{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 42.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 43.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 44.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 44.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 40,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 47.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 38.6,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 38.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 2.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 46,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 40.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 42.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 44.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 31.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 38.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 43,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 39,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 47,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 44.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 2.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 39.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "verilog": "clog2.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 53.2,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 8.3,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 149,
        "Total Node": 154
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 14.3,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 143,
        "Total Node": 154
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 48.5,
        "elaboration_time(ms)": 4.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 143,
        "Total Node": 154
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "verilog": "concat.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 10,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 8.7,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 129,
        "Total Node": 154
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 11,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 21
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 96,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 105
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 38.3,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 11,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 21
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 5.7,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 96,
        "latch": 8,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 105
    },
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 5,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Total Node": 6
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 32.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/macromudule_test/no_arch": {
        "test_name": "operators/macromudule_test/no_arch",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 26.3,
        "exec_time(ms)": 46.6,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 9.8,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 5.4,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.1,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 9.1,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.4,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 49,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 7.8,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.4,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 4.2,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 52.6,
        "elaboration_time(ms)": 5.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.5,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 15.5,
        "elaboration_time(ms)": 5.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.6,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 46.9,
        "elaboration_time(ms)": 5.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 10.5,
        "elaboration_time(ms)": 5.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.1,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 43.1,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 79.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 76.8,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 52.3,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "verilog": "specparam.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 56.4,
        "elaboration_time(ms)": 5.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 54.7,
        "elaboration_time(ms)": 5.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 16.8,
        "exec_time(ms)": 13.1,
        "elaboration_time(ms)": 5.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11.7,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 53.8,
        "elaboration_time(ms)": 5.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 14.8,
        "elaboration_time(ms)": 5.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.4,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 50.1,
        "elaboration_time(ms)": 5.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 17,
        "exec_time(ms)": 13.3,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11.9,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 5.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 16.5,
        "elaboration_time(ms)": 5.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10.9,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 28.6,
        "exec_time(ms)": 45,
        "elaboration_time(ms)": 5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "verilog": "string_test.v",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 13.1,
        "elaboration_time(ms)": 5.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11.7,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 6,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.9,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 44.7,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 7,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 39.2,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 7,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.3,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 40,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 46.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 44.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 38.2,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 41.6,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 37.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 13.7,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 51.5,
        "exec_time(ms)": 96,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 105.4,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 6.5,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_asl_int_wide.v",
        "warnings": [
            "signed_16bits_asl_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 94.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_asl_int_wide.v",
        "warnings": [
            "signed_16bits_asl_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 38,
        "exec_time(ms)": 22.3,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 13.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_asl_int_wide.v",
        "warnings": [
            "signed_16bits_asl_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 87.7,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "verilog": "signed_16bits_asl_int_wide.v",
        "warnings": [
            "signed_16bits_asl_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.7,
        "exec_time(ms)": 6.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_asr_int_wide.v",
        "warnings": [
            "signed_16bits_asr_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_asr_int_wide.v",
        "warnings": [
            "signed_16bits_asr_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_asr_int_wide.v",
        "warnings": [
            "signed_16bits_asr_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "verilog": "signed_16bits_asr_int_wide.v",
        "warnings": [
            "signed_16bits_asr_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_sl_int_wide.v",
        "warnings": [
            "signed_16bits_sl_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 96,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_sl_int_wide.v",
        "warnings": [
            "signed_16bits_sl_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 14.6,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_sl_int_wide.v",
        "warnings": [
            "signed_16bits_sl_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 81.3,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "verilog": "signed_16bits_sl_int_wide.v",
        "warnings": [
            "signed_16bits_sl_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.1,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_sr_int_wide.v",
        "warnings": [
            "signed_16bits_sr_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 75.3,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_sr_int_wide.v",
        "warnings": [
            "signed_16bits_sr_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 12.4,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_sr_int_wide.v",
        "warnings": [
            "signed_16bits_sr_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 86.1,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "verilog": "signed_16bits_sr_int_wide.v",
        "warnings": [
            "signed_16bits_sr_int_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 6.3,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_indexed.v",
        "warnings": [
            "signed_1bit_asl_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 67.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asl_indexed.v",
        "warnings": [
            "signed_1bit_asl_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 24.3,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 14.9,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_indexed.v",
        "warnings": [
            "signed_1bit_asl_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 84,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "verilog": "signed_1bit_asl_indexed.v",
        "warnings": [
            "signed_1bit_asl_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.5,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_wire.v",
        "warnings": [
            "signed_1bit_asl_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 83,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asl_wire.v",
        "warnings": [
            "signed_1bit_asl_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37,
        "exec_time(ms)": 15.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 7.8,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_wire.v",
        "warnings": [
            "signed_1bit_asl_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 87.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "verilog": "signed_1bit_asl_wire.v",
        "warnings": [
            "signed_1bit_asl_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_indexed.v",
        "warnings": [
            "signed_1bit_asr_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asr_indexed.v",
        "warnings": [
            "signed_1bit_asr_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_indexed.v",
        "warnings": [
            "signed_1bit_asr_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "verilog": "signed_1bit_asr_indexed.v",
        "warnings": [
            "signed_1bit_asr_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_wire.v",
        "warnings": [
            "signed_1bit_asr_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asr_wire.v",
        "warnings": [
            "signed_1bit_asr_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_wire.v",
        "warnings": [
            "signed_1bit_asr_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "verilog": "signed_1bit_asr_wire.v",
        "warnings": [
            "signed_1bit_asr_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_indexed.v",
        "warnings": [
            "signed_1bit_sl_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 88.3,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sl_indexed.v",
        "warnings": [
            "signed_1bit_sl_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 23.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 14,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_indexed.v",
        "warnings": [
            "signed_1bit_sl_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54,
        "exec_time(ms)": 84.5,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "verilog": "signed_1bit_sl_indexed.v",
        "warnings": [
            "signed_1bit_sl_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 6.3,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_wire.v",
        "warnings": [
            "signed_1bit_sl_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 78.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sl_wire.v",
        "warnings": [
            "signed_1bit_sl_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37,
        "exec_time(ms)": 28.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 19.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_wire.v",
        "warnings": [
            "signed_1bit_sl_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 87.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "verilog": "signed_1bit_sl_wire.v",
        "warnings": [
            "signed_1bit_sl_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 12.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 10.7,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_indexed.v",
        "warnings": [
            "signed_1bit_sr_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 93.9,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sr_indexed.v",
        "warnings": [
            "signed_1bit_sr_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 12.8,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_indexed.v",
        "warnings": [
            "signed_1bit_sr_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 89.2,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "verilog": "signed_1bit_sr_indexed.v",
        "warnings": [
            "signed_1bit_sr_indexed.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4.9,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_wire.v",
        "warnings": [
            "signed_1bit_sr_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 68.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sr_wire.v",
        "warnings": [
            "signed_1bit_sr_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37,
        "exec_time(ms)": 10.3,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_wire.v",
        "warnings": [
            "signed_1bit_sr_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 82.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "verilog": "signed_1bit_sr_wire.v",
        "warnings": [
            "signed_1bit_sr_wire.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34,
        "exec_time(ms)": 3.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_asl_wide.v",
        "warnings": [
            "signed_2bits_asl_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 88.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_asl_wide.v",
        "warnings": [
            "signed_2bits_asl_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_asl_wide.v",
        "warnings": [
            "signed_2bits_asl_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54,
        "exec_time(ms)": 86.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "verilog": "signed_2bits_asl_wide.v",
        "warnings": [
            "signed_2bits_asl_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_asr_wide.v",
        "warnings": [
            "signed_2bits_asr_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_asr_wide.v",
        "warnings": [
            "signed_2bits_asr_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_asr_wide.v",
        "warnings": [
            "signed_2bits_asr_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "verilog": "signed_2bits_asr_wide.v",
        "warnings": [
            "signed_2bits_asr_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_sl_wide.v",
        "warnings": [
            "signed_2bits_sl_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 84.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_sl_wide.v",
        "warnings": [
            "signed_2bits_sl_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 11.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_sl_wide.v",
        "warnings": [
            "signed_2bits_sl_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 84.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "verilog": "signed_2bits_sl_wide.v",
        "warnings": [
            "signed_2bits_sl_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.5,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_sr_wide.v",
        "warnings": [
            "signed_2bits_sr_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 88.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_sr_wide.v",
        "warnings": [
            "signed_2bits_sr_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 10.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_sr_wide.v",
        "warnings": [
            "signed_2bits_sr_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54,
        "exec_time(ms)": 84.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "verilog": "signed_2bits_sr_wide.v",
        "warnings": [
            "signed_2bits_sr_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "warnings": [
            "signed_64bits_asl_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 95.2,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "warnings": [
            "signed_64bits_asl_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 24,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 14.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "warnings": [
            "signed_64bits_asl_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 94.9,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "warnings": [
            "signed_64bits_asl_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 8.5,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.2,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "warnings": [
            "signed_64bits_asr_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "warnings": [
            "signed_64bits_asr_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "warnings": [
            "signed_64bits_asr_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "warnings": [
            "signed_64bits_asr_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "warnings": [
            "signed_64bits_sl_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 96.6,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "warnings": [
            "signed_64bits_sl_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 14.7,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "warnings": [
            "signed_64bits_sl_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 95.4,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "warnings": [
            "signed_64bits_sl_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 10.1,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.5,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "warnings": [
            "signed_64bits_sr_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 96.5,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "warnings": [
            "signed_64bits_sr_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 15.1,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "warnings": [
            "signed_64bits_sr_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 88.6,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "warnings": [
            "signed_64bits_sr_ultra_wide.v:1:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_indexed.v",
        "warnings": [
            "signed_variable_asl_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 92.6,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_indexed.v",
        "warnings": [
            "signed_variable_asl_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_indexed.v",
        "warnings": [
            "signed_variable_asl_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 90.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "verilog": "signed_variable_asl_indexed.v",
        "warnings": [
            "signed_variable_asl_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 5.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_int_wide.v",
        "warnings": [
            "signed_variable_asl_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 144.2,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 58.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_int_wide.v",
        "warnings": [
            "signed_variable_asl_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 69.4,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.8,
        "synthesis_time(ms)": 60,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_int_wide.v",
        "warnings": [
            "signed_variable_asl_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 123.1,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 53.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "verilog": "signed_variable_asl_int_wide.v",
        "warnings": [
            "signed_variable_asl_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 60.4,
        "exec_time(ms)": 58.3,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 55.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "signed_variable_asl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.6,
        "exec_time(ms)": 357,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.7,
        "synthesis_time(ms)": 269.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "signed_variable_asl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.8,
        "exec_time(ms)": 289.6,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.1,
        "synthesis_time(ms)": 278.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "signed_variable_asl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.9,
        "exec_time(ms)": 358,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.2,
        "synthesis_time(ms)": 271.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "signed_variable_asl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 221.9,
        "exec_time(ms)": 267.4,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.4,
        "synthesis_time(ms)": 265.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wide.v",
        "warnings": [
            "signed_variable_asl_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 94.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_wide.v",
        "warnings": [
            "signed_variable_asl_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 12.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wide.v",
        "warnings": [
            "signed_variable_asl_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 90.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "verilog": "signed_variable_asl_wide.v",
        "warnings": [
            "signed_variable_asl_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wire.v",
        "warnings": [
            "signed_variable_asl_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 82.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_wire.v",
        "warnings": [
            "signed_variable_asl_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 11.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wire.v",
        "warnings": [
            "signed_variable_asl_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 84.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "verilog": "signed_variable_asl_wire.v",
        "warnings": [
            "signed_variable_asl_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_indexed.v",
        "warnings": [
            "signed_variable_asr_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 89,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_indexed.v",
        "warnings": [
            "signed_variable_asr_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_indexed.v",
        "warnings": [
            "signed_variable_asr_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 65.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "verilog": "signed_variable_asr_indexed.v",
        "warnings": [
            "signed_variable_asr_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 5.9,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_int_wide.v",
        "warnings": [
            "signed_variable_asr_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 80.3,
        "exec_time(ms)": 144.6,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.3,
        "synthesis_time(ms)": 59.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_int_wide.v",
        "warnings": [
            "signed_variable_asr_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 67.5,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 58.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_int_wide.v",
        "warnings": [
            "signed_variable_asr_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 143.9,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.9,
        "synthesis_time(ms)": 60.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "verilog": "signed_variable_asr_int_wide.v",
        "warnings": [
            "signed_variable_asr_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 60.5,
        "exec_time(ms)": 62.1,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 59.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "signed_variable_asr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 374.6,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.8,
        "synthesis_time(ms)": 281.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "signed_variable_asr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.8,
        "exec_time(ms)": 288.9,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 16.3,
        "synthesis_time(ms)": 279.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "signed_variable_asr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.8,
        "exec_time(ms)": 360.9,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 21,
        "synthesis_time(ms)": 277.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "signed_variable_asr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 222,
        "exec_time(ms)": 288.1,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.4,
        "synthesis_time(ms)": 285.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wide.v",
        "warnings": [
            "signed_variable_asr_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 91.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_wide.v",
        "warnings": [
            "signed_variable_asr_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wide.v",
        "warnings": [
            "signed_variable_asr_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54,
        "exec_time(ms)": 83.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "verilog": "signed_variable_asr_wide.v",
        "warnings": [
            "signed_variable_asr_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.7,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wire.v",
        "warnings": [
            "signed_variable_asr_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 93,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_wire.v",
        "warnings": [
            "signed_variable_asr_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.1,
        "exec_time(ms)": 12.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wire.v",
        "warnings": [
            "signed_variable_asr_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 83,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "verilog": "signed_variable_asr_wire.v",
        "warnings": [
            "signed_variable_asr_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 4.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_indexed.v",
        "warnings": [
            "signed_variable_sl_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 79.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_indexed.v",
        "warnings": [
            "signed_variable_sl_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 12.4,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_indexed.v",
        "warnings": [
            "signed_variable_sl_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 81.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "verilog": "signed_variable_sl_indexed.v",
        "warnings": [
            "signed_variable_sl_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_int_wide.v",
        "warnings": [
            "signed_variable_sl_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 144,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 58.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_int_wide.v",
        "warnings": [
            "signed_variable_sl_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 58.9,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.7,
        "synthesis_time(ms)": 50.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_int_wide.v",
        "warnings": [
            "signed_variable_sl_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 138.9,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.1,
        "synthesis_time(ms)": 57.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "verilog": "signed_variable_sl_int_wide.v",
        "warnings": [
            "signed_variable_sl_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 60.5,
        "exec_time(ms)": 62.3,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.7,
        "synthesis_time(ms)": 60,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "signed_variable_sl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.8,
        "exec_time(ms)": 350.2,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.7,
        "synthesis_time(ms)": 269.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "signed_variable_sl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.7,
        "exec_time(ms)": 286.4,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 275.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "signed_variable_sl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.1,
        "exec_time(ms)": 345.8,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.2,
        "synthesis_time(ms)": 260.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "signed_variable_sl_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 221.9,
        "exec_time(ms)": 281.9,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.8,
        "synthesis_time(ms)": 279.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wide.v",
        "warnings": [
            "signed_variable_sl_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 78.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_wide.v",
        "warnings": [
            "signed_variable_sl_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 12.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wide.v",
        "warnings": [
            "signed_variable_sl_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54,
        "exec_time(ms)": 90.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "verilog": "signed_variable_sl_wide.v",
        "warnings": [
            "signed_variable_sl_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wire.v",
        "warnings": [
            "signed_variable_sl_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 81.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_wire.v",
        "warnings": [
            "signed_variable_sl_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37,
        "exec_time(ms)": 12,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wire.v",
        "warnings": [
            "signed_variable_sl_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 77.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "verilog": "signed_variable_sl_wire.v",
        "warnings": [
            "signed_variable_sl_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 4.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_indexed.v",
        "warnings": [
            "signed_variable_sr_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 86.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_indexed.v",
        "warnings": [
            "signed_variable_sr_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 12.1,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_indexed.v",
        "warnings": [
            "signed_variable_sr_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 82.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "verilog": "signed_variable_sr_indexed.v",
        "warnings": [
            "signed_variable_sr_indexed.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.9,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_int_wide.v",
        "warnings": [
            "signed_variable_sr_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 80.3,
        "exec_time(ms)": 145.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.9,
        "synthesis_time(ms)": 59.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_int_wide.v",
        "warnings": [
            "signed_variable_sr_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 65.3,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 56.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_int_wide.v",
        "warnings": [
            "signed_variable_sr_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 79.6,
        "exec_time(ms)": 127.8,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 57.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "verilog": "signed_variable_sr_int_wide.v",
        "warnings": [
            "signed_variable_sr_int_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 49.1,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 47.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "signed_variable_sr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.9,
        "exec_time(ms)": 350.8,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.3,
        "synthesis_time(ms)": 266.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "signed_variable_sr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.7,
        "exec_time(ms)": 290.4,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.8,
        "synthesis_time(ms)": 281,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "signed_variable_sr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.8,
        "exec_time(ms)": 364,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 21.5,
        "synthesis_time(ms)": 276.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "signed_variable_sr_ultra_wide.v:2:2 [AST] Odin does not handle signed ports (in)",
            "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 221.8,
        "exec_time(ms)": 277.9,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 275.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wide.v",
        "warnings": [
            "signed_variable_sr_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 68.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_wide.v",
        "warnings": [
            "signed_variable_sr_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wide.v",
        "warnings": [
            "signed_variable_sr_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 89.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "verilog": "signed_variable_sr_wide.v",
        "warnings": [
            "signed_variable_sr_wide.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.1,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wire.v",
        "warnings": [
            "signed_variable_sr_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 92.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_wire.v",
        "warnings": [
            "signed_variable_sr_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 10.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wire.v",
        "warnings": [
            "signed_variable_sr_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 76.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "verilog": "signed_variable_sr_wire.v",
        "warnings": [
            "signed_variable_sr_wire.v:2:2 [AST] Odin does not handle signed ports (in)"
        ],
        "max_rss(MiB)": 34,
        "exec_time(ms)": 3.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 83.8,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 13.5,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 82.8,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 80.5,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 12.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 86.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 6.2,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 89.5,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 14.9,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 85.2,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 89.1,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 12.2,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 86.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 80.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 8.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 82.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 34,
        "exec_time(ms)": 4.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_wire.v",
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asr_wire.v",
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_wire.v",
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "verilog": "unsigned_1bit_asr_wire.v",
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 90,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 12,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 87.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4.9,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 87.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 10.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 82.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 34,
        "exec_time(ms)": 4.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 92.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.6,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 73.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 5.2,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 83.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 37.1,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 87,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 5.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 91.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 11.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 81.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 4.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asr_wide.v",
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_asr_wide.v",
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asr_wide.v",
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "verilog": "unsigned_2bits_asr_wide.v",
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 87.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 86,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 4.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 77.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 10.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 83.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 4.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 94.1,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 13.3,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 65.7,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 94.1,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 16.5,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 89.1,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 8.4,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 99.5,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 18.9,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 91.8,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 8.1,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.8,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 79.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 83.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 138.4,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 58.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 68.8,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 59.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 140.1,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.9,
        "synthesis_time(ms)": 56.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 60.4,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.6,
        "synthesis_time(ms)": 58,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 377.2,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 289.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.5,
        "exec_time(ms)": 281.8,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15.5,
        "synthesis_time(ms)": 272.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241,
        "exec_time(ms)": 366.9,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19,
        "synthesis_time(ms)": 280.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_asl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 222,
        "exec_time(ms)": 273.3,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.7,
        "synthesis_time(ms)": 271.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 95.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 84.5,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 5.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 82.1,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 80.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 86.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 13.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 83.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 4.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 145.6,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 59.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 68.7,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 60.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 145.5,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.3,
        "synthesis_time(ms)": 60.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 60.5,
        "exec_time(ms)": 62.5,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 60.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 368.4,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.4,
        "synthesis_time(ms)": 282.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.4,
        "exec_time(ms)": 297.2,
        "elaboration_time(ms)": 1.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.3,
        "synthesis_time(ms)": 287.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241,
        "exec_time(ms)": 344.7,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.2,
        "synthesis_time(ms)": 262.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_asr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 221.9,
        "exec_time(ms)": 287.1,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.2,
        "synthesis_time(ms)": 285,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 89.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 22,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 11.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 83.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 83.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 13.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 84.9,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 4.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 90,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 83.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 126.9,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 57.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 67.6,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 58.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 145.3,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 60.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 59.5,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 57.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.6,
        "exec_time(ms)": 362.6,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.1,
        "synthesis_time(ms)": 281.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.6,
        "exec_time(ms)": 283.3,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.3,
        "synthesis_time(ms)": 274,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.9,
        "exec_time(ms)": 358.1,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20,
        "synthesis_time(ms)": 275.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_sl_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 221.7,
        "exec_time(ms)": 272.4,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.1,
        "synthesis_time(ms)": 270.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 92.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 80.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.8,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 95,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 12.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 53.4,
        "exec_time(ms)": 77.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 4.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 91.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 82.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 80.2,
        "exec_time(ms)": 139.2,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 56.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 69.7,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 60.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 120.7,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.4,
        "synthesis_time(ms)": 50.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 62.6,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.7,
        "synthesis_time(ms)": 60.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 363,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.2,
        "synthesis_time(ms)": 273.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 224.6,
        "exec_time(ms)": 279.1,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.1,
        "synthesis_time(ms)": 270.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 240.9,
        "exec_time(ms)": 354.2,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20,
        "synthesis_time(ms)": 267,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_variable_sr_ultra_wide.v:5:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 221.8,
        "exec_time(ms)": 279.6,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.3,
        "synthesis_time(ms)": 277.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 90.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 91.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 85,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 9.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 79.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
