<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › asm › iop_dmc_out_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>iop_dmc_out_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_dmc_out_defs_asm_h</span>
<span class="cp">#define __iop_dmc_out_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/iop_dmc_out.r</span>
<span class="cm"> *     id:           iop_dmc_out.r,v 1.30 2005/02/16 09:14:11 niklaspa Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:08:45 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/iop_dmc_out_defs_asm.h ../../inst/io_proc/rtl/iop_dmc_out.r</span>
<span class="cm"> *      id: $Id: iop_dmc_out_defs_asm.h,v 1.5 2005/04/24 18:31:06 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_cfg, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_cfg___trf_lim___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_rw_cfg___trf_lim___width 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_cfg___last_at_trf_lim___lsb 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_cfg___last_at_trf_lim___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_cfg___last_at_trf_lim___bit 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_cfg___dth_intr___lsb 17</span>
<span class="cp">#define reg_iop_dmc_out_rw_cfg___dth_intr___width 3</span>
<span class="cp">#define reg_iop_dmc_out_rw_cfg_offset 0</span>

<span class="cm">/* Register rw_ctrl, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctrl___dif_en___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctrl___dif_en___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctrl___dif_en___bit 0</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctrl___dif_dis___lsb 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctrl___dif_dis___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctrl___dif_dis___bit 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctrl_offset 4</span>

<span class="cm">/* Register r_stat, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_stat___dif_en___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_r_stat___dif_en___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stat___dif_en___bit 0</span>
<span class="cp">#define reg_iop_dmc_out_r_stat_offset 8</span>

<span class="cm">/* Register rw_stream_cmd, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_stream_cmd___cmd___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_rw_stream_cmd___cmd___width 10</span>
<span class="cp">#define reg_iop_dmc_out_rw_stream_cmd___n___lsb 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_stream_cmd___n___width 8</span>
<span class="cp">#define reg_iop_dmc_out_rw_stream_cmd_offset 12</span>

<span class="cm">/* Register rs_stream_data, scope iop_dmc_out, type rs */</span>
<span class="cp">#define reg_iop_dmc_out_rs_stream_data_offset 16</span>

<span class="cm">/* Register r_stream_data, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_data_offset 20</span>

<span class="cm">/* Register r_stream_stat, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___dth___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___dth___width 7</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___dv___lsb 16</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___dv___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___dv___bit 16</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___all_avail___lsb 17</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___all_avail___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___all_avail___bit 17</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___last___lsb 18</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___last___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___last___bit 18</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___size___lsb 19</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___size___width 3</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___data_md_valid___lsb 22</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___data_md_valid___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___data_md_valid___bit 22</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___ctxt_md_valid___lsb 23</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___ctxt_md_valid___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___ctxt_md_valid___bit 23</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___group_md_valid___lsb 24</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___group_md_valid___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___group_md_valid___bit 24</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___stream_busy___lsb 25</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___stream_busy___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___stream_busy___bit 25</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___cmd_rdy___lsb 26</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___cmd_rdy___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___cmd_rdy___bit 26</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___cmd_rq___lsb 27</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___cmd_rq___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat___cmd_rq___bit 27</span>
<span class="cp">#define reg_iop_dmc_out_r_stream_stat_offset 24</span>

<span class="cm">/* Register r_data_descr, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_data_descr___ctrl___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_r_data_descr___ctrl___width 8</span>
<span class="cp">#define reg_iop_dmc_out_r_data_descr___stat___lsb 8</span>
<span class="cp">#define reg_iop_dmc_out_r_data_descr___stat___width 8</span>
<span class="cp">#define reg_iop_dmc_out_r_data_descr___md___lsb 16</span>
<span class="cp">#define reg_iop_dmc_out_r_data_descr___md___width 16</span>
<span class="cp">#define reg_iop_dmc_out_r_data_descr_offset 28</span>

<span class="cm">/* Register r_ctxt_descr, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_ctxt_descr___ctrl___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_r_ctxt_descr___ctrl___width 8</span>
<span class="cp">#define reg_iop_dmc_out_r_ctxt_descr___stat___lsb 8</span>
<span class="cp">#define reg_iop_dmc_out_r_ctxt_descr___stat___width 8</span>
<span class="cp">#define reg_iop_dmc_out_r_ctxt_descr___md0___lsb 16</span>
<span class="cp">#define reg_iop_dmc_out_r_ctxt_descr___md0___width 16</span>
<span class="cp">#define reg_iop_dmc_out_r_ctxt_descr_offset 32</span>

<span class="cm">/* Register r_ctxt_descr_md1, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_ctxt_descr_md1_offset 36</span>

<span class="cm">/* Register r_ctxt_descr_md2, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_ctxt_descr_md2_offset 40</span>

<span class="cm">/* Register r_group_descr, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_group_descr___ctrl___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_r_group_descr___ctrl___width 8</span>
<span class="cp">#define reg_iop_dmc_out_r_group_descr___stat___lsb 8</span>
<span class="cp">#define reg_iop_dmc_out_r_group_descr___stat___width 8</span>
<span class="cp">#define reg_iop_dmc_out_r_group_descr___md___lsb 16</span>
<span class="cp">#define reg_iop_dmc_out_r_group_descr___md___width 16</span>
<span class="cp">#define reg_iop_dmc_out_r_group_descr_offset 52</span>

<span class="cm">/* Register rw_data_descr, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_data_descr___md___lsb 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_data_descr___md___width 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_data_descr_offset 56</span>

<span class="cm">/* Register rw_ctxt_descr, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctxt_descr___md0___lsb 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctxt_descr___md0___width 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctxt_descr_offset 60</span>

<span class="cm">/* Register rw_ctxt_descr_md1, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctxt_descr_md1_offset 64</span>

<span class="cm">/* Register rw_ctxt_descr_md2, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_ctxt_descr_md2_offset 68</span>

<span class="cm">/* Register rw_group_descr, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_group_descr___md___lsb 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_group_descr___md___width 16</span>
<span class="cp">#define reg_iop_dmc_out_rw_group_descr_offset 80</span>

<span class="cm">/* Register rw_intr_mask, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___data_md___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___data_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___data_md___bit 0</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___ctxt_md___lsb 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___ctxt_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___ctxt_md___bit 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___group_md___lsb 2</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___group_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___group_md___bit 2</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___cmd_rdy___lsb 3</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___cmd_rdy___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___cmd_rdy___bit 3</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___dth___lsb 4</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___dth___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___dth___bit 4</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___dv___lsb 5</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___dv___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___dv___bit 5</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___last_data___lsb 6</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___last_data___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___last_data___bit 6</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___trf_lim___lsb 7</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___trf_lim___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___trf_lim___bit 7</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___cmd_rq___lsb 8</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___cmd_rq___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask___cmd_rq___bit 8</span>
<span class="cp">#define reg_iop_dmc_out_rw_intr_mask_offset 84</span>

<span class="cm">/* Register rw_ack_intr, scope iop_dmc_out, type rw */</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___data_md___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___data_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___data_md___bit 0</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___ctxt_md___lsb 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___ctxt_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___ctxt_md___bit 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___group_md___lsb 2</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___group_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___group_md___bit 2</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___cmd_rdy___lsb 3</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___cmd_rdy___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___cmd_rdy___bit 3</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___dth___lsb 4</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___dth___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___dth___bit 4</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___dv___lsb 5</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___dv___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___dv___bit 5</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___last_data___lsb 6</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___last_data___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___last_data___bit 6</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___trf_lim___lsb 7</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___trf_lim___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___trf_lim___bit 7</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___cmd_rq___lsb 8</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___cmd_rq___width 1</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr___cmd_rq___bit 8</span>
<span class="cp">#define reg_iop_dmc_out_rw_ack_intr_offset 88</span>

<span class="cm">/* Register r_intr, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___data_md___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___data_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___data_md___bit 0</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___ctxt_md___lsb 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___ctxt_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___ctxt_md___bit 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___group_md___lsb 2</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___group_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___group_md___bit 2</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___cmd_rdy___lsb 3</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___cmd_rdy___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___cmd_rdy___bit 3</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___dth___lsb 4</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___dth___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___dth___bit 4</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___dv___lsb 5</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___dv___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___dv___bit 5</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___last_data___lsb 6</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___last_data___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___last_data___bit 6</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___trf_lim___lsb 7</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___trf_lim___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___trf_lim___bit 7</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___cmd_rq___lsb 8</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___cmd_rq___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_intr___cmd_rq___bit 8</span>
<span class="cp">#define reg_iop_dmc_out_r_intr_offset 92</span>

<span class="cm">/* Register r_masked_intr, scope iop_dmc_out, type r */</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___data_md___lsb 0</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___data_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___data_md___bit 0</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___ctxt_md___lsb 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___ctxt_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___ctxt_md___bit 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___group_md___lsb 2</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___group_md___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___group_md___bit 2</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___cmd_rdy___lsb 3</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___cmd_rdy___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___cmd_rdy___bit 3</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___dth___lsb 4</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___dth___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___dth___bit 4</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___dv___lsb 5</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___dv___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___dv___bit 5</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___last_data___lsb 6</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___last_data___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___last_data___bit 6</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___trf_lim___lsb 7</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___trf_lim___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___trf_lim___bit 7</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___cmd_rq___lsb 8</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___cmd_rq___width 1</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr___cmd_rq___bit 8</span>
<span class="cp">#define reg_iop_dmc_out_r_masked_intr_offset 96</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_dmc_out_ack_pkt                  0x00000100</span>
<span class="cp">#define regk_iop_dmc_out_array                    0x00000008</span>
<span class="cp">#define regk_iop_dmc_out_burst                    0x00000020</span>
<span class="cp">#define regk_iop_dmc_out_copy_next                0x00000010</span>
<span class="cp">#define regk_iop_dmc_out_copy_up                  0x00000020</span>
<span class="cp">#define regk_iop_dmc_out_dis_c                    0x00000010</span>
<span class="cp">#define regk_iop_dmc_out_dis_g                    0x00000020</span>
<span class="cp">#define regk_iop_dmc_out_lim1                     0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_lim16                    0x00000004</span>
<span class="cp">#define regk_iop_dmc_out_lim2                     0x00000001</span>
<span class="cp">#define regk_iop_dmc_out_lim32                    0x00000005</span>
<span class="cp">#define regk_iop_dmc_out_lim4                     0x00000002</span>
<span class="cp">#define regk_iop_dmc_out_lim64                    0x00000006</span>
<span class="cp">#define regk_iop_dmc_out_lim8                     0x00000003</span>
<span class="cp">#define regk_iop_dmc_out_load_c                   0x00000200</span>
<span class="cp">#define regk_iop_dmc_out_load_c_n                 0x00000280</span>
<span class="cp">#define regk_iop_dmc_out_load_c_next              0x00000240</span>
<span class="cp">#define regk_iop_dmc_out_load_d                   0x00000140</span>
<span class="cp">#define regk_iop_dmc_out_load_g                   0x00000300</span>
<span class="cp">#define regk_iop_dmc_out_load_g_down              0x000003c0</span>
<span class="cp">#define regk_iop_dmc_out_load_g_next              0x00000340</span>
<span class="cp">#define regk_iop_dmc_out_load_g_up                0x00000380</span>
<span class="cp">#define regk_iop_dmc_out_next_en                  0x00000010</span>
<span class="cp">#define regk_iop_dmc_out_next_pkt                 0x00000010</span>
<span class="cp">#define regk_iop_dmc_out_no                       0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_restore                  0x00000020</span>
<span class="cp">#define regk_iop_dmc_out_rw_cfg_default           0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_rw_ctxt_descr_default    0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_rw_ctxt_descr_md1_default  0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_rw_ctxt_descr_md2_default  0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_rw_data_descr_default    0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_rw_group_descr_default   0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_rw_intr_mask_default     0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_save_down                0x00000020</span>
<span class="cp">#define regk_iop_dmc_out_save_up                  0x00000020</span>
<span class="cp">#define regk_iop_dmc_out_set_reg                  0x00000050</span>
<span class="cp">#define regk_iop_dmc_out_set_w_size1              0x00000190</span>
<span class="cp">#define regk_iop_dmc_out_set_w_size2              0x000001a0</span>
<span class="cp">#define regk_iop_dmc_out_set_w_size4              0x000001c0</span>
<span class="cp">#define regk_iop_dmc_out_store_c                  0x00000002</span>
<span class="cp">#define regk_iop_dmc_out_store_descr              0x00000000</span>
<span class="cp">#define regk_iop_dmc_out_store_g                  0x00000004</span>
<span class="cp">#define regk_iop_dmc_out_store_md                 0x00000001</span>
<span class="cp">#define regk_iop_dmc_out_update_down              0x00000020</span>
<span class="cp">#define regk_iop_dmc_out_yes                      0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __iop_dmc_out_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
