action = "simulation"

sim_tool="modelsim"

top_module = "gate"

incl_makefiles = "a.mk"
files = [ "../files/gate.vhdl" ]
