INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshua/Documents/Ecen248/lab_8/lab_8.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshua/Documents/Ecen248/lab_8/lab_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
