// Seed: 600861002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri0 id_2,
    input tri1 id_3
);
  wire id_5;
  tri  id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    output wor id_0,
    output wor id_1,
    output wire id_2
    , id_35,
    input supply0 id_3,
    input wand id_4,
    input wor id_5,
    output tri1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    output tri1 id_9,
    input tri id_10,
    input tri0 id_11,
    output wor id_12,
    output tri id_13,
    input tri id_14,
    output uwire id_15,
    input tri1 id_16,
    input wor id_17,
    input wand id_18,
    input tri0 id_19,
    input tri0 id_20,
    input wand id_21,
    output wand id_22,
    input supply0 id_23,
    input wor id_24,
    input wor id_25,
    input tri0 id_26,
    input supply0 id_27,
    output tri id_28
    , id_36,
    input tri0 id_29,
    input supply0 id_30,
    output supply1 id_31,
    input supply0 id_32,
    output supply0 id_33
);
  generate
    assign id_8 = 1;
  endgenerate
  module_0 modCall_1 (
      id_35,
      id_36,
      id_36,
      id_36
  );
endmodule
