
---------- Begin Simulation Statistics ----------
final_tick                               169368597000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 354179                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709668                       # Number of bytes of host memory used
host_op_rate                                   354885                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   282.34                       # Real time elapsed on the host
host_tick_rate                              599867362                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.169369                       # Number of seconds simulated
sim_ticks                                169368597000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568482                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104118                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113237                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635532                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389863                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66036                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.693686                       # CPI: cycles per instruction
system.cpu.discardedOps                        196982                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628358                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485347                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033619                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36169470                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590428                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169368597                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133199127                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          684                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       869945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14079                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1741434                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14080                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199734                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78868                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177244                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110083                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       853256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 853256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31171904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31171904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287327                       # Request fanout histogram
system.membus.respLayer1.occupancy         1564244500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1364865000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            549384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       968866                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322107                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       548612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2611133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2612925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    104950464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105015744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          287967                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12782976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1159458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112141                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1144692     98.73%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14765      1.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1159458                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3280194000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2612162994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2316000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   97                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               584062                       # number of demand (read+write) hits
system.l2.demand_hits::total                   584159                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  97                       # number of overall hits
system.l2.overall_hits::.cpu.data              584062                       # number of overall hits
system.l2.overall_hits::total                  584159                       # number of overall hits
system.l2.demand_misses::.cpu.inst                675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286657                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               675                       # number of overall misses
system.l2.overall_misses::.cpu.data            286657                       # number of overall misses
system.l2.overall_misses::total                287332                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30647411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30713638000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66227000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30647411000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30713638000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           870719                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               871491                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          870719                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              871491                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.874352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.329219                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.329702                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.874352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.329219                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.329702                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98114.074074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106913.178468                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106892.507622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98114.074074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106913.178468                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106892.507622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199734                       # number of writebacks
system.l2.writebacks::total                    199734                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287327                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24913748000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24966475000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24913748000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24966475000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.329213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.329696                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.329213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.329696                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78114.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86912.869961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86892.199480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78114.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86912.869961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86892.199480                       # average overall mshr miss latency
system.l2.replacements                         287967                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       769132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           769132                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       769132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       769132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          237                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4715                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4715                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            144863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144863                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177244                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19355812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19355812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.550264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109204.328496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109204.328496                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15810932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15810932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.550264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89204.328496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89204.328496                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.874352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.874352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98114.074074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98114.074074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.874352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78114.074074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78114.074074                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        439199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            439199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109413                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109413                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11291599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11291599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       548612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        548612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.199436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.199436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103201.621380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103201.621380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9102816000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9102816000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.199427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.199427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83200.643463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83200.643463                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8086.839559                       # Cycle average of tags in use
system.l2.tags.total_refs                     1736030                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    296159                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.861817                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     127.095186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.110117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7934.634255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987163                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          602                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3777659                       # Number of tag accesses
system.l2.tags.data_accesses                  3777659                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18345728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18388928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12782976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12782976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199734                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199734                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            255065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         108318356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108573421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       255065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75474298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75474298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75474298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           255065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        108318356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184047719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007533226500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11704                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11704                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              803341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188266                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199734                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    970                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    35                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13208                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4813927750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1431785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10183121500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16810.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35560.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145461                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101898                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199734                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.327785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.175717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.925392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       183935     77.07%     77.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29554     12.38%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5705      2.39%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1809      0.76%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9578      4.01%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          633      0.27%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          467      0.20%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          559      0.23%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6435      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238675                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.466080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.067812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.034705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11499     98.25%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          142      1.21%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           19      0.16%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.06%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.22%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11704                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.060748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.027553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5691     48.62%     48.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              226      1.93%     50.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5192     44.36%     94.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              576      4.92%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.15%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11704                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18326848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12779456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18388928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12782976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       108.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  169368532000                       # Total gap between requests
system.mem_ctrls.avgGap                     347735.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18283648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12779456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 255064.992951438326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107951818.246448591352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75453515.151926293969                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199734                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18068500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10165053000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4015414866000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26768.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35461.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20103812.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            828754080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            440485650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1007853840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          511105860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13369649280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41543817300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30053274240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87754940250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.129936                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77693659750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5655520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  86019417250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            875399700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            465285975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1036735140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          531218520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13369649280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41825727330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29815876320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87919892265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.103859                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77085394750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5655520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86627682250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    169368597000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198499                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198499                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198499                       # number of overall hits
system.cpu.icache.overall_hits::total        10198499                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          772                       # number of overall misses
system.cpu.icache.overall_misses::total           772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72164000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72164000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72164000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72164000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10199271                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10199271                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10199271                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10199271                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93476.683938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93476.683938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93476.683938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93476.683938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70620000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70620000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70620000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70620000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91476.683938                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91476.683938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91476.683938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91476.683938                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198499                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198499                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72164000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72164000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10199271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10199271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93476.683938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93476.683938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70620000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70620000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91476.683938                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91476.683938                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.567999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10199271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13211.490933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.567999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.414617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.414617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          524                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10200043                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10200043                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51245711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51245711                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51246172                       # number of overall hits
system.cpu.dcache.overall_hits::total        51246172                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       918327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         918327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       926283                       # number of overall misses
system.cpu.dcache.overall_misses::total        926283                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48447185999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48447185999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48447185999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48447185999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52164038                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52164038                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52172455                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52172455                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017605                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017605                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017754                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52755.920276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52755.920276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52302.790831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52302.790831                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        92256                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3116                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.607189                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       769132                       # number of writebacks
system.cpu.dcache.writebacks::total            769132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55562                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55562                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       862765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       862765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       870715                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       870715                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45002617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45002617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45796606999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45796606999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016689                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52160.920992                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52160.920992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52596.552258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52596.552258                       # average overall mshr miss latency
system.cpu.dcache.replacements                 869695                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40643510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40643510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       542349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        542349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22686167000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22686167000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41185859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41185859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41829.462210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41829.462210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       540745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       540745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21530916000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21530916000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39817.133769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39817.133769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10602201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10602201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       375978                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       375978                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25761018999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25761018999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68517.357396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68517.357396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23471701000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23471701000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72888.954102                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72888.954102                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          461                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           461                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7956                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7956                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.945230                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.945230                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7950                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7950                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    793989999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    793989999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.944517                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.944517                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99872.955849                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99872.955849                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.133694                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52116963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            870719                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.855089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.133694                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989388                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989388                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53043250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53043250                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 169368597000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
