{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09532,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09888,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00467834,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00675372,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0016723,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00675372,
	"finish__design__instance__count__class:buffer": 38,
	"finish__design__instance__area__class:buffer": 48.146,
	"finish__design__instance__count__class:clock_buffer": 18,
	"finish__design__instance__area__class:clock_buffer": 23.408,
	"finish__design__instance__count__class:timing_repair_buffer": 276,
	"finish__design__instance__area__class:timing_repair_buffer": 220.514,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 5.852,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 11.704,
	"finish__design__instance__count__class:sequential_cell": 145,
	"finish__design__instance__area__class:sequential_cell": 656.222,
	"finish__design__instance__count__class:multi_input_combinational_cell": 319,
	"finish__design__instance__area__class:multi_input_combinational_cell": 460.18,
	"finish__design__instance__count": 819,
	"finish__design__instance__area": 1426.03,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.556773,
	"finish__clock__skew__setup": 0.00385954,
	"finish__clock__skew__hold": 0.00385954,
	"finish__timing__drv__max_slew_limit": 0.778679,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.827185,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00137631,
	"finish__power__switching__total": 0.000425402,
	"finish__power__leakage__total": 2.92165e-05,
	"finish__power__total": 0.00183093,
	"finish__design__io": 284,
	"finish__design__die__area": 2523.56,
	"finish__design__core__area": 2288.13,
	"finish__design__instance__count": 887,
	"finish__design__instance__area": 1444.11,
	"finish__design__instance__count__stdcell": 887,
	"finish__design__instance__area__stdcell": 1444.11,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.631132,
	"finish__design__instance__utilization__stdcell": 0.631132,
	"finish__design__rows": 34,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 34,
	"finish__design__sites": 8602,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 8602,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}