// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_h_crc.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_h_crc
// Source Path: HDLTx/full_tx/header_full/h_crc
// Hierarchy Level: 2
// Model version: 4.114
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_h_crc
          (clk,
           reset_x,
           enb,
           data_in,
           ctrl_in_start,
           ctrl_in_end,
           ctrl_in_valid,
           data_out,
           ctrl_out_start,
           ctrl_out_end,
           ctrl_out_valid);


  input   clk;
  input   reset_x;
  input   enb;
  input   data_in;
  input   ctrl_in_start;
  input   ctrl_in_end;
  input   ctrl_in_valid;
  output  data_out;
  output  ctrl_out_start;
  output  ctrl_out_end;
  output  ctrl_out_valid;


  wire start;
  wire end_rsvd;
  wire valid;
  wire General_CRC_Generator_HDL_Optimized_out1;
  wire General_CRC_Generator_HDL_Optimized_out2;
  wire General_CRC_Generator_HDL_Optimized_out3;
  wire General_CRC_Generator_HDL_Optimized_out4;
  wire Sample_Control_Bus_Creator_out1_start;
  wire Sample_Control_Bus_Creator_out1_end;
  wire Sample_Control_Bus_Creator_out1_valid;


  assign start = ctrl_in_start;

  assign end_rsvd = ctrl_in_end;

  assign valid = ctrl_in_valid;

  tx_125_src_General_CRC_Generator_HDL_Optimized u_General_CRC_Generator_HDL_Optimized (.clk(clk),
                                                                                        .reset_x(reset_x),
                                                                                        .enb(enb),
                                                                                        .dataIn(data_in),
                                                                                        .startIn(start),
                                                                                        .endIn(end_rsvd),
                                                                                        .validIn(valid),
                                                                                        .dataOut(General_CRC_Generator_HDL_Optimized_out1),
                                                                                        .startOut(General_CRC_Generator_HDL_Optimized_out2),
                                                                                        .endOut(General_CRC_Generator_HDL_Optimized_out3),
                                                                                        .validOut(General_CRC_Generator_HDL_Optimized_out4)
                                                                                        );

  assign data_out = General_CRC_Generator_HDL_Optimized_out1;

  tx_125_src_Sample_Control_Bus_Creator_block u_Sample_Control_Bus_Creator (.In1(General_CRC_Generator_HDL_Optimized_out2),
                                                                            .In2(General_CRC_Generator_HDL_Optimized_out3),
                                                                            .In3(General_CRC_Generator_HDL_Optimized_out4),
                                                                            .Out1_start(Sample_Control_Bus_Creator_out1_start),
                                                                            .Out1_end(Sample_Control_Bus_Creator_out1_end),
                                                                            .Out1_valid(Sample_Control_Bus_Creator_out1_valid)
                                                                            );

  assign ctrl_out_start = Sample_Control_Bus_Creator_out1_start;

  assign ctrl_out_end = Sample_Control_Bus_Creator_out1_end;

  assign ctrl_out_valid = Sample_Control_Bus_Creator_out1_valid;

endmodule  // tx_125_src_h_crc

