
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN">



<html>
<head>
<title>Freescale MQX Webserver</title>
<style type="text/css">
<!--
@import"mqx.css";
-->

</style>

<script src="request.js" type="text/javascript"></script>

<script type="text/javascript">
if (window.attachEvent) {
	window.attachEvent("onload", sfHover2);
}
</script>

</head>
<body>


<a href="http://www.freescale.com" title="Freescale"><img src="header.gif" alt="Freescale Semiconductor" width="990" height="50" border="0"/></a><BR>
<div id="lfnvcl">
<ul id="lnv">
<li><a href="../mqx.html" class="pt">Webserver Home</a></li>
<li><a href="index.htm" class="pt">ColdFire® MCF5225x</a></li>
<li><a href="core_int.htm">&nbsp;&nbsp;ColdFire Core</a></li>
<li><a href="memory.htm" >&nbsp;&nbsp;Flash and SRAM</a></li>
<li><a href="eth_int.htm">&nbsp;&nbsp;FEC</a></li>
<li><a href="USB.htm">&nbsp;&nbsp;USB</a></li>
<li><a href="CAU.htm">&nbsp;&nbsp;CAU</a></li>
<li><a href="can_intr.htm">&nbsp;&nbsp;CAN</a></li>
<li><a href="minibus.htm">&nbsp;&nbsp;Mini-FlexBus</a></li>
<li><a href="EMAC.htm">&nbsp;&nbsp;EMAC</a></li>
<li><a href="sys_int.htm">&nbsp;&nbsp;System Integration</a></li>
<li><a href="debug.htm">&nbsp;&nbsp;Debug</a></li>
<li><a href="RTC_int.htm">&nbsp;&nbsp;RTC</a></li>
<li><a href="GPIO.htm">&nbsp;&nbsp;GPIO</a></li>
<li><a href="PLL.htm">&nbsp;&nbsp;PLL</a></li>
<li><a href="DTIMER.htm">&nbsp;&nbsp;DTimer</a></li>
<li><a href="I2C.htm">&nbsp;&nbsp;I2C</a></li>
<li><a href="UART_int.htm">&nbsp;&nbsp;UART</a></li>
<li><a href="GPT_int.htm">&nbsp;&nbsp;GPT</a></li>
<li><a href="QSPI.htm">&nbsp;&nbsp;QSPI</a></li>
<li><a href="RTC_int.htm">&nbsp;&nbsp;RTC</a></li>
<li><a href="ADC_int.htm">&nbsp;&nbsp;ADC</a></li>
<li><a href="pit_int.htm">&nbsp;&nbsp;PIT</a></li>
<li><a href="pwm_int.htm">&nbsp;&nbsp;PWM</a></li>
<li><a href="DMA_int.htm">&nbsp;&nbsp;DMA</a></li>
<li><a href="ezp_int.htm">&nbsp;&nbsp;EZPORT</a></li>
</ul>
</div>

 <div id="mncnt" class="cframe">
	<div class="breadcrumbs"><a href="index.htm">ColdFire&reg; MCF5225x </a>ColdFire&reg; Version 2(V2) processor core</div>

  
<div class="lcn" >
      <div class="padMe5"></div>
       <div class="hrw"><hr /></div>
   <h1>ColdFire&reg; Version 2(V2) processor core</h1>

 <div class="hrw"><hr /></div>
  
  <p align="left"><font face="Arial">The version 2 ColdFire processor core is 
comprised of two separate pipelines decoupled by an instruction buffer. The 
two-stage instruction fetch pipeline (IFP) is responsible for 
instruction-address generation and instruction fetch. The instruction buffer is 
a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting 
execution in the operand execution pipeline (OEP). The OEP includes two pipeline 
stages. The first stage decodes instructions and selects operands (DSOC); the 
second stage (AGEX)performs instruction execution and calculates operand 
effective addresses, if needed.</font></p>
  <p align="left"><font face="Arial"> The V2 core implements the ColdFire instruction set architecture revision A+ 
    with support for a separate user stack pointer register and four new 
    instructions to assist in bit processing. Additionally, the core includes the 
    enhanced multiply-accumulate (EMAC) unit for improved signal processing 
    capabilities. The EMAC implements a three-stage arithmetic pipeline, optimized 
    for 32x32 bit operations, with support for four 48-bit accumulators. Supported 
    operands include 16- and 32-bit signed and unsigned integers, signed fractional 
    operands, and a complete set of instructions to process these data types. The 
    EMAC provides support for execution of DSP operations within the context of a 
    single processor at a minimal hardware cost</font></p>
</div>
 </div>
<div id="ftr">
<div id=copyright>
<center>&copy; Freescale Semiconductor, Inc. 2004 - 2008. All Rights Reserved </center>
</div>
</div>

</body>
</html>			