library IEEE;

use ieee.std logic 1164.all;

entity nand 2 is

port(

nand2 in1: in std logic;

nand2 in2: in std logic;

nand2 out: out std logic
);

end nand 2;

architecture nand 2 of nand 2 is

begin

nand2 out <= NOT (nand2 in1 AND nand2 in2); end nand 2;