set_max_delay 10 -from core_clock -fall_from [get_ports clk*] -through pin1 -rise_through net* -fall_through [get_pins flop_Q] -to [get_pins flop_Q] -rise_to [get_ports clk1] -fall_to adder1 -ignore_clock_latency -probe -reset_path
