{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Projects/ECE385Labs/final/final_code/weights/background.txt " "Source file: D:/Projects/ECE385Labs/final/final_code/weights/background.txt has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1608968323738 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1608968323738 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Projects/ECE385Labs/final/final_code/weights/background.txt " "Source file: D:/Projects/ECE385Labs/final/final_code/weights/background.txt has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1608968323902 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1608968323902 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Projects/ECE385Labs/final/final_code/weights/background.txt " "Source file: D:/Projects/ECE385Labs/final/final_code/weights/background.txt has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1608968324066 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1608968324066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608968324516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608968324521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 15:38:44 2020 " "Processing started: Sat Dec 26 15:38:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608968324521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968324521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968324521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608968325295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608968325295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 final_toplevel.sv(6) " "Verilog HDL Declaration information at final_toplevel.sv(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 final_toplevel.sv(7) " "Verilog HDL Declaration information at final_toplevel.sv(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 final_toplevel.sv(8) " "Verilog HDL Declaration information at final_toplevel.sv(8): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 final_toplevel.sv(9) " "Verilog HDL Declaration information at final_toplevel.sv(9): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 final_toplevel.sv(10) " "Verilog HDL Declaration information at final_toplevel.sv(10): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 final_toplevel.sv(11) " "Verilog HDL Declaration information at final_toplevel.sv(11): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 final_toplevel.sv(12) " "Verilog HDL Declaration information at final_toplevel.sv(12): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 final_toplevel.sv(13) " "Verilog HDL Declaration information at final_toplevel.sv(13): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "config_done CONFIG_DONE final_toplevel.sv(87) " "Verilog HDL Declaration information at final_toplevel.sv(87): object \"config_done\" differs only in case from object \"CONFIG_DONE\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inference INFERENCE final_toplevel.sv(95) " "Verilog HDL Declaration information at final_toplevel.sv(95): object \"inference\" differs only in case from object \"INFERENCE\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_toplevel " "Found entity 1: final_toplevel" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/final_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc " "Found entity 1: final_soc" {  } { { "final_soc/synthesis/final_soc.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/final_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_irq_mapper " "Found entity 1: final_soc_irq_mapper" {  } { { "final_soc/synthesis/submodules/final_soc_irq_mapper.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0 " "Found entity 1: final_soc_mm_interconnect_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332092 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332098 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_002 " "Found entity 2: final_soc_mm_interconnect_0_router_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332100 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router " "Found entity 2: final_soc_mm_interconnect_0_router" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sysid " "Found entity 1: final_soc_sysid" {  } { { "final_soc/synthesis/submodules/final_soc_sysid.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_soc_sdram_pll_dffpipe_l2c" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332116 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_soc_sdram_pll_stdsync_sv6" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332116 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_sdram_pll_altpll_lqa2 " "Found entity 3: final_soc_sdram_pll_altpll_lqa2" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332116 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_sdram_pll " "Found entity 4: final_soc_sdram_pll" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_input_efifo_module " "Found entity 1: final_soc_sdram_input_efifo_module" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332119 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram " "Found entity 2: final_soc_sdram" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_res_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_res_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_res_0 " "Found entity 1: final_soc_res_0" {  } { { "final_soc/synthesis/submodules/final_soc_res_0.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_res_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_onchip_memory2_0 " "Found entity 1: final_soc_onchip_memory2_0" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0 " "Found entity 1: final_soc_nios2_gen2_0" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_soc_nios2_gen2_0_cpu " "Found entity 21: final_soc_nios2_gen2_0_cpu" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_inference.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_inference.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_inference " "Found entity 1: final_soc_inference" {  } { { "final_soc/synthesis/submodules/final_soc_inference.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_inference.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clock " "Found entity 1: vga_clock" {  } { { "vga_clock.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/vga_clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dual_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_dual_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dual_port " "Found entity 1: ram_dual_port" {  } { { "ram_dual_port.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram_dual_port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1608968332158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.sv 1 1 " "Found 1 design units, including 1 entities, in source file max.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max " "Found entity 1: max" {  } { { "max.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/max.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera/ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera/ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "camera/ov7670_registers.vhd" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera/ov7670_registers.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332538 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "camera/ov7670_registers.vhd" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera/ov7670_registers.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera/ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera/ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "camera/ov7670_controller.vhd" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332539 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "camera/ov7670_controller.vhd" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera/i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera/i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "camera/i2c_sender.vhd" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332540 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "camera/i2c_sender.vhd" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera/ov7670_capture.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera/ov7670_capture.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "camera/ov7670_capture.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera/ov7670_capture.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_read " "Found entity 1: camera_read" {  } { { "camera_read.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera_read.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_configure.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_configure.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_configure " "Found entity 1: camera_configure" {  } { { "camera_configure.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera_configure.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_config_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_config_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config_rom " "Found entity 1: OV7670_config_rom" {  } { { "OV7670_config_rom.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/OV7670_config_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config " "Found entity 1: OV7670_config" {  } { { "OV7670_config.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/OV7670_config.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file sccb_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_interface " "Found entity 1: SCCB_interface" {  } { { "SCCB_interface.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/SCCB_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb2gray.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb2gray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray " "Found entity 1: rgb2gray" {  } { { "rgb2gray.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/rgb2gray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/framebuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_generator " "Found entity 1: address_generator" {  } { { "address_generator.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/address_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel_1x5x5.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel_1x5x5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_1x5x5 " "Found entity 1: kernel_1x5x5" {  } { { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_testbench " "Found entity 1: mult_testbench" {  } { { "mult_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/mult_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_testbench " "Found entity 1: kernel_testbench" {  } { { "kernel_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxpool_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file maxpool_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maxpool_testbench " "Found entity 1: maxpool_testbench" {  } { { "maxpool_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/maxpool_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_testbench " "Found entity 1: final_testbench" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_convolution1.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_convolution1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_convolution1 " "Found entity 1: testbench_convolution1" {  } { { "testbench_convolution1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/testbench_convolution1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_rgb2gray.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_rgb2gray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_rgb2gray " "Found entity 1: testbench_rgb2gray" {  } { { "testbench_rgb2gray.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/testbench_rgb2gray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_retrievedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_retrievedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_retrievedata " "Found entity 1: testbench_retrievedata" {  } { { "testbench_retrievedata.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/testbench_retrievedata.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "retrieve_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file retrieve_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Retrieve_Data " "Found entity 1: Retrieve_Data" {  } { { "Retrieve_Data.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Retrieve_Data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s1 S1 LeNet.sv(138) " "Verilog HDL Declaration information at LeNet.sv(138): object \"s1\" differs only in case from object \"S1\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s2 S2 LeNet.sv(171) " "Verilog HDL Declaration information at LeNet.sv(171): object \"s2\" differs only in case from object \"S2\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f4 F4 LeNet.sv(217) " "Verilog HDL Declaration information at LeNet.sv(217): object \"f4\" differs only in case from object \"F4\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 217 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f5 F5 LeNet.sv(240) " "Verilog HDL Declaration information at LeNet.sv(240): object \"f5\" differs only in case from object \"F5\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inference INFERENCE LeNet.sv(9) " "Verilog HDL Declaration information at LeNet.sv(9): object \"inference\" differs only in case from object \"INFERENCE\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE LeNet.sv(7) " "Verilog HDL Declaration information at LeNet.sv(7): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lenet.sv 1 1 " "Found 1 design units, including 1 entities, in source file lenet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LeNet " "Found entity 1: LeNet" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/sample_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/sample_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sample_data_ram " "Found entity 1: sample_data_ram" {  } { { "ram/sample_data_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/sample_data_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/intermediate_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/intermediate_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intermediate_ram " "Found entity 1: intermediate_ram" {  } { { "ram/intermediate_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/intermediate_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c1_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c1_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c1_weight_ram " "Found entity 1: c1_weight_ram" {  } { { "ram/c1_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c1_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c1_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c1_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c1_bias_ram " "Found entity 1: c1_bias_ram" {  } { { "ram/c1_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c1_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c2_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c2_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c2_weight_ram " "Found entity 1: c2_weight_ram" {  } { { "ram/c2_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c2_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c2_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c2_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c2_bias_ram " "Found entity 1: c2_bias_ram" {  } { { "ram/c2_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c2_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_1 " "Found entity 1: convolution_1" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pooling_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file pooling_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pooling_1 " "Found entity 1: pooling_1" {  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_2 " "Found entity 1: convolution_2" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pooling_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file pooling_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pooling_2 " "Found entity 1: pooling_2" {  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_3 " "Found entity 1: convolution_3" {  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullyconnect_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file fullyconnect_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullyconnect_4 " "Found entity 1: fullyconnect_4" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullyconnect_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file fullyconnect_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullyconnect_5 " "Found entity 1: fullyconnect_5" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE find_max.sv(5) " "Verilog HDL Declaration information at find_max.sv(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "find_max.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/find_max.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608968332610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "find_max.sv 1 1 " "Found 1 design units, including 1 entities, in source file find_max.sv" { { "Info" "ISGN_ENTITY_NAME" "1 find_max " "Found entity 1: find_max" {  } { { "find_max.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/find_max.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c3_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c3_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c3_weight_ram " "Found entity 1: c3_weight_ram" {  } { { "ram/c3_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c3_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c3_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c3_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c3_bias_ram " "Found entity 1: c3_bias_ram" {  } { { "ram/c3_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c3_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/f4_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/f4_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f4_weight_ram " "Found entity 1: f4_weight_ram" {  } { { "ram/f4_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f4_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/f4_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/f4_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f4_bias_ram " "Found entity 1: f4_bias_ram" {  } { { "ram/f4_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f4_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/f5_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/f5_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f5_weight_ram " "Found entity 1: f5_weight_ram" {  } { { "ram/f5_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f5_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/f5_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/f5_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f5_bias_ram " "Found entity 1: f5_bias_ram" {  } { { "ram/f5_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f5_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/background_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/background_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_ram " "Found entity 1: background_ram" {  } { { "ram/background_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/background_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968332627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968332627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk final_testbench.sv(17) " "Verilog HDL Implicit Net warning at final_testbench.sv(17): created implicit net for \"clk\"" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968332628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_data final_testbench.sv(18) " "Verilog HDL Implicit Net warning at final_testbench.sv(18): created implicit net for \"pixel_data\"" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968332628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "detectArea final_testbench.sv(19) " "Verilog HDL Implicit Net warning at final_testbench.sv(19): created implicit net for \"detectArea\"" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968332628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "display_data final_testbench.sv(20) " "Verilog HDL Implicit Net warning at final_testbench.sv(20): created implicit net for \"display_data\"" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968332628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "retrieve_data final_testbench.sv(21) " "Verilog HDL Implicit Net warning at final_testbench.sv(21): created implicit net for \"retrieve_data\"" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968332628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "retrieve_data_addr final_testbench.sv(22) " "Verilog HDL Implicit Net warning at final_testbench.sv(22): created implicit net for \"retrieve_data_addr\"" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968332628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "retrieve_data_wren final_testbench.sv(23) " "Verilog HDL Implicit Net warning at final_testbench.sv(23): created implicit net for \"retrieve_data_wren\"" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968332628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "retrieve_done final_testbench.sv(25) " "Verilog HDL Implicit Net warning at final_testbench.sv(25): created implicit net for \"retrieve_done\"" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968332628 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1608968332649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1608968332649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1608968332649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1608968332650 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final_testbench.sv(25) " "Verilog HDL Instantiation warning at final_testbench.sv(25): instance has no name" {  } { { "final_testbench.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_testbench.sv" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608968332670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_toplevel " "Elaborating entity \"final_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608968333015 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_start final_toplevel.sv(87) " "Verilog HDL or VHDL warning at final_toplevel.sv(87): object \"config_start\" assigned a value but never read" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608968333016 "|final_toplevel"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "final_toplevel.sv(337) " "Verilog HDL Case Statement information at final_toplevel.sv(337): all case item expressions in this case statement are onehot" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 337 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968333020 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..2\] final_toplevel.sv(4) " "Output port \"LEDG\[7..2\]\" at final_toplevel.sv(4) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..1\] final_toplevel.sv(5) " "Output port \"LEDR\[17..1\]\" at final_toplevel.sv(5) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR final_toplevel.sv(14) " "Output port \"DRAM_ADDR\" at final_toplevel.sv(14) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA final_toplevel.sv(15) " "Output port \"DRAM_BA\" at final_toplevel.sv(15) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM final_toplevel.sv(20) " "Output port \"DRAM_DQM\" at final_toplevel.sv(20) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N final_toplevel.sv(16) " "Output port \"DRAM_CAS_N\" at final_toplevel.sv(16) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE final_toplevel.sv(17) " "Output port \"DRAM_CKE\" at final_toplevel.sv(17) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N final_toplevel.sv(18) " "Output port \"DRAM_CS_N\" at final_toplevel.sv(18) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N final_toplevel.sv(21) " "Output port \"DRAM_RAS_N\" at final_toplevel.sv(21) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N final_toplevel.sv(22) " "Output port \"DRAM_WE_N\" at final_toplevel.sv(22) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK final_toplevel.sv(23) " "Output port \"DRAM_CLK\" at final_toplevel.sv(23) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608968333021 "|final_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clock vga_clock:inst_vgaclk " "Elaborating entity \"vga_clock\" for hierarchy \"vga_clock:inst_vgaclk\"" {  } { { "final_toplevel.sv" "inst_vgaclk" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clock:inst_vgaclk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clock:inst_vgaclk\|altpll:altpll_component\"" {  } { { "vga_clock.v" "altpll_component" { Text "D:/Projects/ECE385Labs/final/final_code/vga_clock.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clock:inst_vgaclk\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clock:inst_vgaclk\|altpll:altpll_component\"" {  } { { "vga_clock.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/vga_clock.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clock:inst_vgaclk\|altpll:altpll_component " "Instantiated megafunction \"vga_clock:inst_vgaclk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333098 ""}  } { { "vga_clock.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/vga_clock.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968333098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clock_altpll " "Found entity 1: vga_clock_altpll" {  } { { "db/vga_clock_altpll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/vga_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968333144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968333144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clock_altpll vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated " "Elaborating entity \"vga_clock_altpll\" for hierarchy \"vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:inst_configure " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:inst_configure\"" {  } { { "final_toplevel.sv" "inst_configure" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:inst_configure\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:inst_configure\|i2c_sender:Inst_i2c_sender\"" {  } { { "camera/ov7670_controller.vhd" "Inst_i2c_sender" { Text "D:/Projects/ECE385Labs/final/final_code/camera/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "camera/ov7670_controller.vhd" "Inst_ov7670_registers" { Text "D:/Projects/ECE385Labs/final/final_code/camera/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:cam_read " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:cam_read\"" {  } { { "final_toplevel.sv" "cam_read" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ov7670_capture.sv(31) " "Verilog HDL assignment warning at ov7670_capture.sv(31): truncated value with size 32 to match size of target (17)" {  } { { "camera/ov7670_capture.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/camera/ov7670_capture.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968333159 "|final_toplevel|ov7670_capture:cam_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2gray rgb2gray:rgb_to_grey " "Elaborating entity \"rgb2gray\" for hierarchy \"rgb2gray:rgb_to_grey\"" {  } { { "final_toplevel.sv" "rgb_to_grey" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R rgb2gray.sv(5) " "Verilog HDL or VHDL warning at rgb2gray.sv(5): object \"R\" assigned a value but never read" {  } { { "rgb2gray.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/rgb2gray.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608968333161 "|final_toplevel|rgb2gray:rgb_to_grey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B rgb2gray.sv(5) " "Verilog HDL or VHDL warning at rgb2gray.sv(5): object \"B\" assigned a value but never read" {  } { { "rgb2gray.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/rgb2gray.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608968333161 "|final_toplevel|rgb2gray:rgb_to_grey"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rgb2gray.sv(11) " "Verilog HDL assignment warning at rgb2gray.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "rgb2gray.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/rgb2gray.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968333161 "|final_toplevel|rgb2gray:rgb_to_grey"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer framebuffer:buffer " "Elaborating entity \"framebuffer\" for hierarchy \"framebuffer:buffer\"" {  } { { "final_toplevel.sv" "buffer" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port framebuffer:buffer\|ram_dual_port:ram1 " "Elaborating entity \"ram_dual_port\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\"" {  } { { "framebuffer.sv" "ram1" { Text "D:/Projects/ECE385Labs/final/final_code/framebuffer.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram_dual_port.v" "altsyncram_component" { Text "D:/Projects/ECE385Labs/final/final_code/ram_dual_port.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram_dual_port.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram_dual_port.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968333219 ""}  } { { "ram_dual_port.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram_dual_port.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968333219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pj1 " "Found entity 1: altsyncram_4pj1" {  } { { "db/altsyncram_4pj1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_4pj1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968333274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968333274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4pj1 framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated " "Elaborating entity \"altsyncram_4pj1\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968333315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968333315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_4pj1.tdf" "decode2" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_4pj1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968333354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968333354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_4pj1.tdf" "rden_decode_b" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_4pj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968333398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968333398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|mux_bnb:mux3 " "Elaborating entity \"mux_bnb\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|mux_bnb:mux3\"" {  } { { "db/altsyncram_4pj1.tdf" "mux3" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_4pj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:inst_vga " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:inst_vga\"" {  } { { "final_toplevel.sv" "inst_vga" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_ram background_ram:bg " "Elaborating entity \"background_ram\" for hierarchy \"background_ram:bg\"" {  } { { "final_toplevel.sv" "bg" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968333448 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background_ram.sv(7) " "Net \"mem.data_a\" at background_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/background_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/background_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968335912 "|final_toplevel|background_ram:bg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background_ram.sv(7) " "Net \"mem.waddr_a\" at background_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/background_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/background_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968335912 "|final_toplevel|background_ram:bg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background_ram.sv(7) " "Net \"mem.we_a\" at background_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/background_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/background_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968335913 "|final_toplevel|background_ram:bg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper Color_Mapper:inst_mapper " "Elaborating entity \"Color_Mapper\" for hierarchy \"Color_Mapper:inst_mapper\"" {  } { { "final_toplevel.sv" "inst_mapper" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(26) " "Verilog HDL assignment warning at Color_Mapper.sv(26): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Color_Mapper.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968335937 "|final_toplevel|Color_Mapper:inst_mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(72) " "Verilog HDL assignment warning at Color_Mapper.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Color_Mapper.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968335937 "|final_toplevel|Color_Mapper:inst_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator address_generator:addr_gen " "Elaborating entity \"address_generator\" for hierarchy \"address_generator:addr_gen\"" {  } { { "final_toplevel.sv" "addr_gen" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 address_generator.sv(18) " "Verilog HDL assignment warning at address_generator.sv(18): truncated value with size 32 to match size of target (17)" {  } { { "address_generator.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/address_generator.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968335938 "|final_toplevel|address_generator:addr_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Retrieve_Data Retrieve_Data:inst_retrieve_data " "Elaborating entity \"Retrieve_Data\" for hierarchy \"Retrieve_Data:inst_retrieve_data\"" {  } { { "final_toplevel.sv" "inst_retrieve_data" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Retrieve_Data.sv(32) " "Verilog HDL assignment warning at Retrieve_Data.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "Retrieve_Data.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Retrieve_Data.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968335941 "|final_toplevel|Retrieve_Data:inst_retrieve_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Retrieve_Data.sv(73) " "Verilog HDL Case Statement information at Retrieve_Data.sv(73): all case item expressions in this case statement are onehot" {  } { { "Retrieve_Data.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Retrieve_Data.sv" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968335941 "|final_toplevel|Retrieve_Data:inst_retrieve_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_data_ram sample_data_ram:data_ram " "Elaborating entity \"sample_data_ram\" for hierarchy \"sample_data_ram:data_ram\"" {  } { { "final_toplevel.sv" "data_ram" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_rom:inst_font_rom " "Elaborating entity \"font_rom\" for hierarchy \"font_rom:inst_font_rom\"" {  } { { "final_toplevel.sv" "inst_font_rom" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeNet LeNet:net " "Elaborating entity \"LeNet\" for hierarchy \"LeNet:net\"" {  } { { "final_toplevel.sv" "net" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335946 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LeNet.sv(317) " "Verilog HDL Case Statement information at LeNet.sv(317): all case item expressions in this case statement are onehot" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 317 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968335949 "|final_toplevel|LeNet:net"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LeNet.sv(341) " "Verilog HDL Case Statement warning at LeNet.sv(341): incomplete case statement has no default case item" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 341 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1608968335949 "|final_toplevel|LeNet:net"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LeNet.sv(341) " "Verilog HDL Case Statement information at LeNet.sv(341): all case item expressions in this case statement are onehot" {  } { { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 341 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968335949 "|final_toplevel|LeNet:net"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intermediate_ram LeNet:net\|intermediate_ram:temp0 " "Elaborating entity \"intermediate_ram\" for hierarchy \"LeNet:net\|intermediate_ram:temp0\"" {  } { { "LeNet.sv" "temp0" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1_weight_ram LeNet:net\|c1_weight_ram:c1_weight " "Elaborating entity \"c1_weight_ram\" for hierarchy \"LeNet:net\|c1_weight_ram:c1_weight\"" {  } { { "LeNet.sv" "c1_weight" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335967 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c1_weight_ram.sv(7) " "Net \"mem.data_a\" at c1_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c1_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968335968 "|final_toplevel|LeNet:net|c1_weight_ram:c1_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c1_weight_ram.sv(7) " "Net \"mem.waddr_a\" at c1_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c1_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968335968 "|final_toplevel|LeNet:net|c1_weight_ram:c1_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c1_weight_ram.sv(7) " "Net \"mem.we_a\" at c1_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c1_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968335968 "|final_toplevel|LeNet:net|c1_weight_ram:c1_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1_bias_ram LeNet:net\|c1_bias_ram:c1_bias " "Elaborating entity \"c1_bias_ram\" for hierarchy \"LeNet:net\|c1_bias_ram:c1_bias\"" {  } { { "LeNet.sv" "c1_bias" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335970 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c1_bias_ram.sv(7) " "Net \"mem.data_a\" at c1_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c1_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968335971 "|final_toplevel|LeNet:net|c1_bias_ram:c1_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c1_bias_ram.sv(7) " "Net \"mem.waddr_a\" at c1_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c1_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968335971 "|final_toplevel|LeNet:net|c1_bias_ram:c1_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c1_bias_ram.sv(7) " "Net \"mem.we_a\" at c1_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c1_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968335971 "|final_toplevel|LeNet:net|c1_bias_ram:c1_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_1 LeNet:net\|convolution_1:c1 " "Elaborating entity \"convolution_1\" for hierarchy \"LeNet:net\|convolution_1:c1\"" {  } { { "LeNet.sv" "c1" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_1.sv(25) " "Verilog HDL assignment warning at convolution_1.sv(25): truncated value with size 32 to match size of target (14)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968335986 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_1.sv(26) " "Verilog HDL assignment warning at convolution_1.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968335986 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_1.sv(28) " "Verilog HDL assignment warning at convolution_1.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968335986 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_1.sv(29) " "Verilog HDL assignment warning at convolution_1.sv(29): truncated value with size 32 to match size of target (14)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968335986 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_1.sv(69) " "Verilog HDL assignment warning at convolution_1.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968335986 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convolution_1.sv(109) " "Verilog HDL Case Statement information at convolution_1.sv(109): all case item expressions in this case statement are onehot" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968335986 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_1x5x5 LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel " "Elaborating entity \"kernel_1x5x5\" for hierarchy \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\"" {  } { { "convolution_1.sv" "kernel" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0 " "Elaborating entity \"Mult\" for hierarchy \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\"" {  } { { "kernel_1x5x5.sv" "mult0" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968335995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pooling_1 LeNet:net\|pooling_1:s1 " "Elaborating entity \"pooling_1\" for hierarchy \"LeNet:net\|pooling_1:s1\"" {  } { { "LeNet.sv" "s1" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_1.sv(19) " "Verilog HDL assignment warning at pooling_1.sv(19): truncated value with size 32 to match size of target (14)" {  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336020 "|final_toplevel|LeNet:net|pooling_1:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_1.sv(20) " "Verilog HDL assignment warning at pooling_1.sv(20): truncated value with size 32 to match size of target (14)" {  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336020 "|final_toplevel|LeNet:net|pooling_1:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_1.sv(22) " "Verilog HDL assignment warning at pooling_1.sv(22): truncated value with size 32 to match size of target (14)" {  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336020 "|final_toplevel|LeNet:net|pooling_1:s1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pooling_1.sv(84) " "Verilog HDL Case Statement information at pooling_1.sv(84): all case item expressions in this case statement are onehot" {  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968336020 "|final_toplevel|LeNet:net|pooling_1:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max LeNet:net\|pooling_1:s1\|max:max0 " "Elaborating entity \"max\" for hierarchy \"LeNet:net\|pooling_1:s1\|max:max0\"" {  } { { "pooling_1.sv" "max0" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c2_weight_ram LeNet:net\|c2_weight_ram:c2_weight " "Elaborating entity \"c2_weight_ram\" for hierarchy \"LeNet:net\|c2_weight_ram:c2_weight\"" {  } { { "LeNet.sv" "c2_weight" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336024 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c2_weight_ram.sv(7) " "Net \"mem.data_a\" at c2_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c2_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336025 "|final_toplevel|LeNet:net|c2_weight_ram:c2_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c2_weight_ram.sv(7) " "Net \"mem.waddr_a\" at c2_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c2_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336025 "|final_toplevel|LeNet:net|c2_weight_ram:c2_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c2_weight_ram.sv(7) " "Net \"mem.we_a\" at c2_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c2_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336025 "|final_toplevel|LeNet:net|c2_weight_ram:c2_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c2_bias_ram LeNet:net\|c2_bias_ram:c2_bias " "Elaborating entity \"c2_bias_ram\" for hierarchy \"LeNet:net\|c2_bias_ram:c2_bias\"" {  } { { "LeNet.sv" "c2_bias" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336027 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c2_bias_ram.sv(7) " "Net \"mem.data_a\" at c2_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c2_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336028 "|final_toplevel|LeNet:net|c2_bias_ram:c2_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c2_bias_ram.sv(7) " "Net \"mem.waddr_a\" at c2_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c2_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336028 "|final_toplevel|LeNet:net|c2_bias_ram:c2_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c2_bias_ram.sv(7) " "Net \"mem.we_a\" at c2_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c2_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336028 "|final_toplevel|LeNet:net|c2_bias_ram:c2_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_2 LeNet:net\|convolution_2:c2 " "Elaborating entity \"convolution_2\" for hierarchy \"LeNet:net\|convolution_2:c2\"" {  } { { "LeNet.sv" "c2" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_2.sv(28) " "Verilog HDL assignment warning at convolution_2.sv(28): truncated value with size 32 to match size of target (14)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336044 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_2.sv(29) " "Verilog HDL assignment warning at convolution_2.sv(29): truncated value with size 32 to match size of target (14)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336044 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_2.sv(31) " "Verilog HDL assignment warning at convolution_2.sv(31): truncated value with size 32 to match size of target (14)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336044 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_2.sv(32) " "Verilog HDL assignment warning at convolution_2.sv(32): truncated value with size 32 to match size of target (14)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336044 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_2.sv(63) " "Verilog HDL assignment warning at convolution_2.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336044 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convolution_2.sv(128) " "Verilog HDL Case Statement information at convolution_2.sv(128): all case item expressions in this case statement are onehot" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968336044 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pooling_2 LeNet:net\|pooling_2:s2 " "Elaborating entity \"pooling_2\" for hierarchy \"LeNet:net\|pooling_2:s2\"" {  } { { "LeNet.sv" "s2" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_2.sv(19) " "Verilog HDL assignment warning at pooling_2.sv(19): truncated value with size 32 to match size of target (14)" {  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336073 "|final_toplevel|LeNet:net|pooling_2:s2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_2.sv(20) " "Verilog HDL assignment warning at pooling_2.sv(20): truncated value with size 32 to match size of target (14)" {  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336073 "|final_toplevel|LeNet:net|pooling_2:s2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_2.sv(22) " "Verilog HDL assignment warning at pooling_2.sv(22): truncated value with size 32 to match size of target (14)" {  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336073 "|final_toplevel|LeNet:net|pooling_2:s2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pooling_2.sv(84) " "Verilog HDL Case Statement information at pooling_2.sv(84): all case item expressions in this case statement are onehot" {  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968336073 "|final_toplevel|LeNet:net|pooling_2:s2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c3_weight_ram LeNet:net\|c3_weight_ram:c3_weight " "Elaborating entity \"c3_weight_ram\" for hierarchy \"LeNet:net\|c3_weight_ram:c3_weight\"" {  } { { "LeNet.sv" "c3_weight" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336076 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c3_weight_ram.sv(7) " "Net \"mem.data_a\" at c3_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c3_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336077 "|final_toplevel|LeNet:net|c3_weight_ram:c3_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c3_weight_ram.sv(7) " "Net \"mem.waddr_a\" at c3_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c3_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336077 "|final_toplevel|LeNet:net|c3_weight_ram:c3_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c3_weight_ram.sv(7) " "Net \"mem.we_a\" at c3_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c3_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336077 "|final_toplevel|LeNet:net|c3_weight_ram:c3_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c3_bias_ram LeNet:net\|c3_bias_ram:c3_bias " "Elaborating entity \"c3_bias_ram\" for hierarchy \"LeNet:net\|c3_bias_ram:c3_bias\"" {  } { { "LeNet.sv" "c3_bias" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336080 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c3_bias_ram.sv(7) " "Net \"mem.data_a\" at c3_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c3_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336080 "|final_toplevel|LeNet:net|c3_bias_ram:c3_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c3_bias_ram.sv(7) " "Net \"mem.waddr_a\" at c3_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c3_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336080 "|final_toplevel|LeNet:net|c3_bias_ram:c3_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c3_bias_ram.sv(7) " "Net \"mem.we_a\" at c3_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c3_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336080 "|final_toplevel|LeNet:net|c3_bias_ram:c3_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_3 LeNet:net\|convolution_3:c3 " "Elaborating entity \"convolution_3\" for hierarchy \"LeNet:net\|convolution_3:c3\"" {  } { { "LeNet.sv" "c3" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_3.sv(28) " "Verilog HDL assignment warning at convolution_3.sv(28): truncated value with size 32 to match size of target (14)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336097 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_3.sv(30) " "Verilog HDL assignment warning at convolution_3.sv(30): truncated value with size 32 to match size of target (14)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336097 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_3.sv(32) " "Verilog HDL assignment warning at convolution_3.sv(32): truncated value with size 32 to match size of target (14)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336097 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_3.sv(33) " "Verilog HDL assignment warning at convolution_3.sv(33): truncated value with size 32 to match size of target (14)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336097 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_3.sv(64) " "Verilog HDL assignment warning at convolution_3.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336097 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convolution_3.sv(129) " "Verilog HDL Case Statement information at convolution_3.sv(129): all case item expressions in this case statement are onehot" {  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968336097 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f4_weight_ram LeNet:net\|f4_weight_ram:f4_weight " "Elaborating entity \"f4_weight_ram\" for hierarchy \"LeNet:net\|f4_weight_ram:f4_weight\"" {  } { { "LeNet.sv" "f4_weight" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336123 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 f4_weight_ram.sv(7) " "Net \"mem.data_a\" at f4_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f4_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336123 "|final_toplevel|LeNet:net|f4_weight_ram:f4_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 f4_weight_ram.sv(7) " "Net \"mem.waddr_a\" at f4_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f4_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336124 "|final_toplevel|LeNet:net|f4_weight_ram:f4_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 f4_weight_ram.sv(7) " "Net \"mem.we_a\" at f4_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f4_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336124 "|final_toplevel|LeNet:net|f4_weight_ram:f4_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f4_bias_ram LeNet:net\|f4_bias_ram:f4_bias " "Elaborating entity \"f4_bias_ram\" for hierarchy \"LeNet:net\|f4_bias_ram:f4_bias\"" {  } { { "LeNet.sv" "f4_bias" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336126 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 f4_bias_ram.sv(7) " "Net \"mem.data_a\" at f4_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f4_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336127 "|final_toplevel|LeNet:net|f4_bias_ram:f4_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 f4_bias_ram.sv(7) " "Net \"mem.waddr_a\" at f4_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f4_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336127 "|final_toplevel|LeNet:net|f4_bias_ram:f4_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 f4_bias_ram.sv(7) " "Net \"mem.we_a\" at f4_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f4_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336127 "|final_toplevel|LeNet:net|f4_bias_ram:f4_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullyconnect_4 LeNet:net\|fullyconnect_4:f4 " "Elaborating entity \"fullyconnect_4\" for hierarchy \"LeNet:net\|fullyconnect_4:f4\"" {  } { { "LeNet.sv" "f4" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_4.sv(27) " "Verilog HDL assignment warning at fullyconnect_4.sv(27): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_4.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336132 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_4.sv(29) " "Verilog HDL assignment warning at fullyconnect_4.sv(29): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_4.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336132 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_4.sv(30) " "Verilog HDL assignment warning at fullyconnect_4.sv(30): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_4.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336132 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fullyconnect_4.sv(59) " "Verilog HDL assignment warning at fullyconnect_4.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_4.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336132 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fullyconnect_4.sv(111) " "Verilog HDL Case Statement information at fullyconnect_4.sv(111): all case item expressions in this case statement are onehot" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_4.sv" 111 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968336132 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult LeNet:net\|fullyconnect_4:f4\|Mult:kernel " "Elaborating entity \"Mult\" for hierarchy \"LeNet:net\|fullyconnect_4:f4\|Mult:kernel\"" {  } { { "fullyconnect_4.sv" "kernel" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_4.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f5_weight_ram LeNet:net\|f5_weight_ram:f5_weight " "Elaborating entity \"f5_weight_ram\" for hierarchy \"LeNet:net\|f5_weight_ram:f5_weight\"" {  } { { "LeNet.sv" "f5_weight" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336135 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 f5_weight_ram.sv(7) " "Net \"mem.data_a\" at f5_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f5_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336136 "|final_toplevel|LeNet:net|f5_weight_ram:f5_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 f5_weight_ram.sv(7) " "Net \"mem.waddr_a\" at f5_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f5_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336136 "|final_toplevel|LeNet:net|f5_weight_ram:f5_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 f5_weight_ram.sv(7) " "Net \"mem.we_a\" at f5_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_weight_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f5_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336136 "|final_toplevel|LeNet:net|f5_weight_ram:f5_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f5_bias_ram LeNet:net\|f5_bias_ram:f5_bias " "Elaborating entity \"f5_bias_ram\" for hierarchy \"LeNet:net\|f5_bias_ram:f5_bias\"" {  } { { "LeNet.sv" "f5_bias" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336139 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 f5_bias_ram.sv(7) " "Net \"mem.data_a\" at f5_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f5_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336139 "|final_toplevel|LeNet:net|f5_bias_ram:f5_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 f5_bias_ram.sv(7) " "Net \"mem.waddr_a\" at f5_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f5_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336139 "|final_toplevel|LeNet:net|f5_bias_ram:f5_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 f5_bias_ram.sv(7) " "Net \"mem.we_a\" at f5_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_bias_ram.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f5_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608968336139 "|final_toplevel|LeNet:net|f5_bias_ram:f5_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullyconnect_5 LeNet:net\|fullyconnect_5:f5 " "Elaborating entity \"fullyconnect_5\" for hierarchy \"LeNet:net\|fullyconnect_5:f5\"" {  } { { "LeNet.sv" "f5" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_5.sv(27) " "Verilog HDL assignment warning at fullyconnect_5.sv(27): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_5.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336144 "|final_toplevel|LeNet:net|fullyconnect_5:f5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_5.sv(29) " "Verilog HDL assignment warning at fullyconnect_5.sv(29): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_5.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336144 "|final_toplevel|LeNet:net|fullyconnect_5:f5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fullyconnect_5.sv(59) " "Verilog HDL assignment warning at fullyconnect_5.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_5.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608968336144 "|final_toplevel|LeNet:net|fullyconnect_5:f5"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fullyconnect_5.sv(111) " "Verilog HDL Case Statement information at fullyconnect_5.sv(111): all case item expressions in this case statement are onehot" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/fullyconnect_5.sv" 111 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608968336144 "|final_toplevel|LeNet:net|fullyconnect_5:f5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_max LeNet:net\|find_max:infer " "Elaborating entity \"find_max\" for hierarchy \"LeNet:net\|find_max:infer\"" {  } { { "LeNet.sv" "infer" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex0\"" {  } { { "final_toplevel.sv" "hex0" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968336163 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LeNet:net\|c1_bias_ram:c1_bias\|mem " "RAM logic \"LeNet:net\|c1_bias_ram:c1_bias\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ram/c1_bias_ram.sv" "mem" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c1_bias_ram.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1608968344086 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LeNet:net\|c2_bias_ram:c2_bias\|mem " "RAM logic \"LeNet:net\|c2_bias_ram:c2_bias\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ram/c2_bias_ram.sv" "mem" { Text "D:/Projects/ECE385Labs/final/final_code/ram/c2_bias_ram.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1608968344086 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LeNet:net\|f5_bias_ram:f5_bias\|mem " "RAM logic \"LeNet:net\|f5_bias_ram:f5_bias\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ram/f5_bias_ram.sv" "mem" { Text "D:/Projects/ECE385Labs/final/final_code/ram/f5_bias_ram.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1608968344086 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1608968344086 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 D:/Projects/ECE385Labs/final/final_code/db/final.ram0_c1_bias_ram_6d2daa4f.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"D:/Projects/ECE385Labs/final/final_code/db/final.ram0_c1_bias_ram_6d2daa4f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1608968344092 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/Projects/ECE385Labs/final/final_code/db/final.ram0_c2_bias_ram_90e52a7c.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/Projects/ECE385Labs/final/final_code/db/final.ram0_c2_bias_ram_90e52a7c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1608968344092 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/Projects/ECE385Labs/final/final_code/db/final.ram0_f5_bias_ram_f3c250d7.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/Projects/ECE385Labs/final/final_code/db/final.ram0_f5_bias_ram_f3c250d7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1608968344093 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "background_ram:bg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"background_ram:bg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9600 " "Parameter NUMWORDS_A set to 9600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_background_ram_ea4df518.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_background_ram_ea4df518.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|intermediate_ram:temp0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|intermediate_ram:temp0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4704 " "Parameter NUMWORDS_A set to 4704" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4704 " "Parameter NUMWORDS_B set to 4704" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sample_data_ram:data_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sample_data_ram:data_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|c1_weight_ram:c1_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|c1_weight_ram:c1_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_c1_weight_ram_1f13c3f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_c1_weight_ram_1f13c3f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|intermediate_ram:temp1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|intermediate_ram:temp1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4704 " "Parameter NUMWORDS_A set to 4704" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4704 " "Parameter NUMWORDS_B set to 4704" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|c2_weight_ram:c2_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|c2_weight_ram:c2_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1500 " "Parameter NUMWORDS_A set to 1500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_c2_weight_ram_ac30cb96.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_c2_weight_ram_ac30cb96.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|c3_bias_ram:c3_bias\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|c3_bias_ram:c3_bias\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 60 " "Parameter NUMWORDS_A set to 60" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_c3_bias_ram_3622510b.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_c3_bias_ram_3622510b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|c3_weight_ram:c3_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|c3_weight_ram:c3_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15000 " "Parameter NUMWORDS_A set to 15000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_c3_weight_ram_a206e7b3.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_c3_weight_ram_a206e7b3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|f5_weight_ram:f5_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|f5_weight_ram:f5_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_f5_weight_ram_1d24f37f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_f5_weight_ram_1d24f37f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|f4_bias_ram:f4_bias\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|f4_bias_ram:f4_bias\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 48 " "Parameter NUMWORDS_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_f4_bias_ram_7b9d9837.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_f4_bias_ram_7b9d9837.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|f4_weight_ram:f4_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|f4_weight_ram:f4_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2880 " "Parameter NUMWORDS_A set to 2880" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_f4_weight_ram_95cca6c6.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_f4_weight_ram_95cca6c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE final.final_toplevel0.rtl.mif " "Parameter INIT_FILE set to final.final_toplevel0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354961 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608968354961 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "101 " "Inferred 101 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|pooling_1:s1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|pooling_1:s1\|Mod0\"" {  } { { "pooling_1.sv" "Mod0" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mult3\"" {  } { { "convolution_2.sv" "Mult3" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|Mult1\"" {  } { { "convolution_1.sv" "Mult1" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|pooling_2:s2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|pooling_2:s2\|Mod0\"" {  } { { "pooling_2.sv" "Mod0" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_1:c1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_1:c1\|Mod1\"" {  } { { "convolution_1.sv" "Mod1" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_1:c1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_1:c1\|Mod0\"" {  } { { "convolution_1.sv" "Mod0" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|Mult0\"" {  } { { "convolution_1.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|pooling_2:s2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|pooling_2:s2\|Mult1\"" {  } { { "pooling_2.sv" "Mult1" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|pooling_1:s1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|pooling_1:s1\|Mult1\"" {  } { { "pooling_1.sv" "Mult1" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_2:c2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mod1\"" {  } { { "convolution_2.sv" "Mod1" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_2:c2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mod0\"" {  } { { "convolution_2.sv" "Mod0" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|Mult0\"" {  } { { "convolution_3.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|pooling_1:s1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|pooling_1:s1\|Div0\"" {  } { { "pooling_1.sv" "Div0" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_1:c1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_1:c1\|Div1\"" {  } { { "convolution_1.sv" "Div1" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|fullyconnect_4:f4\|Mult:kernel\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|fullyconnect_4:f4\|Mult:kernel\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_2:c2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_2:c2\|Div1\"" {  } { { "convolution_2.sv" "Div1" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mult1\"" {  } { { "convolution_2.sv" "Mult1" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mult2\"" {  } { { "convolution_2.sv" "Mult2" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|Mult1\"" {  } { { "convolution_3.sv" "Mult1" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|pooling_2:s2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|pooling_2:s2\|Div0\"" {  } { { "pooling_2.sv" "Div0" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|pooling_2:s2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|pooling_2:s2\|Mult0\"" {  } { { "pooling_2.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|pooling_1:s1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|pooling_1:s1\|Mult0\"" {  } { { "pooling_1.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_1:c1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_1:c1\|Div0\"" {  } { { "convolution_1.sv" "Div0" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_2:c2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_2:c2\|Div0\"" {  } { { "convolution_2.sv" "Div0" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mult0\"" {  } { { "convolution_2.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968354974 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608968354974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background_ram:bg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"background_ram:bg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968354995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background_ram:bg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"background_ram:bg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9600 " "Parameter \"NUMWORDS_A\" = \"9600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_background_ram_ea4df518.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_background_ram_ea4df518.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968354995 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968354995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tj71 " "Found entity 1: altsyncram_tj71" {  } { { "db/altsyncram_tj71.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_tj71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|intermediate_ram:temp0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|intermediate_ram:temp0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|intermediate_ram:temp0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|intermediate_ram:temp0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4704 " "Parameter \"NUMWORDS_A\" = \"4704\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4704 " "Parameter \"NUMWORDS_B\" = \"4704\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355390 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06h1 " "Found entity 1: altsyncram_06h1" {  } { { "db/altsyncram_06h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_06h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sample_data_ram:data_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sample_data_ram:data_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sample_data_ram:data_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sample_data_ram:data_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355448 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22h1 " "Found entity 1: altsyncram_22h1" {  } { { "db/altsyncram_22h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_22h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|c1_weight_ram:c1_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|c1_weight_ram:c1_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|c1_weight_ram:c1_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|c1_weight_ram:c1_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_c1_weight_ram_1f13c3f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_c1_weight_ram_1f13c3f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355502 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7871 " "Found entity 1: altsyncram_7871" {  } { { "db/altsyncram_7871.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_7871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|c2_weight_ram:c2_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|c2_weight_ram:c2_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|c2_weight_ram:c2_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|c2_weight_ram:c2_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1500 " "Parameter \"NUMWORDS_A\" = \"1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_c2_weight_ram_ac30cb96.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_c2_weight_ram_ac30cb96.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355576 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e71 " "Found entity 1: altsyncram_6e71" {  } { { "db/altsyncram_6e71.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_6e71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|c3_bias_ram:c3_bias\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|c3_bias_ram:c3_bias\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|c3_bias_ram:c3_bias\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|c3_bias_ram:c3_bias\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 60 " "Parameter \"NUMWORDS_A\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_c3_bias_ram_3622510b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_c3_bias_ram_3622510b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355635 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st61 " "Found entity 1: altsyncram_st61" {  } { { "db/altsyncram_st61.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_st61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|c3_weight_ram:c3_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|c3_weight_ram:c3_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|c3_weight_ram:c3_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|c3_weight_ram:c3_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15000 " "Parameter \"NUMWORDS_A\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_c3_weight_ram_a206e7b3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_c3_weight_ram_a206e7b3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355693 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9e71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9e71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9e71 " "Found entity 1: altsyncram_9e71" {  } { { "db/altsyncram_9e71.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_9e71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|f5_weight_ram:f5_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|f5_weight_ram:f5_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|f5_weight_ram:f5_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|f5_weight_ram:f5_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_f5_weight_ram_1d24f37f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_f5_weight_ram_1d24f37f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355762 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fa71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fa71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fa71 " "Found entity 1: altsyncram_fa71" {  } { { "db/altsyncram_fa71.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_fa71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|f4_bias_ram:f4_bias\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|f4_bias_ram:f4_bias\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|f4_bias_ram:f4_bias\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|f4_bias_ram:f4_bias\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 48 " "Parameter \"NUMWORDS_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_f4_bias_ram_7b9d9837.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_f4_bias_ram_7b9d9837.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355821 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i071 " "Found entity 1: altsyncram_i071" {  } { { "db/altsyncram_i071.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_i071.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|f4_weight_ram:f4_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|f4_weight_ram:f4_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|f4_weight_ram:f4_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|f4_weight_ram:f4_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2880 " "Parameter \"NUMWORDS_A\" = \"2880\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_f4_weight_ram_95cca6c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_f4_weight_ram_95cca6c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355879 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1f71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1f71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1f71 " "Found entity 1: altsyncram_1f71" {  } { { "db/altsyncram_1f71.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_1f71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968355939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE final.final_toplevel0.rtl.mif " "Parameter \"INIT_FILE\" = \"final.final_toplevel0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968355939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968355939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4501 " "Found entity 1: altsyncram_4501" {  } { { "db/altsyncram_4501.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/altsyncram_4501.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968355984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968355984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_1:s1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_divide:Mod0\"" {  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_1:s1\|lpm_divide:Mod0 " "Instantiated megafunction \"LeNet:net\|pooling_1:s1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356018 ""}  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968356018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_soo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_soo " "Found entity 1: lpm_divide_soo" {  } { { "db/lpm_divide_soo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_divide_soo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_abs_2v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356263 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968356263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356360 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_ckh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356509 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356576 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|altshift:external_latency_ffs LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356605 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968356605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356616 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l9h " "Found entity 1: add_sub_l9h" {  } { { "db/add_sub_l9h.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_l9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkh " "Found entity 1: add_sub_jkh" {  } { { "db/add_sub_jkh.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_jkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|altshift:external_latency_ffs LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_2:s2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_divide:Mod0\"" {  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_2:s2\|lpm_divide:Mod0 " "Instantiated megafunction \"LeNet:net\|pooling_2:s2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356828 ""}  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968356828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_roo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_roo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_roo " "Found entity 1: lpm_divide_roo" {  } { { "db/lpm_divide_roo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_divide_roo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/abs_divider_jbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1v9 " "Found entity 1: lpm_abs_1v9" {  } { { "db/lpm_abs_1v9.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_abs_1v9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968356946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968356946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_divide:Mod1\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968356962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_divide:Mod1 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968356962 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968356962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_divide:Mod0\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_divide:Mod0 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357077 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968357077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_too.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_too.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_too " "Found entity 1: lpm_divide_too" {  } { { "db/lpm_divide_too.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_divide_too.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_3v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_3v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_3v9 " "Found entity 1: lpm_abs_3v9" {  } { { "db/lpm_abs_3v9.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_abs_3v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357217 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968357217 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357226 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_akh " "Found entity 1: add_sub_akh" {  } { { "db/add_sub_akh.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_akh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|altshift:external_latency_ffs LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357314 ""}  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968357314 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357343 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9h " "Found entity 1: add_sub_g9h" {  } { { "db/add_sub_g9h.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_g9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357418 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_ekh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|altshift:external_latency_ffs LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357504 ""}  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968357504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357529 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_j9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/add_sub_hkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|altshift:external_latency_ffs LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_divide:Mod0\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_divide:Mod0 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357763 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968357763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\"" {  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Instantiated megafunction \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357802 ""}  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968357802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|multcore:mult_core LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|altshift:external_latency_ffs LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\"" {  } { { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357909 ""}  } { { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968357909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968357956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968357956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|lpm_mult:Mult0\"" {  } { { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968357966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|lpm_mult:Mult0 " "Instantiated megafunction \"LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968357966 ""}  } { { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968357966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968358012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968358012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_1:s1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_divide:Div0\"" {  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_1:s1\|lpm_divide:Div0 " "Instantiated megafunction \"LeNet:net\|pooling_1:s1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358022 ""}  } { { "pooling_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_1.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968358022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_divide_p0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968358066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968358066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_divide:Div1\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_divide:Div1 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358103 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968358103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968358146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968358146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_divide:Div1\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_divide:Div1 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358189 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968358189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358221 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968358221 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358231 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358309 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968358309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|altshift:external_latency_ffs LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\"" {  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358398 ""}  } { { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968358398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|altshift:external_latency_ffs LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_3.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_3.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_2:s2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_divide:Div0\"" {  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_2:s2\|lpm_divide:Div0 " "Instantiated megafunction \"LeNet:net\|pooling_2:s2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358560 ""}  } { { "pooling_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/pooling_2.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968358560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_divide_o0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968358603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968358603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_divide:Div0\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_divide:Div0 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358846 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968358846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q0p " "Found entity 1: lpm_divide_q0p" {  } { { "db/lpm_divide_q0p.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/lpm_divide_q0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968358889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968358889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_divide:Div0\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968358929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_divide:Div0 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968358929 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_2.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968358929 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "42 " "Converted 42 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 308 " "Used 308 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 308 308 " "Used 308 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 308 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1608968362387 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "42 " "Converted the following 42 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362387 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1608968362387 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 266 " "Used 266 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 266 266 " "Used 266 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 266 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1608968362387 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1608968362387 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1608968362387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968362484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362484 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968362484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_38h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_38h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_38h1 " "Found entity 1: mac_mult_38h1" {  } { { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968362525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968362525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_teo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_teo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_teo " "Found entity 1: mult_teo" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968362569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968362569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968362607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362607 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968362607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_or82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_or82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_or82 " "Found entity 1: mac_out_or82" {  } { { "db/mac_out_or82.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_out_or82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968362647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968362647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968362660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 26 " "Parameter \"output_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362660 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968362660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_13h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_13h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_13h1 " "Found entity 1: mac_mult_13h1" {  } { { "db/mac_mult_13h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_13h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968362701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968362701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7fo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7fo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7fo " "Found entity 1: mult_7fo" {  } { { "db/mult_7fo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_7fo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968362746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968362746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out6 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968362763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out6 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 26 " "Parameter \"dataa_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 26 " "Parameter \"output_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608968362764 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 86 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608968362764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_0s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_0s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_0s82 " "Found entity 1: mac_out_0s82" {  } { { "db/mac_out_0s82.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_out_0s82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608968362805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968362805 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult0|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult0|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult1|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult1|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult3|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult3|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult2|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult2|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult5|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult5|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult4|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult4|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult7|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult7|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult6|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult6|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult9|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult9|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult8|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult8|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult11|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult11|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult10|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult10|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult13|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult13|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult12|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult12|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult15|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult15|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult14|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult14|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult17|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult17|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult16|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult16|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult19|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult19|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult18|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult18|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult21|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult21|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult20|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult20|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult23|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult23|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult22|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult22|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult24|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968364993 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult24|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1608968364993 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1608968364993 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608968366168 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24387 " "Ignored 24387 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24387 " "Ignored 24387 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1608968366473 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1608968366473 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1608968366576 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1608968366576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_pwdn GND " "Pin \"ov7670_pwdn\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|ov7670_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_reset VCC " "Pin \"ov7670_reset\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608968372987 "|final_toplevel|ov7670_reset"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608968372987 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608968373726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608968380731 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser 23 " "Ignored 23 assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc 19 " "Ignored 19 assignments for entity \"final_soc\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_inference 22 " "Ignored 22 assignments for entity \"final_soc_inference\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_irq_mapper 13 " "Ignored 13 assignments for entity \"final_soc_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"final_soc_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"final_soc_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"final_soc_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381285 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"final_soc_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"final_soc_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"final_soc_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"final_soc_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"final_soc_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"final_soc_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"final_soc_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"final_soc_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_res_0 23 " "Ignored 23 assignments for entity \"final_soc_res_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_sdram 34 " "Ignored 34 assignments for entity \"final_soc_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_sdram_pll 78 " "Ignored 78 assignments for entity \"final_soc_sdram_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_sysid 10 " "Ignored 10 assignments for entity \"final_soc_sysid\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1608968381286 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/ECE385Labs/final/final_code/output_files/final.map.smsg " "Generated suppressed messages file D:/Projects/ECE385Labs/final/final_code/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968381433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608968384179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608968384179 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ov7670_data\[3\] " "No output dependent on input pin \"ov7670_data\[3\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|ov7670_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ov7670_data\[4\] " "No output dependent on input pin \"ov7670_data\[4\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|ov7670_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608968385348 "|final_toplevel|SW[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608968385348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26600 " "Implemented 26600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608968385349 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608968385349 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1608968385349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25332 " "Implemented 25332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608968385349 ""} { "Info" "ICUT_CUT_TM_RAMS" "529 " "Implemented 529 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608968385349 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1608968385349 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "532 " "Implemented 532 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1608968385349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608968385349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 328 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 328 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5195 " "Peak virtual memory: 5195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608968385495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 15:39:45 2020 " "Processing ended: Sat Dec 26 15:39:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608968385495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608968385495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608968385495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608968385495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608968386845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608968386850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 15:39:46 2020 " "Processing started: Sat Dec 26 15:39:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608968386850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608968386850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608968386850 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608968386923 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1608968386923 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1608968386923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608968387259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608968387259 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608968387423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608968387469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608968387469 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clock_altpll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/vga_clock_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 7925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1608968387520 ""}  } { { "db/vga_clock_altpll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/vga_clock_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 7925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1608968387520 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608968387996 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608968388002 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608968388518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608968388518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608968388518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608968388518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608968388518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608968388518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608968388518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608968388518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608968388518 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608968388518 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 77230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608968388548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 77232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608968388548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 77234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608968388548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 77236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608968388548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 77238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608968388548 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608968388548 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608968388557 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1608968391698 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608968395236 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608968395328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395331 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395331 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395334 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395334 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395335 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395335 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395335 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608968395335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 46 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(46): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 46 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(46): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395336 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 47 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(47): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 47 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(47): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395338 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 48 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(48): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 48 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(48): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395339 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 49 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(49): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 49 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(49): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395340 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 50 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(50): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395341 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 51 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(51): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 51 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(51): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$final_soc_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$final_soc_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395344 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 52 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(52): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395346 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 53 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(53): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608968395350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968395350 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608968395350 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608968395351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608968395352 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608968395529 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1608968395530 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608968395532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608968397147 ""}  } { { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 77215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608968397147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608968397147 ""}  } { { "db/vga_clock_altpll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/vga_clock_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 7925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608968397147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608968399124 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608968399140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608968399141 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608968399169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608968399198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608968399225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608968400855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Block RAM " "Packed 128 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1608968400864 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7336 Embedded multiplier block " "Packed 7336 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1608968400864 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "4072 " "Created 4072 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1608968400864 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608968400864 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|pll1 clk\[0\] ov7670_xclk~output " "PLL \"vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ov7670_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clock_altpll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/vga_clock_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clock.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/vga_clock.v" 90 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 110 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1608968401297 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clock_altpll.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/db/vga_clock_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clock.v" "" { Text "D:/Projects/ECE385Labs/final/final_code/vga_clock.v" 90 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 110 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 28 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1608968401298 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608968404131 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1608968404131 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608968404140 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608968404170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608968407644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608968410602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608968410764 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608968452380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:42 " "Fitter placement operations ending: elapsed time is 00:00:42" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608968452380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608968455807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 12 { 0 ""} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608968468619 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608968468619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608968480698 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608968480698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608968480706 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.25 " "Total time spent on timing analysis during the Fitter is 15.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608968481175 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608968481379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608968482842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608968482849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608968484283 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608968487998 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1608968491584 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/utilitysoftware/intelfpga_lite18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "final_toplevel.sv" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_toplevel.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projects/ECE385Labs/final/final_code/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608968491734 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1608968491734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/ECE385Labs/final/final_code/output_files/final.fit.smsg " "Generated suppressed messages file D:/Projects/ECE385Labs/final/final_code/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608968492884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 349 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 349 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6717 " "Peak virtual memory: 6717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608968496286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 15:41:36 2020 " "Processing ended: Sat Dec 26 15:41:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608968496286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608968496286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:43 " "Total CPU time (on all processors): 00:05:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608968496286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608968496286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608968497540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608968497544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 15:41:37 2020 " "Processing started: Sat Dec 26 15:41:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608968497544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608968497544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608968497544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608968498322 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608968501118 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608968501213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608968501668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 15:41:41 2020 " "Processing ended: Sat Dec 26 15:41:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608968501668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608968501668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608968501668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608968501668 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608968502431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608968502941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608968502945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 15:41:42 2020 " "Processing started: Sat Dec 26 15:41:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608968502945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608968502945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608968502946 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1608968503021 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser 23 " "Ignored 23 assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc 19 " "Ignored 19 assignments for entity \"final_soc\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_inference 22 " "Ignored 22 assignments for entity \"final_soc_inference\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_irq_mapper 13 " "Ignored 13 assignments for entity \"final_soc_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"final_soc_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"final_soc_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"final_soc_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"final_soc_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"final_soc_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"final_soc_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"final_soc_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"final_soc_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"final_soc_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"final_soc_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"final_soc_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_res_0 23 " "Ignored 23 assignments for entity \"final_soc_res_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_sdram 34 " "Ignored 34 assignments for entity \"final_soc_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_sdram_pll 78 " "Ignored 78 assignments for entity \"final_soc_sdram_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_sysid 10 " "Ignored 10 assignments for entity \"final_soc_sysid\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1608968503909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608968504121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608968504121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968504165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968504165 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608968505755 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608968505846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505851 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505851 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505855 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505855 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505855 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505855 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505855 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608968505857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 46 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(46): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 46 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(46): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505858 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 47 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(47): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 47 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(47): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505859 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 48 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(48): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 48 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(48): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505860 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 49 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(49): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 49 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(49): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505861 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 50 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(50): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$final_soc_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$final_soc_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505862 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 51 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(51): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 51 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(51): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$final_soc_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$final_soc_nios2_gen2_0_cpu_jtag_sr*    -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505865 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 52 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(52): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$final_soc_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505868 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_soc_nios2_gen2_0_cpu.sdc 53 *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at final_soc_nios2_gen2_0_cpu.sdc(53): *final_soc_nios2_gen2_0_cpu:*\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$final_soc_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608968505871 ""}  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path final_soc_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at final_soc_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" "" { Text "D:/Projects/ECE385Labs/final/final_code/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608968505871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968505872 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608968505874 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_vgaclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst_vgaclk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608968505874 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608968505874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968505874 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ov7670_pclk ov7670_pclk " "create_clock -period 1.000 -name ov7670_pclk ov7670_pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608968505882 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608968505882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608968506016 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608968506016 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608968506020 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608968506081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608968506936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608968506936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -78.229 " "Worst-case setup slack is -78.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968506938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968506938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -78.229           -7594.752 CLOCK_50  " "  -78.229           -7594.752 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968506938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.046           -1238.343 ov7670_pclk  " "   -4.046           -1238.343 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968506938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.926               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.926               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968506938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968506938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 CLOCK_50  " "    0.359               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 ov7670_pclk  " "    0.433               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968507025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608968507028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608968507029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1089.797 ov7670_pclk  " "   -3.000           -1089.797 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.487               0.000 CLOCK_50  " "    9.487               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.708               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.708               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968507034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968507034 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608968508555 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608968508555 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608968508568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608968508611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608968510125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608968510795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608968511036 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608968511036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -69.668 " "Worst-case setup slack is -69.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -69.668           -6498.733 CLOCK_50  " "  -69.668           -6498.733 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.643           -1083.308 ov7670_pclk  " "   -3.643           -1083.308 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.519               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.519               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968511038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK_50  " "    0.353               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 ov7670_pclk  " "    0.387               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968511122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608968511127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608968511130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1072.901 ov7670_pclk  " "   -3.000           -1072.901 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.526               0.000 CLOCK_50  " "    9.526               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.710               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968511136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968511136 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608968512693 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608968512693 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608968512709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608968513187 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608968513269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608968513269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.783 " "Worst-case setup slack is -32.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.783           -2435.264 CLOCK_50  " "  -32.783           -2435.264 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599            -453.331 ov7670_pclk  " "   -1.599            -453.331 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.772               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.772               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968513274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLOCK_50  " "    0.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 ov7670_pclk  " "    0.175               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968513360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608968513364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608968513368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -531.708 ov7670_pclk  " "   -3.000            -531.708 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 CLOCK_50  " "    9.372               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.752               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.752               0.000 inst_vgaclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608968513375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608968513375 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608968514888 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608968514888 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608968515369 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608968515409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 72 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5203 " "Peak virtual memory: 5203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608968515631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 15:41:55 2020 " "Processing ended: Sat Dec 26 15:41:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608968515631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608968515631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608968515631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608968515631 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1608968516859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608968516864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 15:41:56 2020 " "Processing started: Sat Dec 26 15:41:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608968516864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1608968516864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1608968516864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1608968517852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_7_1200mv_85c_slow.svo D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/ simulation " "Generated file final_7_1200mv_85c_slow.svo in folder \"D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608968521372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_7_1200mv_0c_slow.svo D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/ simulation " "Generated file final_7_1200mv_0c_slow.svo in folder \"D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608968523831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_fast.svo D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/ simulation " "Generated file final_min_1200mv_0c_fast.svo in folder \"D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608968526279 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.svo D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/ simulation " "Generated file final.svo in folder \"D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608968528751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_7_1200mv_85c_v_slow.sdo D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/ simulation " "Generated file final_7_1200mv_85c_v_slow.sdo in folder \"D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608968530460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_7_1200mv_0c_v_slow.sdo D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/ simulation " "Generated file final_7_1200mv_0c_v_slow.sdo in folder \"D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608968532180 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_v_fast.sdo D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/ simulation " "Generated file final_min_1200mv_0c_v_fast.sdo in folder \"D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608968533899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_v.sdo D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/ simulation " "Generated file final_v.sdo in folder \"D:/Projects/ECE385Labs/final/final_code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608968535613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608968535918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 15:42:15 2020 " "Processing ended: Sat Dec 26 15:42:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608968535918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608968535918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608968535918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1608968535918 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 751 s " "Quartus Prime Full Compilation was successful. 0 errors, 751 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1608968536701 ""}
