{{- /* Common bit used by RLA and extended RL r instructions.
       Might require assiging op.cpu to local variable c in Tick(). */ -}}
	result := c.{{.Register}} << 1 & 0xff
	if c.F&FlagC > 0 {
		result |= 1
	}
	// Flags z 0 0 c
	c.F = 0x00
	if result == 0 {
		c.F |= FlagZ
	}
	if c.{{.Register}}&(1<<7) > 0 {
		c.F |= FlagC
	}
	c.{{.Register}} = result
