#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri May 04 22:07:33 2018
# Process ID: 2880
# Log file: D:/FPGA/ALU_design/planAhead_run_2/planAhead.log
# Journal file: D:/FPGA/ALU_design/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/ALU_design/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin U16 [get_ports {LED[7]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {LED[6]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {LED[0]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {AB_SW[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {AB_SW[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {AB_SW[0]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {ALU_OP[2]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {ALU_OP[1]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {ALU_OP[0]}]
endgroup
set_property package_pin "" [get_ports [list  {F_LED_SW[2]}]]
set_property package_pin "" [get_ports [list  {F_LED_SW[2]}]]
set_property package_pin "" [get_ports [list  {F_LED_SW[2]}]]
startgroup
set_property package_pin U8 [get_ports {ALU_OP[0]}]
endgroup
set_property package_pin "" [get_ports [list  {F_LED_SW[2]}]]
startgroup
set_property package_pin U8 [get_ports {ALU_OP[0]}]
endgroup
set_property package_pin "" [get_ports [list  {F_LED_SW[0]}]]
set_property package_pin "" [get_ports [list  {F_LED_SW[1]}]]
set_property package_pin "" [get_ports [list  {F_LED_SW[2]}]]
startgroup
set_property package_pin V8 [get_ports {F_LED_SW[1]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {F_LED_SW[0]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {F_LED_SW[2]}]
endgroup
save_constraints
