id: uhd_fpga_addsub
label: RFNoC Add/Subtract

parameters:
-   id: type
    label: RFNoC Block Type
    dtype: enum
    default: 'block'
    options: ['block', 'sep', 'device']
    hide: all
-   id: desc
    label: Block Descriptor
    dtype: string
    default: 'addsub.yml'
    hide: all

inputs:
-   domain: rfnoc.clk
    id: ce_clk
    dtype: message
-   domain: rfnoc.data
    id: in_a
    dtype: fc32
-   domain: rfnoc.data
    id: in_b
    dtype: fc32

outputs:
-   domain: rfnoc.data
    id: add
    dtype: fc32
-   domain: rfnoc.data
    id: sub
    dtype: fc32

documentation: |-
  RFNoC Add/Subtract Block (FPGA Implementation).
  This block adds and subtracts two complex numbers. It outputs the sum on one
  output, and the difference on the other.

file_format: 1
