`include "alu.sv"
`include "regfile.sv"
`include "imem.sv"
`include "dmem.sv"
`include "controller.sv"

module mips(
  input logic iClk,
  input logic iReset
);

  logic [31:0] ALU_ALUResultE;
  logic [31:0] ALU_ALUResultM;
  logic [31:0] ALU_ALUResultW;
  logic [31:0] REG_SrcAD;
  logic [31:0] REG_SrcAE;
  logic [31:0] SrcBE;
  logic [31:0] REG_WriteDataD;
  logic [31:0] REG_WriteDataE;
  logic [31:0] REG_WriteDataM;
  logic [31:0] IMEM_InstF;
  logic [31:0] IMEM_InstD;
  logic [31:0] DMEM_ReadDataM;
  logic [31:0] DMEM_ReadDataW;
  logic [31:0] pc;
  logic [4:0] WriteRegE;
  logic [31:0] ResultW;
  logic [31:0] SignImmD;
  logic [31:0] SignImmE;
  logic [4:0] RtE;
  logic [4:0] RtD;
  logic [4:0] RdE;
  logic [4:0] RdD;
  
  logic CTL_RegWriteD;
  logic CTL_RegWriteE;
  logic CTL_RegWriteM;
  logic CTL_RegWriteW;
  logic CTL_MemWriteD;
  logic CTL_MemWriteE;
  logic CTL_MemWriteM;
  logic CTL_RegDstD;
  logic CTL_RegDstE;
  logic CTL_ALUSrcD;
  logic CTL_ALUSrcE;
  logic CTL_MemtoRegD;
  logic CTL_MemtoRegE;
  logic CTL_MemtoRegM;
  logic CTL_MemtoRegW;
  logic [2:0] CTL_ALUControlD;
  logic [2:0] CTL_ALUControlE;
  
  assign RtD = IMEM_InstD[20:16];
  assign RdD = IMEM_InstD[15:11];
  assign WriteRegE = CTL_RegDstE ? RdE : RtE;
  assign SignImmD = {{16{IMEM_InstD[15]}}, IMEM_InstD[15:0]};
  assign SrcBE = CTL_ALUSrcE ? SignImmE : REG_WriteDataE;
  assign ResultW = CTL_MemtoRegW ? DMEM_ReadDataW : ALU_ALUResultW;
  
  alu ALU(
    .iA      (REG_SrcAE),
    .iB      (SrcBE),
    .iF      (CTL_ALUControlE),
    .oY      (ALU_ALUResultE),
    .oZero   ()
  );
  
  regfile REG(
    .iClk   (iClk),
    .iReset   (iReset),
    .iRaddr1(IMEM_InstD[25:21]),
    .iRaddr2(IMEM_InstD[20:16]),
    .iWaddr   (WriteRegE),
    .iWe   (CTL_RegWriteW),
    .iWdata   (ResultW),
    .oRdata1(REG_SrcAD),
    .oRdata2(REG_WriteDataD)
  );
  
  imem IMEM(
    .iAddr   (pc),
    .oRdata   (IMEM_InstF)
  );
  
  dmem DMEM(
    .iClk   (iClk),
    .iReset   (iReset),
    .iWe   (CTL_MemWriteM),
    .iAddr   (ALU_ALUResultM),
    .iWdata   (REG_WriteDataM),
    .oRdata   (DMEM_ReadDataM)
  );
  
  controller CTL(
    .iOp      (IMEM_InstD[31:26]),
    .iFunc      (IMEM_InstD[5:0]),
    .oRegWrite   (CTL_RegWriteD),
    .oMemWrite   (CTL_MemWriteD),
    .oRegDst   (CTL_RegDstD),
    .oALUSrc   (CTL_ALUSrcD),
    .oMemtoReg   (CTL_MemtoRegD),
    .oALUControl(CTL_ALUControlD)
  );
  
  always_ff@(posedge iClk, posedge iReset)
    if(iReset)
      pc <= 0;
    else 
      pc <= pc + 4;

    always_ff@(posedge iClk, posedge iReset)
      if(iReset) begin
          IMEM_InstD <= 0;
        end else begin 
          IMEM_InstD <= IMEM_InstF;
        end
    
    always_ff@(posedge iClk, posedge iReset)
      if(iReset) begin
        REG_SrcAE <= 0;
        REG_WriteDataE <= 0;
        SignImmE <= 0;
        CTL_RegWriteE <= 0;
        CTL_MemtoRegE <= 0;
        CTL_MemWriteE <= 0;
        CTL_ALUControlE <= 2'b00;
        CTL_ALUSrcE <= 0;
        CTL_RegDstE <= 0;
      end else begin
        REG_SrcAE <= REG_SrcAD;
        REG_WriteDataE <= REG_WriteDataD;
        SignImmE <= SignImmD;
        CTL_RegWriteE <= CTL_RegWriteD;
        CTL_MemtoRegE <= CTL_MemtoRegD;
        CTL_MemWriteE <= CTL_MemWriteD;
        CTL_ALUControlE <= CTL_ALUControlD;
        CTL_ALUSrcE <= CTL_ALUSrcD;
        CTL_RegDstE <= CTL_RegDstD;
      end
  
    always_ff@(posedge iClk, posedge iReset)
      if(iReset) begin
        ALU_ALUResultM <= 0;
        REG_WriteDataM <= 0;
        CTL_RegWriteM <= 0;
        CTL_MemtoRegM <= 0;
        CTL_MemWriteM <= 0;
      end else begin
        ALU_ALUResultM <= ALU_ALUResultE;
        REG_WriteDataM <= REG_WriteDataE;
        CTL_RegWriteM <= CTL_RegWriteE;
        CTL_MemtoRegM <= CTL_MemtoRegE;
        CTL_MemWriteM <= CTL_MemWriteE;
      end
    
    always_ff@(posedge iClk, posedge iReset)
      if(iReset) begin
        DMEM_ReadDataW <= 0;
        ALU_ALUResultW <= 0;
        CTL_RegWriteW <= 0;
        CTL_MemtoRegW <= 0;
      end else begin
        DMEM_ReadDataW <= DMEM_ReadDataM;
        ALU_ALUResultW <= ALU_ALUResultM;
        CTL_RegWriteW <= CTL_RegWriteM;
        CTL_MemtoRegW <= CTL_MemtoRegM;
      end

endmodule