[{"DBLP title": "Real Time Iris Segmentation on FPGA.", "DBLP authors": ["Hau T. Ngo", "Jennifer Shafer", "Robert W. Ives", "Ryan N. Rakvic", "Randy P. Broussard"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.26", "OA papers": [{"PaperId": "https://openalex.org/W2125850220", "PaperTitle": "Real Time Iris Segmentation on FPGA", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"United States Naval Academy": 5.0}, "Authors": ["Hau Ngo", "Jennifer Shafer", "Robert W. Ives", "Ryan N. Rakvic", "Randy P. Broussard"]}]}, {"DBLP title": "A Reconfigurable Computing Approach for Efficient and Scalable Parallel Graph Exploration.", "DBLP authors": ["Brahim Betkaoui", "Yu Wang", "David B. Thomas", "Wayne Luk"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.30", "OA papers": [{"PaperId": "https://openalex.org/W2123846711", "PaperTitle": "A Reconfigurable Computing Approach for Efficient and Scalable Parallel Graph Exploration", "Year": 2012, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Imperial College London": 3.0, "Tsinghua University": 1.0}, "Authors": ["Brahim Betkaoui", "Yu Wang", "David Thomas", "Wayne Luk"]}]}, {"DBLP title": "High Performance Parallel JPEG2000 Streaming Decoder Using GPGPU-CPU Heterogeneous System.", "DBLP authors": ["Roto Le", "Joseph L. Mundy", "R. Iris Bahar"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.34", "OA papers": [{"PaperId": "https://openalex.org/W2167722230", "PaperTitle": "High Performance Parallel JPEG2000 Streaming Decoder Using GPGPU-CPU Heterogeneous System", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Providence College": 1.5, "Brown University": 1.5}, "Authors": ["Roto Le", "Joseph L. Mundy", "R. Iris Bahar"]}]}, {"DBLP title": "A Performance Model for Memory Bandwidth Constrained Applications on Graphics Engines.", "DBLP authors": ["Lin Ma", "Roger D. Chamberlain"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.19", "OA papers": [{"PaperId": "https://openalex.org/W2118127549", "PaperTitle": "A Performance Model for Memory Bandwidth Constrained Applications on Graphics Engines", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Washington University in St. Louis": 2.0}, "Authors": ["Lin Ma", "Roger D. Chamberlain"]}]}, {"DBLP title": "EU Collaborative Research on Application-Specific Systems.", "DBLP authors": ["Koen Bertels"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.35", "OA papers": [{"PaperId": "https://openalex.org/W2072752891", "PaperTitle": "ASAP EU session: Koen Bertels, Delft University of Technology", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Delft University of Technology": 1.0}, "Authors": ["Koen Bertels"]}]}, {"DBLP title": "(M, p, k)-Friendly Points: A Table-Based Method for Trigonometric Function Evaluation.", "DBLP authors": ["Nicolas Brisebarre", "Milos D. Ercegovac", "Jean-Michel Muller"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.17", "OA papers": [{"PaperId": "https://openalex.org/W2132413841", "PaperTitle": "(M, p, k)-Friendly Points: A Table-Based Method for Trigonometric Function Evaluation", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 2.0, "Comput. Sci. Dept., Univ. of California at Los Angeles, Los Angeles, CA, USA": 1.0}, "Authors": ["Nicolas Brisebarre", "Milo D. Ercegovac", "Jean-Michel Muller"]}]}, {"DBLP title": "On-line Decimal Adder with RBCD Representation.", "DBLP authors": ["Carlos Garcia-Vega", "Sonia Gonz\u00e1lez-Navarro", "Julio Villalba-Moreno", "Emilio L. Zapata"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.27", "OA papers": [{"PaperId": "https://openalex.org/W2071356919", "PaperTitle": "On-line Decimal Adder with RBCD Representation", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Malaga": 4.0}, "Authors": ["Carlos Vega", "Sonia Navarro", "Julio Moreno", "Emilio L. Zapata"]}]}, {"DBLP title": "Virtual Floating-Point Units for Low-Power Embedded Processors.", "DBLP authors": ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.28", "OA papers": [{"PaperId": "https://openalex.org/W1990863278", "PaperTitle": "Virtual Floating-Point Units for Low-Power Embedded Processors", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Syed Amir Gilani", "Nam Kim", "Michael J. Schulte"]}]}, {"DBLP title": "Simultaneous Floating-Point Sine and Cosine for VLIW Integer Processors.", "DBLP authors": ["Claude-Pierre Jeannerod", "Jingyan Jourdan-Lu"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.12", "OA papers": [{"PaperId": "https://openalex.org/W2101319758", "PaperTitle": "Simultaneous Floating-Point Sine and Cosine for VLIW Integer Processors", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Arithmetic and Computing": 2.0}, "Authors": ["Claude-Pierre Jeannerod", "Jingyan Jourdan-Lu"]}]}, {"DBLP title": "A High-Rate, Low-Power, ASIC Speech Decoder Using Finite State Transducers.", "DBLP authors": ["Jeffrey R. Johnston", "Rob A. Rutenbar"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.25", "OA papers": [{"PaperId": "https://openalex.org/W2049553000", "PaperTitle": "A High-Rate, Low-Power, ASIC Speech Decoder Using Finite State Transducers", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Carnegie Mellon University": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Jeffrey R. Johnston", "Rob A. Rutenbar"]}]}, {"DBLP title": "Partial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities for DSP Applications.", "DBLP authors": ["George F. Zaki", "William Plishker", "Shuvra S. Bhattacharyya", "Frank Fruth"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.14", "OA papers": [{"PaperId": "https://openalex.org/W2154985874", "PaperTitle": "Partial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities for DSP Applications", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Maryland, College Park": 3.0, "Texas Instruments (United States)": 1.0}, "Authors": ["George Zaki", "William Plishker", "Shuvra S. Bhattacharyya", "Frank Fruth"]}]}, {"DBLP title": "SIMD/MIMD Dynamically-Reconfigurable Architecture for High-Performance Embedded Vision Systems.", "DBLP authors": ["Alejandro Nieto", "David L\u00f3pez Vilari\u00f1o", "V\u00edctor M. Brea"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.8", "OA papers": [{"PaperId": "https://openalex.org/W2018001226", "PaperTitle": "SIMD/MIMD Dynamically-Reconfigurable Architecture for High-Performance Embedded Vision Systems", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Santiago de Compostela": 3.0}, "Authors": ["Antonio Nieto", "David L\u00f3pez Vilari\u00f1o", "V\u00edctor M. Brea"]}]}, {"DBLP title": "A Speed Area Optimized Embedded Co-processor for McEliece Cryptosystem.", "DBLP authors": ["Santosh Ghosh", "Jeroen Delvaux", "Leif Uhsadel", "Ingrid Verbauwhede"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.16", "OA papers": [{"PaperId": "https://openalex.org/W2142475265", "PaperTitle": "A Speed Area Optimized Embedded Co-processor for McEliece Cryptosystem", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Dept. of Electr. Eng., KU Leuven, Heverlee-Leuven, Belgium": 4.0}, "Authors": ["Santosh Ghosh", "Jeroen Delvaux", "Leif Uhsadel", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Interface Design for Mapping a Variety of RSA Exponentiation Algorithms on a HW/SW Co-design Platform.", "DBLP authors": ["Leif Uhsadel", "Markus Ullrich", "Ingrid Verbauwhede", "Bart Preneel"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.11", "OA papers": [{"PaperId": "https://openalex.org/W1965041566", "PaperTitle": "Interface Design for Mapping a Variety of RSA Exponentiation Algorithms on a HW/SW Co-design Platform", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"KU Leuven": 4.0}, "Authors": ["Leif Uhsadel", "Markus Ullrich", "Ingrid Verbauwhede", "Bart Preneel"]}]}, {"DBLP title": "Instruction Set Extensions for Cryptographic Hash Functions on a Microcontroller Architecture.", "DBLP authors": ["Jeremy Constantin", "Andreas Burg", "Frank K. G\u00fcrkaynak"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.13", "OA papers": [{"PaperId": "https://openalex.org/W2010369341", "PaperTitle": "Instruction Set Extensions for Cryptographic Hash Functions on a Microcontroller Architecture", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "ETH Zurich": 1.0}, "Authors": ["Jeremy Constantin", "Andreas Burg", "Frank K. Gurkaynak"]}]}, {"DBLP title": "Design Automation Framework for Application-Specific Logic-in-Memory Blocks.", "DBLP authors": ["Qiuling Zhu", "Kaushik Vaidyanathan", "Ofer Shacham", "Mark Horowitz", "Larry T. Pileggi", "Franz Franchetti"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.21", "OA papers": [{"PaperId": "https://openalex.org/W1986409410", "PaperTitle": "Design Automation Framework for Application-Specific Logic-in-Memory Blocks", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Carnegie Mellon University": 4.0, "Stanford University": 2.0}, "Authors": ["Qiuling Zhu", "Kaushik Vaidyanathan", "Ofer Shacham", "Mark Horowitz", "Larry Pileggi", "Franz Franchetti"]}]}, {"DBLP title": "Viterbi Accelerator for Embedded Processor Datapaths.", "DBLP authors": ["Muhammad Waqar Azhar", "Magnus Sj\u00e4lander", "Hasan Ali", "Akshay Vijayashekar", "Tung Thanh Hoang", "Kashan Khurshid Ansari", "Per Larsson-Edefors"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.24", "OA papers": [{"PaperId": "https://openalex.org/W2145251734", "PaperTitle": "Viterbi Accelerator for Embedded Processor Datapaths", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Chalmers University of Technology": 7.0}, "Authors": ["Muhammad Azhar", "Magnus Sj\u00e4lander", "Hasan Ali", "Akshay Vijayashekar", "Tung Hoang", "Kashan Khurshid Ansari", "Per Larsson-Edefors"]}]}, {"DBLP title": "Accelerating NoC-Based MPI Primitives via Communication Architecture Customization.", "DBLP authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.33", "OA papers": [{"PaperId": "https://openalex.org/W2043387309", "PaperTitle": "Accelerating NoC-Based MPI Primitives via Communication Architecture Customization", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National University of Defense Technology": 3.0}, "Authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao"]}]}, {"DBLP title": "A Linear Algebra Core Design for Efficient Level-3 BLAS.", "DBLP authors": ["Ardavan Pedram", "Syed Zohaib Gilani", "Nam Sung Kim", "Robert A. van de Geijn", "Michael J. Schulte", "Andreas Gerstlauer"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.18", "OA papers": [{"PaperId": "https://openalex.org/W2030640282", "PaperTitle": "A Linear Algebra Core Design for Efficient Level-3 BLAS", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Texas at Austin": 3.0, "University of Wisconsin\u2013Madison": 2.0, ", AMD Research": 1.0}, "Authors": ["Ardavan Pedram", "Syed Amir Gilani", "Nam Kim", "Robert A. van de Geijn", "Michael J. Schulte", "Andreas Gerstlauer"]}]}, {"DBLP title": "Reconfigurable Cluster-Based Networks-on-Chip for Application-Specific MPSoCs.", "DBLP authors": ["Mehdi Modarressi", "Hamid Sarbazi-Azad"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.32", "OA papers": [{"PaperId": "https://openalex.org/W1979633629", "PaperTitle": "Reconfigurable Cluster-Based Networks-on-Chip for Application-Specific MPSoCs", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Tehran": 1.0, "Sharif University of Technology": 1.0}, "Authors": ["Mehdi Modarressi", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Automated Synthesis of FSMD-Based Accelerators for Hardware Compilation.", "DBLP authors": ["Nikolaos Kavvadias", "Kostas Masselos"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.29", "OA papers": [{"PaperId": "https://openalex.org/W1994354385", "PaperTitle": "Automated Synthesis of FSMD-Based Accelerators for Hardware Compilation", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Ajax Compilers, Athens, Greece": 1.0, "University of Peloponnese": 1.0}, "Authors": ["Nikolaos Kavvadias", "Kostas Masselos"]}]}, {"DBLP title": "Design Space Exploration for the Implementation of a Predictive Current Controller Based on FPGA.", "DBLP authors": ["Pedro Mart\u00edn", "Osmell Machado", "Francisco J. Rodr\u00edguez", "Emilio Jos\u00e9 Bueno"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.9", "OA papers": [{"PaperId": "https://openalex.org/W2117195326", "PaperTitle": "Design Space Exploration for the Implementation of a Predictive Current Controller Based on FPGA", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Alcal\u00e1": 3.0}, "Authors": ["Pedro Mart\u00edn", "Osmell Machado", "Francisco Rodr\u00edguez"]}]}, {"DBLP title": "Design of Low Power On-chip Processor Arrays.", "DBLP authors": ["Vahid Lari", "Shravan Muddasani", "Srinivas Boppu", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.10", "OA papers": [{"PaperId": "https://openalex.org/W2167747774", "PaperTitle": "Design of Low Power On-chip Processor Arrays", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Erlangen-Nuremberg": 5.0}, "Authors": ["Vahid Lari", "Shravan Muddasani", "Srinivas Boppu", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Novel Application of Genetic Sequencing Algorithms to Optimization of Hardware Resource Sharing for DSP.", "DBLP authors": ["Stephen McKeown", "Roger F. Woods"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.15", "OA papers": [{"PaperId": "https://openalex.org/W2055960771", "PaperTitle": "Novel Application of Genetic Sequencing Algorithms to Optimization of Hardware Resource Sharing for DSP", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CapnaDSP Ltd., Belfast, UK": 1.0, "Queen's University Belfast": 1.0}, "Authors": ["Stephanie R. McKeown", "Ross Woods"]}]}, {"DBLP title": "Enabling Automatic Pipeline Utilization Improvement in Polyhedral Process Network Implementations.", "DBLP authors": ["Sven van Haastregt", "Bart Kienhuis"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.23", "OA papers": [{"PaperId": "https://openalex.org/W2063217670", "PaperTitle": "Enabling Automatic Pipeline Utilization Improvement in Polyhedral Process Network Implementations", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Leiden University": 2.0}, "Authors": ["Sven van Haastregt", "Bart Kienhuis"]}]}, {"DBLP title": "Long Residue Checking for Adders.", "DBLP authors": ["Michael B. Sullivan", "Earl E. Swartzlander Jr."], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.31", "OA papers": [{"PaperId": "https://openalex.org/W1994577698", "PaperTitle": "Long Residue Checking for Adders", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Michael J. Sullivan", "Earl E. Swartzlander"]}]}, {"DBLP title": "FPGA Based Particle Identification in High Energy Physics Experiments.", "DBLP authors": ["H. Fatih Ugurdag", "Ali Basaran", "Taylan Akdogan", "V. Ugur G\u00fcney", "Sezer G\u00f6ren"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.22", "OA papers": [{"PaperId": "https://openalex.org/W2020750772", "PaperTitle": "FPGA Based Particle Identification in High Energy Physics Experiments", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"\u00d6zye\u011fin University": 1.0, "Bo\u011fazi\u00e7i University": 1.0, "Ericsson Istanbul Turkey": 2.0, "Yeditepe University": 1.0}, "Authors": ["H. Fatih Ugurdag", "Ali C. Basaran", "Taylan Akdogan", "V. Ugur Guney", "Sezer Goren"]}]}, {"DBLP title": "Reconfigurable Design Automation by High-Level Exploration.", "DBLP authors": ["Tim Todman", "Wayne Luk"], "year": 2012, "doi": "https://doi.org/10.1109/ASAP.2012.20", "OA papers": [{"PaperId": "https://openalex.org/W2031109708", "PaperTitle": "Reconfigurable Design Automation by High-Level Exploration", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Tim Todman", "Wayne Luk"]}]}]