Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 11 21:43:05 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (752)
5. checking no_input_delay (21)
6. checking no_output_delay (14)
7. checking multiple_clock (11598)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (752)
--------------------------------------------------
 There are 752 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (11598)
----------------------------------
 There are 11598 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.620        0.000                      0                23424        0.076        0.000                      0                23424        3.000        0.000                       0                 11608  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0         {0.000 20.000}     40.000          25.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0_1       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0              15.620        0.000                      0                23424        0.182        0.000                      0                23424       19.500        0.000                       0                 11600  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0_1            15.622        0.000                      0                23424        0.182        0.000                      0                23424       19.500        0.000                       0                 11600  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0         15.620        0.000                      0                23424        0.076        0.000                      0                23424  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1       15.620        0.000                      0                23424        0.076        0.000                      0                23424  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[3][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.330ns  (logic 6.093ns (25.043%)  route 18.237ns (74.957%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.410    23.372    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X3Y102         FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.684    38.689    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y102         FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[3][3]/C
                         clock pessimism              0.491    39.179    
                         clock uncertainty           -0.106    39.073    
    SLICE_X3Y102         FDPE (Setup_fdpe_C_D)       -0.081    38.992    U_DepthAlgorithm_Census/window_cost_reg[3][3]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                         -23.372    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[1][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.192ns  (logic 6.093ns (25.186%)  route 18.099ns (74.814%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.271    23.234    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X1Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.510    38.514    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[1][3]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.106    38.970    
    SLICE_X1Y98          FDPE (Setup_fdpe_C_D)       -0.061    38.909    U_DepthAlgorithm_Census/window_cost_reg[1][3]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -23.234    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.735ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.132ns  (logic 6.093ns (25.248%)  route 18.039ns (74.752%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.212    23.174    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][3]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.058    38.910    U_DepthAlgorithm_Census/window_cost_reg[10][3]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -23.174    
  -------------------------------------------------------------------
                         slack                                 15.735    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.132ns  (logic 6.093ns (25.249%)  route 18.039ns (74.751%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.211    23.174    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X0Y92          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y92          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[7][3]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X0Y92          FDPE (Setup_fdpe_C_D)       -0.058    38.910    U_DepthAlgorithm_Census/window_cost_reg[7][3]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -23.174    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.090ns  (logic 6.162ns (25.579%)  route 17.928ns (74.421%))
  Logic Levels:           23  (CARRY4=6 LUT3=4 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.668    16.479    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.603 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_164/O
                         net (fo=1, routed)           0.000    16.603    U_DepthAlgorithm_Census/window_cost[2][3]_i_164_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.116 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.116    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.345 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_19/CO[2]
                         net (fo=5, routed)           0.954    18.299    U_DepthAlgorithm_Census/p_13_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.310    18.609 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_17/O
                         net (fo=2, routed)           0.402    19.011    U_DepthAlgorithm_Census/window_cost[2][3]_i_17_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I4_O)        0.118    19.129 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_9/O
                         net (fo=2, routed)           0.424    19.553    U_DepthAlgorithm_Census/window_cost[2][3]_i_9_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.879 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_3/O
                         net (fo=1, routed)           0.803    20.682    U_DepthAlgorithm_Census/window_cost[2][1]_i_3_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.806 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_1/O
                         net (fo=16, routed)          2.326    23.132    U_DepthAlgorithm_Census/window_cost_census_return[1]
    SLICE_X3Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.510    38.514    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[4][1]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.106    38.970    
    SLICE_X3Y98          FDPE (Setup_fdpe_C_D)       -0.081    38.889    U_DepthAlgorithm_Census/window_cost_reg[4][1]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                         -23.132    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.771ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.165ns  (logic 6.162ns (25.499%)  route 18.003ns (74.501%))
  Logic Levels:           23  (CARRY4=6 LUT3=4 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 38.621 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.668    16.479    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.603 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_164/O
                         net (fo=1, routed)           0.000    16.603    U_DepthAlgorithm_Census/window_cost[2][3]_i_164_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.116 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.116    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.345 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_19/CO[2]
                         net (fo=5, routed)           0.954    18.299    U_DepthAlgorithm_Census/p_13_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.310    18.609 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_17/O
                         net (fo=2, routed)           0.402    19.011    U_DepthAlgorithm_Census/window_cost[2][3]_i_17_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I4_O)        0.118    19.129 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_9/O
                         net (fo=2, routed)           0.424    19.553    U_DepthAlgorithm_Census/window_cost[2][3]_i_9_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.879 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_3/O
                         net (fo=1, routed)           0.803    20.682    U_DepthAlgorithm_Census/window_cost[2][1]_i_3_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.806 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_1/O
                         net (fo=16, routed)          2.401    23.208    U_DepthAlgorithm_Census/window_cost_census_return[1]
    SLICE_X12Y101        FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.616    38.621    U_DepthAlgorithm_Census/vga_clk
    SLICE_X12Y101        FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[0][1]/C
                         clock pessimism              0.491    39.111    
                         clock uncertainty           -0.106    39.005    
    SLICE_X12Y101        FDPE (Setup_fdpe_C_D)       -0.026    38.979    U_DepthAlgorithm_Census/window_cost_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -23.208    
  -------------------------------------------------------------------
                         slack                                 15.771    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.092ns  (logic 6.093ns (25.290%)  route 17.999ns (74.710%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.245    23.134    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.061    38.907    U_DepthAlgorithm_Census/window_cost_reg[10][2]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -23.134    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.092ns  (logic 6.093ns (25.290%)  route 17.999ns (74.710%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.245    23.134    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X1Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[8][2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)       -0.061    38.907    U_DepthAlgorithm_Census/window_cost_reg[8][2]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -23.134    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.780ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.083ns  (logic 6.093ns (25.299%)  route 17.990ns (74.701%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.236    23.126    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.507    38.511    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][2]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.106    38.967    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.061    38.906    U_DepthAlgorithm_Census/window_cost_reg[13][2]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -23.126    
  -------------------------------------------------------------------
                         slack                                 15.780    

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.056ns  (logic 6.093ns (25.328%)  route 17.963ns (74.672%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.136    23.098    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.507    38.511    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][3]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.106    38.967    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.058    38.909    U_DepthAlgorithm_Census/window_cost_reg[13][3]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -23.098    
  -------------------------------------------------------------------
                         slack                                 15.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.582%)  route 0.127ns (47.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.127    -0.237    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][2]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[149][2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.528%)  route 0.127ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.127    -0.236    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][4]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[149][4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[3]/Q
                         net (fo=160, routed)         0.125    -0.239    U_DepthAlgorithm_Census/depth_reg[3]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][3]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.066    -0.423    U_DepthAlgorithm_Census/temp_mem_reg[149][3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.104%)  route 0.135ns (48.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.135    -0.229    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][5]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.072    -0.417    U_DepthAlgorithm_Census/temp_mem_reg[140][5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.674%)  route 0.137ns (49.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.137    -0.227    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][4]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[140][4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[138][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.775%)  route 0.160ns (53.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.160    -0.203    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X5Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[138][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.949    -0.740    U_DepthAlgorithm_Census/vga_clk
    SLICE_X5Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[138][5]/C
                         clock pessimism              0.270    -0.470    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.072    -0.398    U_DepthAlgorithm_Census/temp_mem_reg[138][5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.873%)  route 0.136ns (49.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[3]/Q
                         net (fo=160, routed)         0.136    -0.228    U_DepthAlgorithm_Census/depth_reg[3]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][3]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.066    -0.423    U_DepthAlgorithm_Census/temp_mem_reg[140][3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[135][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.323%)  route 0.163ns (53.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.163    -0.200    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X4Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[135][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.949    -0.740    U_DepthAlgorithm_Census/vga_clk
    SLICE_X4Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[135][5]/C
                         clock pessimism              0.270    -0.470    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.072    -0.398    U_DepthAlgorithm_Census/temp_mem_reg[135][5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.984%)  route 0.147ns (51.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.147    -0.217    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][2]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[140][2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[139][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.007%)  route 0.153ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.153    -0.211    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X0Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[139][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[139][2]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[139][2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y22     U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y25     U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y13     U_DepthAlgorithm_Census/mem_R_reg[1][9][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      U_DepthAlgorithm_Census/mem_R_reg[2][0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y15     U_DepthAlgorithm_Census/mem_L_reg[1][33][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y15     U_DepthAlgorithm_Census/mem_L_reg[1][33][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y34     U_DepthAlgorithm_Census/mem_L_reg[1][40][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     U_DepthAlgorithm_Census/mem_R_reg[0][147][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y13     U_DepthAlgorithm_Census/mem_L_reg[1][41][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y34     U_DepthAlgorithm_Census/mem_L_reg[1][47][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y76      U_DepthAlgorithm_Census/mem_R_reg[0][16][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y76      U_DepthAlgorithm_Census/mem_R_reg[0][17][8]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y19     U_DepthAlgorithm_Census/mem_L_reg[1][29][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y29     U_DepthAlgorithm_Census/mem_L_reg[1][29][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y29     U_DepthAlgorithm_Census/mem_L_reg[1][29][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y18     U_DepthAlgorithm_Census/mem_L_reg[1][29][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0_1
  To Clock:  ov7670_xclk1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0_1
  To Clock:  ov7670_xclk2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.622ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[3][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.330ns  (logic 6.093ns (25.043%)  route 18.237ns (74.957%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.410    23.372    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X3Y102         FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.684    38.689    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y102         FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[3][3]/C
                         clock pessimism              0.491    39.179    
                         clock uncertainty           -0.104    39.075    
    SLICE_X3Y102         FDPE (Setup_fdpe_C_D)       -0.081    38.994    U_DepthAlgorithm_Census/window_cost_reg[3][3]
  -------------------------------------------------------------------
                         required time                         38.994    
                         arrival time                         -23.372    
  -------------------------------------------------------------------
                         slack                                 15.622    

Slack (MET) :             15.677ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[1][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.192ns  (logic 6.093ns (25.186%)  route 18.099ns (74.814%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.271    23.234    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X1Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.510    38.514    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[1][3]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.104    38.972    
    SLICE_X1Y98          FDPE (Setup_fdpe_C_D)       -0.061    38.911    U_DepthAlgorithm_Census/window_cost_reg[1][3]
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                         -23.234    
  -------------------------------------------------------------------
                         slack                                 15.677    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.132ns  (logic 6.093ns (25.248%)  route 18.039ns (74.752%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.212    23.174    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][3]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.104    38.970    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.058    38.912    U_DepthAlgorithm_Census/window_cost_reg[10][3]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                         -23.174    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.739ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.132ns  (logic 6.093ns (25.249%)  route 18.039ns (74.751%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.211    23.174    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X0Y92          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y92          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[7][3]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.104    38.970    
    SLICE_X0Y92          FDPE (Setup_fdpe_C_D)       -0.058    38.912    U_DepthAlgorithm_Census/window_cost_reg[7][3]
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                         -23.174    
  -------------------------------------------------------------------
                         slack                                 15.739    

Slack (MET) :             15.759ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.090ns  (logic 6.162ns (25.579%)  route 17.928ns (74.421%))
  Logic Levels:           23  (CARRY4=6 LUT3=4 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.668    16.479    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.603 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_164/O
                         net (fo=1, routed)           0.000    16.603    U_DepthAlgorithm_Census/window_cost[2][3]_i_164_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.116 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.116    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.345 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_19/CO[2]
                         net (fo=5, routed)           0.954    18.299    U_DepthAlgorithm_Census/p_13_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.310    18.609 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_17/O
                         net (fo=2, routed)           0.402    19.011    U_DepthAlgorithm_Census/window_cost[2][3]_i_17_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I4_O)        0.118    19.129 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_9/O
                         net (fo=2, routed)           0.424    19.553    U_DepthAlgorithm_Census/window_cost[2][3]_i_9_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.879 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_3/O
                         net (fo=1, routed)           0.803    20.682    U_DepthAlgorithm_Census/window_cost[2][1]_i_3_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.806 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_1/O
                         net (fo=16, routed)          2.326    23.132    U_DepthAlgorithm_Census/window_cost_census_return[1]
    SLICE_X3Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.510    38.514    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[4][1]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.104    38.972    
    SLICE_X3Y98          FDPE (Setup_fdpe_C_D)       -0.081    38.891    U_DepthAlgorithm_Census/window_cost_reg[4][1]
  -------------------------------------------------------------------
                         required time                         38.891    
                         arrival time                         -23.132    
  -------------------------------------------------------------------
                         slack                                 15.759    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.165ns  (logic 6.162ns (25.499%)  route 18.003ns (74.501%))
  Logic Levels:           23  (CARRY4=6 LUT3=4 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 38.621 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.668    16.479    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.603 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_164/O
                         net (fo=1, routed)           0.000    16.603    U_DepthAlgorithm_Census/window_cost[2][3]_i_164_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.116 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.116    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.345 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_19/CO[2]
                         net (fo=5, routed)           0.954    18.299    U_DepthAlgorithm_Census/p_13_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.310    18.609 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_17/O
                         net (fo=2, routed)           0.402    19.011    U_DepthAlgorithm_Census/window_cost[2][3]_i_17_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I4_O)        0.118    19.129 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_9/O
                         net (fo=2, routed)           0.424    19.553    U_DepthAlgorithm_Census/window_cost[2][3]_i_9_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.879 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_3/O
                         net (fo=1, routed)           0.803    20.682    U_DepthAlgorithm_Census/window_cost[2][1]_i_3_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.806 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_1/O
                         net (fo=16, routed)          2.401    23.208    U_DepthAlgorithm_Census/window_cost_census_return[1]
    SLICE_X12Y101        FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.616    38.621    U_DepthAlgorithm_Census/vga_clk
    SLICE_X12Y101        FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[0][1]/C
                         clock pessimism              0.491    39.111    
                         clock uncertainty           -0.104    39.007    
    SLICE_X12Y101        FDPE (Setup_fdpe_C_D)       -0.026    38.981    U_DepthAlgorithm_Census/window_cost_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                         -23.208    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.775ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.092ns  (logic 6.093ns (25.290%)  route 17.999ns (74.710%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.245    23.134    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.104    38.970    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.061    38.909    U_DepthAlgorithm_Census/window_cost_reg[10][2]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -23.134    
  -------------------------------------------------------------------
                         slack                                 15.775    

Slack (MET) :             15.775ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.092ns  (logic 6.093ns (25.290%)  route 17.999ns (74.710%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.245    23.134    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X1Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[8][2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.104    38.970    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)       -0.061    38.909    U_DepthAlgorithm_Census/window_cost_reg[8][2]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -23.134    
  -------------------------------------------------------------------
                         slack                                 15.775    

Slack (MET) :             15.783ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.083ns  (logic 6.093ns (25.299%)  route 17.990ns (74.701%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.236    23.126    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.507    38.511    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][2]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.104    38.969    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.061    38.908    U_DepthAlgorithm_Census/window_cost_reg[13][2]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -23.126    
  -------------------------------------------------------------------
                         slack                                 15.783    

Slack (MET) :             15.813ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.056ns  (logic 6.093ns (25.328%)  route 17.963ns (74.672%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.136    23.098    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.507    38.511    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][3]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.104    38.969    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.058    38.911    U_DepthAlgorithm_Census/window_cost_reg[13][3]
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                         -23.098    
  -------------------------------------------------------------------
                         slack                                 15.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.582%)  route 0.127ns (47.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.127    -0.237    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][2]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[149][2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.528%)  route 0.127ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.127    -0.236    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][4]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[149][4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[3]/Q
                         net (fo=160, routed)         0.125    -0.239    U_DepthAlgorithm_Census/depth_reg[3]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][3]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.066    -0.423    U_DepthAlgorithm_Census/temp_mem_reg[149][3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.104%)  route 0.135ns (48.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.135    -0.229    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][5]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.072    -0.417    U_DepthAlgorithm_Census/temp_mem_reg[140][5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.674%)  route 0.137ns (49.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.137    -0.227    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][4]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[140][4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[138][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.775%)  route 0.160ns (53.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.160    -0.203    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X5Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[138][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.949    -0.740    U_DepthAlgorithm_Census/vga_clk
    SLICE_X5Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[138][5]/C
                         clock pessimism              0.270    -0.470    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.072    -0.398    U_DepthAlgorithm_Census/temp_mem_reg[138][5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.873%)  route 0.136ns (49.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[3]/Q
                         net (fo=160, routed)         0.136    -0.228    U_DepthAlgorithm_Census/depth_reg[3]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][3]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.066    -0.423    U_DepthAlgorithm_Census/temp_mem_reg[140][3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[135][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.323%)  route 0.163ns (53.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.163    -0.200    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X4Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[135][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.949    -0.740    U_DepthAlgorithm_Census/vga_clk
    SLICE_X4Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[135][5]/C
                         clock pessimism              0.270    -0.470    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.072    -0.398    U_DepthAlgorithm_Census/temp_mem_reg[135][5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.984%)  route 0.147ns (51.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.147    -0.217    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][2]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[140][2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[139][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.007%)  route 0.153ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.153    -0.211    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X0Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[139][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[139][2]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.070    -0.419    U_DepthAlgorithm_Census/temp_mem_reg[139][2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y22     U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y25     U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y13     U_DepthAlgorithm_Census/mem_R_reg[1][9][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      U_DepthAlgorithm_Census/mem_R_reg[2][0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y15     U_DepthAlgorithm_Census/mem_L_reg[1][33][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y15     U_DepthAlgorithm_Census/mem_L_reg[1][33][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y34     U_DepthAlgorithm_Census/mem_L_reg[1][40][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y81     U_DepthAlgorithm_Census/mem_R_reg[0][147][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y13     U_DepthAlgorithm_Census/mem_L_reg[1][41][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y34     U_DepthAlgorithm_Census/mem_L_reg[1][47][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y76      U_DepthAlgorithm_Census/mem_R_reg[0][16][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y76      U_DepthAlgorithm_Census/mem_R_reg[0][17][8]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y90      U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y19     U_DepthAlgorithm_Census/mem_L_reg[1][29][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y29     U_DepthAlgorithm_Census/mem_L_reg[1][29][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y29     U_DepthAlgorithm_Census/mem_L_reg[1][29][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y18     U_DepthAlgorithm_Census/mem_L_reg[1][29][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[3][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.330ns  (logic 6.093ns (25.043%)  route 18.237ns (74.957%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.410    23.372    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X3Y102         FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.684    38.689    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y102         FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[3][3]/C
                         clock pessimism              0.491    39.179    
                         clock uncertainty           -0.106    39.073    
    SLICE_X3Y102         FDPE (Setup_fdpe_C_D)       -0.081    38.992    U_DepthAlgorithm_Census/window_cost_reg[3][3]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                         -23.372    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[1][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.192ns  (logic 6.093ns (25.186%)  route 18.099ns (74.814%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.271    23.234    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X1Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.510    38.514    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[1][3]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.106    38.970    
    SLICE_X1Y98          FDPE (Setup_fdpe_C_D)       -0.061    38.909    U_DepthAlgorithm_Census/window_cost_reg[1][3]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -23.234    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.735ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.132ns  (logic 6.093ns (25.248%)  route 18.039ns (74.752%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.212    23.174    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][3]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.058    38.910    U_DepthAlgorithm_Census/window_cost_reg[10][3]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -23.174    
  -------------------------------------------------------------------
                         slack                                 15.735    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.132ns  (logic 6.093ns (25.249%)  route 18.039ns (74.751%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.211    23.174    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X0Y92          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y92          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[7][3]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X0Y92          FDPE (Setup_fdpe_C_D)       -0.058    38.910    U_DepthAlgorithm_Census/window_cost_reg[7][3]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -23.174    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.090ns  (logic 6.162ns (25.579%)  route 17.928ns (74.421%))
  Logic Levels:           23  (CARRY4=6 LUT3=4 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.668    16.479    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.603 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_164/O
                         net (fo=1, routed)           0.000    16.603    U_DepthAlgorithm_Census/window_cost[2][3]_i_164_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.116 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.116    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.345 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_19/CO[2]
                         net (fo=5, routed)           0.954    18.299    U_DepthAlgorithm_Census/p_13_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.310    18.609 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_17/O
                         net (fo=2, routed)           0.402    19.011    U_DepthAlgorithm_Census/window_cost[2][3]_i_17_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I4_O)        0.118    19.129 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_9/O
                         net (fo=2, routed)           0.424    19.553    U_DepthAlgorithm_Census/window_cost[2][3]_i_9_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.879 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_3/O
                         net (fo=1, routed)           0.803    20.682    U_DepthAlgorithm_Census/window_cost[2][1]_i_3_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.806 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_1/O
                         net (fo=16, routed)          2.326    23.132    U_DepthAlgorithm_Census/window_cost_census_return[1]
    SLICE_X3Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.510    38.514    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[4][1]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.106    38.970    
    SLICE_X3Y98          FDPE (Setup_fdpe_C_D)       -0.081    38.889    U_DepthAlgorithm_Census/window_cost_reg[4][1]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                         -23.132    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.771ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.165ns  (logic 6.162ns (25.499%)  route 18.003ns (74.501%))
  Logic Levels:           23  (CARRY4=6 LUT3=4 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 38.621 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.668    16.479    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.603 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_164/O
                         net (fo=1, routed)           0.000    16.603    U_DepthAlgorithm_Census/window_cost[2][3]_i_164_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.116 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.116    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.345 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_19/CO[2]
                         net (fo=5, routed)           0.954    18.299    U_DepthAlgorithm_Census/p_13_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.310    18.609 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_17/O
                         net (fo=2, routed)           0.402    19.011    U_DepthAlgorithm_Census/window_cost[2][3]_i_17_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I4_O)        0.118    19.129 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_9/O
                         net (fo=2, routed)           0.424    19.553    U_DepthAlgorithm_Census/window_cost[2][3]_i_9_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.879 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_3/O
                         net (fo=1, routed)           0.803    20.682    U_DepthAlgorithm_Census/window_cost[2][1]_i_3_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.806 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_1/O
                         net (fo=16, routed)          2.401    23.208    U_DepthAlgorithm_Census/window_cost_census_return[1]
    SLICE_X12Y101        FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.616    38.621    U_DepthAlgorithm_Census/vga_clk
    SLICE_X12Y101        FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[0][1]/C
                         clock pessimism              0.491    39.111    
                         clock uncertainty           -0.106    39.005    
    SLICE_X12Y101        FDPE (Setup_fdpe_C_D)       -0.026    38.979    U_DepthAlgorithm_Census/window_cost_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -23.208    
  -------------------------------------------------------------------
                         slack                                 15.771    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.092ns  (logic 6.093ns (25.290%)  route 17.999ns (74.710%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.245    23.134    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.061    38.907    U_DepthAlgorithm_Census/window_cost_reg[10][2]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -23.134    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.092ns  (logic 6.093ns (25.290%)  route 17.999ns (74.710%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.245    23.134    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X1Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[8][2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)       -0.061    38.907    U_DepthAlgorithm_Census/window_cost_reg[8][2]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -23.134    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.780ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.083ns  (logic 6.093ns (25.299%)  route 17.990ns (74.701%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.236    23.126    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.507    38.511    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][2]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.106    38.967    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.061    38.906    U_DepthAlgorithm_Census/window_cost_reg[13][2]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -23.126    
  -------------------------------------------------------------------
                         slack                                 15.780    

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.056ns  (logic 6.093ns (25.328%)  route 17.963ns (74.672%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.136    23.098    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.507    38.511    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][3]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.106    38.967    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.058    38.909    U_DepthAlgorithm_Census/window_cost_reg[13][3]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -23.098    
  -------------------------------------------------------------------
                         slack                                 15.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.582%)  route 0.127ns (47.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.127    -0.237    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][2]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[149][2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.528%)  route 0.127ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.127    -0.236    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][4]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[149][4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[3]/Q
                         net (fo=160, routed)         0.125    -0.239    U_DepthAlgorithm_Census/depth_reg[3]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][3]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.066    -0.317    U_DepthAlgorithm_Census/temp_mem_reg[149][3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.104%)  route 0.135ns (48.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.135    -0.229    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][5]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.072    -0.311    U_DepthAlgorithm_Census/temp_mem_reg[140][5]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.674%)  route 0.137ns (49.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.137    -0.227    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][4]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[140][4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[138][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.775%)  route 0.160ns (53.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.160    -0.203    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X5Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[138][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.949    -0.740    U_DepthAlgorithm_Census/vga_clk
    SLICE_X5Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[138][5]/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.106    -0.364    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.072    -0.292    U_DepthAlgorithm_Census/temp_mem_reg[138][5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.873%)  route 0.136ns (49.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[3]/Q
                         net (fo=160, routed)         0.136    -0.228    U_DepthAlgorithm_Census/depth_reg[3]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][3]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.066    -0.317    U_DepthAlgorithm_Census/temp_mem_reg[140][3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[135][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.323%)  route 0.163ns (53.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.163    -0.200    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X4Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[135][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.949    -0.740    U_DepthAlgorithm_Census/vga_clk
    SLICE_X4Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[135][5]/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.106    -0.364    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.072    -0.292    U_DepthAlgorithm_Census/temp_mem_reg[135][5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.984%)  route 0.147ns (51.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.147    -0.217    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][2]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[140][2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[139][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.007%)  route 0.153ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.153    -0.211    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X0Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[139][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[139][2]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[139][2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[3][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.330ns  (logic 6.093ns (25.043%)  route 18.237ns (74.957%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 38.689 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.410    23.372    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X3Y102         FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.684    38.689    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y102         FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[3][3]/C
                         clock pessimism              0.491    39.179    
                         clock uncertainty           -0.106    39.073    
    SLICE_X3Y102         FDPE (Setup_fdpe_C_D)       -0.081    38.992    U_DepthAlgorithm_Census/window_cost_reg[3][3]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                         -23.372    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[1][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.192ns  (logic 6.093ns (25.186%)  route 18.099ns (74.814%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.271    23.234    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X1Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.510    38.514    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[1][3]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.106    38.970    
    SLICE_X1Y98          FDPE (Setup_fdpe_C_D)       -0.061    38.909    U_DepthAlgorithm_Census/window_cost_reg[1][3]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -23.234    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.735ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.132ns  (logic 6.093ns (25.248%)  route 18.039ns (74.752%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.212    23.174    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][3]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.058    38.910    U_DepthAlgorithm_Census/window_cost_reg[10][3]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -23.174    
  -------------------------------------------------------------------
                         slack                                 15.735    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[7][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.132ns  (logic 6.093ns (25.249%)  route 18.039ns (74.751%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.211    23.174    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X0Y92          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y92          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[7][3]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X0Y92          FDPE (Setup_fdpe_C_D)       -0.058    38.910    U_DepthAlgorithm_Census/window_cost_reg[7][3]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -23.174    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.090ns  (logic 6.162ns (25.579%)  route 17.928ns (74.421%))
  Logic Levels:           23  (CARRY4=6 LUT3=4 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.668    16.479    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.603 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_164/O
                         net (fo=1, routed)           0.000    16.603    U_DepthAlgorithm_Census/window_cost[2][3]_i_164_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.116 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.116    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.345 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_19/CO[2]
                         net (fo=5, routed)           0.954    18.299    U_DepthAlgorithm_Census/p_13_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.310    18.609 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_17/O
                         net (fo=2, routed)           0.402    19.011    U_DepthAlgorithm_Census/window_cost[2][3]_i_17_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I4_O)        0.118    19.129 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_9/O
                         net (fo=2, routed)           0.424    19.553    U_DepthAlgorithm_Census/window_cost[2][3]_i_9_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.879 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_3/O
                         net (fo=1, routed)           0.803    20.682    U_DepthAlgorithm_Census/window_cost[2][1]_i_3_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.806 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_1/O
                         net (fo=16, routed)          2.326    23.132    U_DepthAlgorithm_Census/window_cost_census_return[1]
    SLICE_X3Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.510    38.514    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y98          FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[4][1]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.106    38.970    
    SLICE_X3Y98          FDPE (Setup_fdpe_C_D)       -0.081    38.889    U_DepthAlgorithm_Census/window_cost_reg[4][1]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                         -23.132    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.771ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.165ns  (logic 6.162ns (25.499%)  route 18.003ns (74.501%))
  Logic Levels:           23  (CARRY4=6 LUT3=4 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 38.621 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.668    16.479    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.603 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_164/O
                         net (fo=1, routed)           0.000    16.603    U_DepthAlgorithm_Census/window_cost[2][3]_i_164_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.116 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.116    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_64_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.345 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_19/CO[2]
                         net (fo=5, routed)           0.954    18.299    U_DepthAlgorithm_Census/p_13_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.310    18.609 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_17/O
                         net (fo=2, routed)           0.402    19.011    U_DepthAlgorithm_Census/window_cost[2][3]_i_17_n_0
    SLICE_X29Y59         LUT5 (Prop_lut5_I4_O)        0.118    19.129 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_9/O
                         net (fo=2, routed)           0.424    19.553    U_DepthAlgorithm_Census/window_cost[2][3]_i_9_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.879 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_3/O
                         net (fo=1, routed)           0.803    20.682    U_DepthAlgorithm_Census/window_cost[2][1]_i_3_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.806 r  U_DepthAlgorithm_Census/window_cost[2][1]_i_1/O
                         net (fo=16, routed)          2.401    23.208    U_DepthAlgorithm_Census/window_cost_census_return[1]
    SLICE_X12Y101        FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.616    38.621    U_DepthAlgorithm_Census/vga_clk
    SLICE_X12Y101        FDPE                                         r  U_DepthAlgorithm_Census/window_cost_reg[0][1]/C
                         clock pessimism              0.491    39.111    
                         clock uncertainty           -0.106    39.005    
    SLICE_X12Y101        FDPE (Setup_fdpe_C_D)       -0.026    38.979    U_DepthAlgorithm_Census/window_cost_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -23.208    
  -------------------------------------------------------------------
                         slack                                 15.771    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.092ns  (logic 6.093ns (25.290%)  route 17.999ns (74.710%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.245    23.134    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[10][2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.061    38.907    U_DepthAlgorithm_Census/window_cost_reg[10][2]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -23.134    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.092ns  (logic 6.093ns (25.290%)  route 17.999ns (74.710%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.245    23.134    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X1Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.508    38.512    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y91          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[8][2]/C
                         clock pessimism              0.562    39.074    
                         clock uncertainty           -0.106    38.968    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)       -0.061    38.907    U_DepthAlgorithm_Census/window_cost_reg[8][2]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -23.134    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.780ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.083ns  (logic 6.093ns (25.299%)  route 17.990ns (74.701%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.603    20.766    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.890 r  U_DepthAlgorithm_Census/window_cost[2][2]_i_1/O
                         net (fo=16, routed)          2.236    23.126    U_DepthAlgorithm_Census/window_cost_census_return[2]
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.507    38.511    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][2]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.106    38.967    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.061    38.906    U_DepthAlgorithm_Census/window_cost_reg[13][2]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -23.126    
  -------------------------------------------------------------------
                         slack                                 15.780    

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/window_cost_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.056ns  (logic 6.093ns (25.328%)  route 17.963ns (74.672%))
  Logic Levels:           22  (CARRY4=6 LUT3=4 LUT4=2 LUT6=10)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.554    -0.958    U_DepthAlgorithm_Census/vga_clk
    SLICE_X28Y96         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  U_DepthAlgorithm_Census/window_L_reg[0][1][7]/Q
                         net (fo=5, routed)           2.398     1.896    U_DepthAlgorithm_Census/window_L_reg[0][1]_903[7]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.020 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_367/O
                         net (fo=1, routed)           0.000     2.020    U_DepthAlgorithm_Census/window_cost[2][3]_i_367_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.396 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     2.396    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_277_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.719 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_266/O[1]
                         net (fo=3, routed)           0.991     3.711    U_DepthAlgorithm_Census_n_76
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.306     4.017 r  window_cost[2][3]_i_203/O
                         net (fo=1, routed)           0.519     4.536    window_cost[2][3]_i_203_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.940 r  window_cost_reg[2][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000     4.940    window_cost_reg[2][3]_i_94_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.263 r  window_cost_reg[2][3]_i_93/O[1]
                         net (fo=21, routed)          1.070     6.333    U_DepthAlgorithm_Census/p_1_out[13]
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.306     6.639 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_210/O
                         net (fo=2, routed)           0.682     7.321    U_DepthAlgorithm_Census/window_cost[2][3]_i_210_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_95/O
                         net (fo=22, routed)          0.811     8.256    U_DepthAlgorithm_Census/p_0_in[8]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_190/O
                         net (fo=22, routed)          0.862     9.242    U_DepthAlgorithm_Census/p_0_in[7]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.392 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_247/O
                         net (fo=2, routed)           1.068    10.459    U_DepthAlgorithm_Census/window_cost[2][3]_i_247_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.785 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_192/O
                         net (fo=22, routed)          0.950    11.735    U_DepthAlgorithm_Census/p_0_in[5]
    SLICE_X28Y51         LUT3 (Prop_lut3_I2_O)        0.150    11.885 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_254/O
                         net (fo=2, routed)           0.841    12.726    U_DepthAlgorithm_Census/window_cost[2][3]_i_254_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.326    13.052 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_194/O
                         net (fo=22, routed)          0.670    13.723    U_DepthAlgorithm_Census/p_0_in[3]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.150    13.873 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_260/O
                         net (fo=1, routed)           0.991    14.863    U_DepthAlgorithm_Census/window_cost[2][3]_i_260_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.326    15.189 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_196/O
                         net (fo=17, routed)          0.498    15.687    U_DepthAlgorithm_Census/p_0_in[1]
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.811 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_195/O
                         net (fo=16, routed)          0.819    16.630    U_DepthAlgorithm_Census/p_0_in[0]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_140/O
                         net (fo=1, routed)           0.000    16.754    U_DepthAlgorithm_Census/window_cost[2][3]_i_140_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.286 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.286    U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_49_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.514 r  U_DepthAlgorithm_Census/window_cost_reg[2][3]_i_14/CO[2]
                         net (fo=5, routed)           1.172    18.685    U_DepthAlgorithm_Census/p_4_in
    SLICE_X32Y60         LUT4 (Prop_lut4_I2_O)        0.341    19.026 f  U_DepthAlgorithm_Census/window_cost[2][0]_i_6/O
                         net (fo=3, routed)           0.810    19.836    U_DepthAlgorithm_Census/window_cost[2][0]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.326    20.162 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_3/O
                         net (fo=2, routed)           0.676    20.839    U_DepthAlgorithm_Census/window_cost[2][3]_i_3_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.963 r  U_DepthAlgorithm_Census/window_cost[2][3]_i_2/O
                         net (fo=16, routed)          2.136    23.098    U_DepthAlgorithm_Census/window_cost_census_return[3]
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       1.507    38.511    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y90          FDRE                                         r  U_DepthAlgorithm_Census/window_cost_reg[13][3]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.106    38.967    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.058    38.909    U_DepthAlgorithm_Census/window_cost_reg[13][3]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -23.098    
  -------------------------------------------------------------------
                         slack                                 15.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.582%)  route 0.127ns (47.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.127    -0.237    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][2]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[149][2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.528%)  route 0.127ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.127    -0.236    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][4]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[149][4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[149][3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[3]/Q
                         net (fo=160, routed)         0.125    -0.239    U_DepthAlgorithm_Census/depth_reg[3]
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X3Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[149][3]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.066    -0.317    U_DepthAlgorithm_Census/temp_mem_reg[149][3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.104%)  route 0.135ns (48.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.135    -0.229    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][5]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.072    -0.311    U_DepthAlgorithm_Census/temp_mem_reg[140][5]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.674%)  route 0.137ns (49.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.137    -0.227    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][4]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[140][4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[138][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.775%)  route 0.160ns (53.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.160    -0.203    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X5Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[138][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.949    -0.740    U_DepthAlgorithm_Census/vga_clk
    SLICE_X5Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[138][5]/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.106    -0.364    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.072    -0.292    U_DepthAlgorithm_Census/temp_mem_reg[138][5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.873%)  route 0.136ns (49.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[3]/Q
                         net (fo=160, routed)         0.136    -0.228    U_DepthAlgorithm_Census/depth_reg[3]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][3]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.066    -0.317    U_DepthAlgorithm_Census/temp_mem_reg[140][3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[135][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.323%)  route 0.163ns (53.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.163    -0.200    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X4Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[135][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.949    -0.740    U_DepthAlgorithm_Census/vga_clk
    SLICE_X4Y101         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[135][5]/C
                         clock pessimism              0.270    -0.470    
                         clock uncertainty            0.106    -0.364    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.072    -0.292    U_DepthAlgorithm_Census/temp_mem_reg[135][5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[140][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.984%)  route 0.147ns (51.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.147    -0.217    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X1Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[140][2]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[140][2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[139][2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.007%)  route 0.153ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.676    -0.505    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y101         FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.153    -0.211    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X0Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[139][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11598, routed)       0.951    -0.738    U_DepthAlgorithm_Census/vga_clk
    SLICE_X0Y100         FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[139][2]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.106    -0.383    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.070    -0.313    U_DepthAlgorithm_Census/temp_mem_reg[139][2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.101    





