
Robot-Chat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3a8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e8  0800c4e8  0800c4e8  0000d4e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ced0  0800ced0  0000ded0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ced8  0800ced8  0000ded8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800cedc  0800cedc  0000dedc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e4  20000008  0800cee0  0000e008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001224  200001ec  0800d0c4  0000e1ec  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001410  0800d0c4  0000e410  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023349  00000000  00000000  0000e21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004f9d  00000000  00000000  00031565  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002370  00000000  00000000  00036508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001b45  00000000  00000000  00038878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00027716  00000000  00000000  0003a3bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00025b82  00000000  00000000  00061ad3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f0458  00000000  00000000  00087655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00177aad  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000a6a4  00000000  00000000  00177af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008d  00000000  00000000  00182194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001ec 	.word	0x200001ec
 800015c:	00000000 	.word	0x00000000
 8000160:	0800c4d0 	.word	0x0800c4d0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f0 	.word	0x200001f0
 800017c:	0800c4d0 	.word	0x0800c4d0

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f24:	b5b0      	push	{r4, r5, r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000f2a:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <MX_FREERTOS_Init+0x2c>)
 8000f2c:	1d3c      	adds	r4, r7, #4
 8000f2e:	461d      	mov	r5, r3
 8000f30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f34:	682b      	ldr	r3, [r5, #0]
 8000f36:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f006 fe52 	bl	8007be6 <osThreadCreate>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4a03      	ldr	r2, [pc, #12]	@ (8000f54 <MX_FREERTOS_Init+0x30>)
 8000f46:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000f48:	bf00      	nop
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f50:	0800c4f4 	.word	0x0800c4f4
 8000f54:	20000208 	.word	0x20000208

08000f58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f60:	2001      	movs	r0, #1
 8000f62:	f006 fe67 	bl	8007c34 <osDelay>
 8000f66:	e7fb      	b.n	8000f60 <StartDefaultTask+0x8>

08000f68 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f84:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f8c:	68fb      	ldr	r3, [r7, #12]
}
 8000f8e:	bf00      	nop
 8000f90:	3714      	adds	r7, #20
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
	...

08000f9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb0:	2002      	movs	r0, #2
 8000fb2:	f7ff ffd9 	bl	8000f68 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f7ff ffd6 	bl	8000f68 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fc0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4807      	ldr	r0, [pc, #28]	@ (8000fec <MX_GPIO_Init+0x50>)
 8000fd0:	f002 f9f2 	bl	80033b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2105      	movs	r1, #5
 8000fd8:	2006      	movs	r0, #6
 8000fda:	f002 f9c5 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000fde:	2006      	movs	r0, #6
 8000fe0:	f002 f9dc 	bl	800339c <HAL_NVIC_EnableIRQ>

}
 8000fe4:	bf00      	nop
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	48000400 	.word	0x48000400

08000ff0 <LL_AHB2_GRP1_EnableClock>:
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ffc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ffe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4313      	orrs	r3, r2
 8001006:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800100c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4013      	ands	r3, r2
 8001012:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001014:	68fb      	ldr	r3, [r7, #12]
}
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001022:	b480      	push	{r7}
 8001024:	b085      	sub	sp, #20
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800102a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800102e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001030:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4313      	orrs	r3, r2
 8001038:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800103a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800103e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4013      	ands	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001046:	68fb      	ldr	r3, [r7, #12]
}
 8001048:	bf00      	nop
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001058:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <MX_I2C1_Init+0x74>)
 800105a:	4a1c      	ldr	r2, [pc, #112]	@ (80010cc <MX_I2C1_Init+0x78>)
 800105c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 800105e:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001060:	4a1b      	ldr	r2, [pc, #108]	@ (80010d0 <MX_I2C1_Init+0x7c>)
 8001062:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001064:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800106a:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_I2C1_Init+0x74>)
 800106c:	2201      	movs	r2, #1
 800106e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001070:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001072:	2200      	movs	r2, #0
 8001074:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001076:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001078:	2200      	movs	r2, #0
 800107a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800107c:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <MX_I2C1_Init+0x74>)
 800107e:	2200      	movs	r2, #0
 8001080:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001082:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001084:	2200      	movs	r2, #0
 8001086:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001088:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <MX_I2C1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800108e:	480e      	ldr	r0, [pc, #56]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001090:	f002 fb25 	bl	80036de <HAL_I2C_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800109a:	f000 fc63 	bl	8001964 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800109e:	2100      	movs	r1, #0
 80010a0:	4809      	ldr	r0, [pc, #36]	@ (80010c8 <MX_I2C1_Init+0x74>)
 80010a2:	f002 fbb7 	bl	8003814 <HAL_I2CEx_ConfigAnalogFilter>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010ac:	f000 fc5a 	bl	8001964 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010b0:	2100      	movs	r1, #0
 80010b2:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <MX_I2C1_Init+0x74>)
 80010b4:	f002 fbf9 	bl	80038aa <HAL_I2CEx_ConfigDigitalFilter>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010be:	f000 fc51 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	2000020c 	.word	0x2000020c
 80010cc:	40005400 	.word	0x40005400
 80010d0:	10b17db5 	.word	0x10b17db5

080010d4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010da:	4a1c      	ldr	r2, [pc, #112]	@ (800114c <MX_I2C3_Init+0x78>)
 80010dc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10B17DB5;
 80010de:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001150 <MX_I2C3_Init+0x7c>)
 80010e2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80010e4:	4b18      	ldr	r3, [pc, #96]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ea:	4b17      	ldr	r3, [pc, #92]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f0:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80010f6:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010fc:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010fe:	2200      	movs	r2, #0
 8001100:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001102:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <MX_I2C3_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001108:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <MX_I2C3_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800110e:	480e      	ldr	r0, [pc, #56]	@ (8001148 <MX_I2C3_Init+0x74>)
 8001110:	f002 fae5 	bl	80036de <HAL_I2C_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800111a:	f000 fc23 	bl	8001964 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800111e:	2100      	movs	r1, #0
 8001120:	4809      	ldr	r0, [pc, #36]	@ (8001148 <MX_I2C3_Init+0x74>)
 8001122:	f002 fb77 	bl	8003814 <HAL_I2CEx_ConfigAnalogFilter>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800112c:	f000 fc1a 	bl	8001964 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001130:	2100      	movs	r1, #0
 8001132:	4805      	ldr	r0, [pc, #20]	@ (8001148 <MX_I2C3_Init+0x74>)
 8001134:	f002 fbb9 	bl	80038aa <HAL_I2CEx_ConfigDigitalFilter>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800113e:	f000 fc11 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000260 	.word	0x20000260
 800114c:	40005c00 	.word	0x40005c00
 8001150:	10b17db5 	.word	0x10b17db5

08001154 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b09c      	sub	sp, #112	@ 0x70
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800116c:	f107 030c 	add.w	r3, r7, #12
 8001170:	2250      	movs	r2, #80	@ 0x50
 8001172:	2100      	movs	r1, #0
 8001174:	4618      	mov	r0, r3
 8001176:	f008 fd45 	bl	8009c04 <memset>
  if(i2cHandle->Instance==I2C1)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a37      	ldr	r2, [pc, #220]	@ (800125c <HAL_I2C_MspInit+0x108>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d127      	bne.n	80011d4 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001184:	2304      	movs	r3, #4
 8001186:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001188:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800118c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	4618      	mov	r0, r3
 8001194:	f004 f8c9 	bl	800532a <HAL_RCCEx_PeriphCLKConfig>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800119e:	f000 fbe1 	bl	8001964 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a2:	2002      	movs	r0, #2
 80011a4:	f7ff ff24 	bl	8000ff0 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011a8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ae:	2312      	movs	r3, #18
 80011b0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011ba:	2304      	movs	r3, #4
 80011bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011be:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80011c2:	4619      	mov	r1, r3
 80011c4:	4826      	ldr	r0, [pc, #152]	@ (8001260 <HAL_I2C_MspInit+0x10c>)
 80011c6:	f002 f8f7 	bl	80033b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ca:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80011ce:	f7ff ff28 	bl	8001022 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80011d2:	e03e      	b.n	8001252 <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a22      	ldr	r2, [pc, #136]	@ (8001264 <HAL_I2C_MspInit+0x110>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d139      	bne.n	8001252 <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80011de:	2308      	movs	r3, #8
 80011e0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80011e2:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80011e6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	4618      	mov	r0, r3
 80011ee:	f004 f89c 	bl	800532a <HAL_RCCEx_PeriphCLKConfig>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 80011f8:	f000 fbb4 	bl	8001964 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fc:	2001      	movs	r0, #1
 80011fe:	f7ff fef7 	bl	8000ff0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	2002      	movs	r0, #2
 8001204:	f7ff fef4 	bl	8000ff0 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001208:	2380      	movs	r3, #128	@ 0x80
 800120a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800120c:	2312      	movs	r3, #18
 800120e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001218:	2304      	movs	r3, #4
 800121a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001220:	4619      	mov	r1, r3
 8001222:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001226:	f002 f8c7 	bl	80033b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800122a:	2310      	movs	r3, #16
 800122c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800122e:	2312      	movs	r3, #18
 8001230:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800123a:	2304      	movs	r3, #4
 800123c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001242:	4619      	mov	r1, r3
 8001244:	4806      	ldr	r0, [pc, #24]	@ (8001260 <HAL_I2C_MspInit+0x10c>)
 8001246:	f002 f8b7 	bl	80033b8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800124a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800124e:	f7ff fee8 	bl	8001022 <LL_APB1_GRP1_EnableClock>
}
 8001252:	bf00      	nop
 8001254:	3770      	adds	r7, #112	@ 0x70
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40005400 	.word	0x40005400
 8001260:	48000400 	.word	0x48000400
 8001264:	40005c00 	.word	0x40005c00

08001268 <LL_AHB2_GRP1_EnableClock>:
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001274:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001276:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4313      	orrs	r3, r2
 800127e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001284:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4013      	ands	r3, r2
 800128a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800128c:	68fb      	ldr	r3, [r7, #12]
}
 800128e:	bf00      	nop
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <LL_APB1_GRP1_EnableClock>:
{
 800129a:	b480      	push	{r7}
 800129c:	b085      	sub	sp, #20
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80012a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80012a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80012b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012b6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4013      	ands	r3, r2
 80012bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012be:	68fb      	ldr	r3, [r7, #12]
}
 80012c0:	bf00      	nop
 80012c2:	3714      	adds	r7, #20
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80012d0:	4b16      	ldr	r3, [pc, #88]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012d2:	4a17      	ldr	r2, [pc, #92]	@ (8001330 <MX_LPTIM1_Init+0x64>)
 80012d4:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80012d6:	4b15      	ldr	r3, [pc, #84]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012d8:	2200      	movs	r2, #0
 80012da:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80012dc:	4b13      	ldr	r3, [pc, #76]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80012e2:	4b12      	ldr	r3, [pc, #72]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80012e8:	4b10      	ldr	r3, [pc, #64]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80012ee:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012f4:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80012f6:	4b0d      	ldr	r3, [pc, #52]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80012fc:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012fe:	2200      	movs	r2, #0
 8001300:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <MX_LPTIM1_Init+0x60>)
 8001304:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001308:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800130a:	4b08      	ldr	r3, [pc, #32]	@ (800132c <MX_LPTIM1_Init+0x60>)
 800130c:	2200      	movs	r2, #0
 800130e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <MX_LPTIM1_Init+0x60>)
 8001312:	2200      	movs	r2, #0
 8001314:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001316:	4805      	ldr	r0, [pc, #20]	@ (800132c <MX_LPTIM1_Init+0x60>)
 8001318:	f002 fb14 	bl	8003944 <HAL_LPTIM_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8001322:	f000 fb1f 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200002b4 	.word	0x200002b4
 8001330:	40007c00 	.word	0x40007c00

08001334 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b09c      	sub	sp, #112	@ 0x70
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800134c:	f107 030c 	add.w	r3, r7, #12
 8001350:	2250      	movs	r2, #80	@ 0x50
 8001352:	2100      	movs	r1, #0
 8001354:	4618      	mov	r0, r3
 8001356:	f008 fc55 	bl	8009c04 <memset>
  if(lptimHandle->Instance==LPTIM1)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a16      	ldr	r2, [pc, #88]	@ (80013b8 <HAL_LPTIM_MspInit+0x84>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d125      	bne.n	80013b0 <HAL_LPTIM_MspInit+0x7c>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001364:	2310      	movs	r3, #16
 8001366:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 8001368:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 800136c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800136e:	f107 030c 	add.w	r3, r7, #12
 8001372:	4618      	mov	r0, r3
 8001374:	f003 ffd9 	bl	800532a <HAL_RCCEx_PeriphCLKConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 800137e:	f000 faf1 	bl	8001964 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001382:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8001386:	f7ff ff88 	bl	800129a <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138a:	2002      	movs	r0, #2
 800138c:	f7ff ff6c 	bl	8001268 <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB5     ------> LPTIM1_IN1
    PB7     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001390:	23a0      	movs	r3, #160	@ 0xa0
 8001392:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001394:	2302      	movs	r3, #2
 8001396:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 80013a0:	2301      	movs	r3, #1
 80013a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80013a8:	4619      	mov	r1, r3
 80013aa:	4804      	ldr	r0, [pc, #16]	@ (80013bc <HAL_LPTIM_MspInit+0x88>)
 80013ac:	f002 f804 	bl	80033b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 80013b0:	bf00      	nop
 80013b2:	3770      	adds	r7, #112	@ 0x70
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40007c00 	.word	0x40007c00
 80013bc:	48000400 	.word	0x48000400

080013c0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80013c8:	1d39      	adds	r1, r7, #4
 80013ca:	f04f 33ff 	mov.w	r3, #4294967295
 80013ce:	2201      	movs	r2, #1
 80013d0:	4803      	ldr	r0, [pc, #12]	@ (80013e0 <__io_putchar+0x20>)
 80013d2:	f005 fe11 	bl	8006ff8 <HAL_UART_Transmit>
	return ch;
 80013d6:	687b      	ldr	r3, [r7, #4]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	2000043c 	.word	0x2000043c

080013e4 <Task_Motors>:

/* ============================= */
/*        TASK   MOTORS          */
/* ============================= */
void Task_Motors(void * unsused)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	printf("task_Motors\r\n");
 80013ec:	4805      	ldr	r0, [pc, #20]	@ (8001404 <Task_Motors+0x20>)
 80013ee:	f008 fb29 	bl	8009a44 <puts>

	while (1)
	{
		//get distance tofs
		Motor_UpdateSpeed(&hMotors);
 80013f2:	4805      	ldr	r0, [pc, #20]	@ (8001408 <Task_Motors+0x24>)
 80013f4:	f001 fbd4 	bl	8002ba0 <Motor_UpdateSpeed>
		vTaskDelay(1);
 80013f8:	2001      	movs	r0, #1
 80013fa:	f006 fe2f 	bl	800805c <vTaskDelay>
		Motor_UpdateSpeed(&hMotors);
 80013fe:	bf00      	nop
 8001400:	e7f7      	b.n	80013f2 <Task_Motors+0xe>
 8001402:	bf00      	nop
 8001404:	0800c560 	.word	0x0800c560
 8001408:	200002ec 	.word	0x200002ec

0800140c <Task_Control>:

/* ============================= */
/*       TASK   CONTROL          */
/* ============================= */
void Task_Control(void *unused)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af02      	add	r7, sp, #8
 8001412:	6078      	str	r0, [r7, #4]
	printf("task_Control\r\n");
 8001414:	485f      	ldr	r0, [pc, #380]	@ (8001594 <Task_Control+0x188>)
 8001416:	f008 fb15 	bl	8009a44 <puts>

	while (1)
	{
		/* Print the 4 ToF distances */
		printf(
 800141a:	4b5f      	ldr	r3, [pc, #380]	@ (8001598 <Task_Control+0x18c>)
 800141c:	6819      	ldr	r1, [r3, #0]
 800141e:	4b5e      	ldr	r3, [pc, #376]	@ (8001598 <Task_Control+0x18c>)
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	4b5d      	ldr	r3, [pc, #372]	@ (8001598 <Task_Control+0x18c>)
 8001424:	6898      	ldr	r0, [r3, #8]
 8001426:	4b5c      	ldr	r3, [pc, #368]	@ (8001598 <Task_Control+0x18c>)
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	4603      	mov	r3, r0
 800142e:	485b      	ldr	r0, [pc, #364]	@ (800159c <Task_Control+0x190>)
 8001430:	f008 faa0 	bl	8009974 <iprintf>
		 *  - If something in front  try to turn according to FL/FR
		 *  - If fully blocked  go backwards
		 *  - If back blocked  prevent reverse
		 *-----------------------------------------------------------------*/

		int front_left   = (hTof.distance_tof1 <= TOF_TRESHHOLD);
 8001434:	4b58      	ldr	r3, [pc, #352]	@ (8001598 <Task_Control+0x18c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b28      	cmp	r3, #40	@ 0x28
 800143a:	bfd4      	ite	le
 800143c:	2301      	movle	r3, #1
 800143e:	2300      	movgt	r3, #0
 8001440:	b2db      	uxtb	r3, r3
 8001442:	617b      	str	r3, [r7, #20]
		int front_center = (hTof.distance_tof2 <= TOF_TRESHHOLD);
 8001444:	4b54      	ldr	r3, [pc, #336]	@ (8001598 <Task_Control+0x18c>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	2b28      	cmp	r3, #40	@ 0x28
 800144a:	bfd4      	ite	le
 800144c:	2301      	movle	r3, #1
 800144e:	2300      	movgt	r3, #0
 8001450:	b2db      	uxtb	r3, r3
 8001452:	613b      	str	r3, [r7, #16]
		int front_right  = (hTof.distance_tof3 <= TOF_TRESHHOLD);
 8001454:	4b50      	ldr	r3, [pc, #320]	@ (8001598 <Task_Control+0x18c>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	2b28      	cmp	r3, #40	@ 0x28
 800145a:	bfd4      	ite	le
 800145c:	2301      	movle	r3, #1
 800145e:	2300      	movgt	r3, #0
 8001460:	b2db      	uxtb	r3, r3
 8001462:	60fb      	str	r3, [r7, #12]
		int back_center  = (hTof.distance_tof4 <= TOF_TRESHHOLD);
 8001464:	4b4c      	ldr	r3, [pc, #304]	@ (8001598 <Task_Control+0x18c>)
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	2b28      	cmp	r3, #40	@ 0x28
 800146a:	bfd4      	ite	le
 800146c:	2301      	movle	r3, #1
 800146e:	2300      	movgt	r3, #0
 8001470:	b2db      	uxtb	r3, r3
 8001472:	60bb      	str	r3, [r7, #8]

		/* ---- CASE 1 : NO OBSTACLE IN FRONT  GO FORWARD ---- */
		if (!front_left && !front_center && !front_right)
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d10c      	bne.n	8001494 <Task_Control+0x88>
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d109      	bne.n	8001494 <Task_Control+0x88>
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d106      	bne.n	8001494 <Task_Control+0x88>
		{
			hMotors.mode_mot1 = FORWARD_MODE;
 8001486:	4b46      	ldr	r3, [pc, #280]	@ (80015a0 <Task_Control+0x194>)
 8001488:	2201      	movs	r2, #1
 800148a:	701a      	strb	r2, [r3, #0]
			hMotors.mode_mot2 = FORWARD_MODE;
 800148c:	4b44      	ldr	r3, [pc, #272]	@ (80015a0 <Task_Control+0x194>)
 800148e:	2201      	movs	r2, #1
 8001490:	705a      	strb	r2, [r3, #1]
 8001492:	e069      	b.n	8001568 <Task_Control+0x15c>
		}

		/* ---- CASE 2 : OBSTACLE IN FRONT CENTER ONLY  CHOOSE BEST SIDE ---- */
		else if (front_center && !front_left && front_right)
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d00c      	beq.n	80014b4 <Task_Control+0xa8>
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d109      	bne.n	80014b4 <Task_Control+0xa8>
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d006      	beq.n	80014b4 <Task_Control+0xa8>
		{
			// Turn LEFT (mot1 backward, mot2 forward)
			hMotors.mode_mot1 = REVERSE_MODE;
 80014a6:	4b3e      	ldr	r3, [pc, #248]	@ (80015a0 <Task_Control+0x194>)
 80014a8:	2202      	movs	r2, #2
 80014aa:	701a      	strb	r2, [r3, #0]
			hMotors.mode_mot2 = FORWARD_MODE;
 80014ac:	4b3c      	ldr	r3, [pc, #240]	@ (80015a0 <Task_Control+0x194>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	705a      	strb	r2, [r3, #1]
 80014b2:	e059      	b.n	8001568 <Task_Control+0x15c>
		}
		else if (front_center && front_left && !front_right)
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d00c      	beq.n	80014d4 <Task_Control+0xc8>
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d009      	beq.n	80014d4 <Task_Control+0xc8>
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d106      	bne.n	80014d4 <Task_Control+0xc8>
		{
			// Turn RIGHT
			hMotors.mode_mot1 = FORWARD_MODE;
 80014c6:	4b36      	ldr	r3, [pc, #216]	@ (80015a0 <Task_Control+0x194>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	701a      	strb	r2, [r3, #0]
			hMotors.mode_mot2 = REVERSE_MODE;
 80014cc:	4b34      	ldr	r3, [pc, #208]	@ (80015a0 <Task_Control+0x194>)
 80014ce:	2202      	movs	r2, #2
 80014d0:	705a      	strb	r2, [r3, #1]
 80014d2:	e049      	b.n	8001568 <Task_Control+0x15c>
		}

		/* ---- CASE 3 : OBSTACLE ON LEFT ONLY  TURN RIGHT ---- */
		else if (front_left && !front_center && !front_right)
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d00c      	beq.n	80014f4 <Task_Control+0xe8>
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d109      	bne.n	80014f4 <Task_Control+0xe8>
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d106      	bne.n	80014f4 <Task_Control+0xe8>
		{
			hMotors.mode_mot1 = FORWARD_MODE;
 80014e6:	4b2e      	ldr	r3, [pc, #184]	@ (80015a0 <Task_Control+0x194>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	701a      	strb	r2, [r3, #0]
			hMotors.mode_mot2 = REVERSE_MODE;
 80014ec:	4b2c      	ldr	r3, [pc, #176]	@ (80015a0 <Task_Control+0x194>)
 80014ee:	2202      	movs	r2, #2
 80014f0:	705a      	strb	r2, [r3, #1]
 80014f2:	e039      	b.n	8001568 <Task_Control+0x15c>
		}

		/* ---- CASE 4 : OBSTACLE ON RIGHT ONLY  TURN LEFT ---- */
		else if (!front_left && !front_center && front_right)
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d10c      	bne.n	8001514 <Task_Control+0x108>
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d109      	bne.n	8001514 <Task_Control+0x108>
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d006      	beq.n	8001514 <Task_Control+0x108>
		{
			hMotors.mode_mot1 = REVERSE_MODE;
 8001506:	4b26      	ldr	r3, [pc, #152]	@ (80015a0 <Task_Control+0x194>)
 8001508:	2202      	movs	r2, #2
 800150a:	701a      	strb	r2, [r3, #0]
			hMotors.mode_mot2 = FORWARD_MODE;
 800150c:	4b24      	ldr	r3, [pc, #144]	@ (80015a0 <Task_Control+0x194>)
 800150e:	2201      	movs	r2, #1
 8001510:	705a      	strb	r2, [r3, #1]
 8001512:	e029      	b.n	8001568 <Task_Control+0x15c>
		}

		/* ---- CASE 5 : FULLY BLOCKED (ALL 3 FRONT)  GO BACK ---- */
		else if (front_left && front_center && front_right)
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d016      	beq.n	8001548 <Task_Control+0x13c>
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d013      	beq.n	8001548 <Task_Control+0x13c>
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d010      	beq.n	8001548 <Task_Control+0x13c>
		{
			// BUT check if back is free
			if (!back_center)
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d106      	bne.n	800153a <Task_Control+0x12e>
			{
				hMotors.mode_mot1 = REVERSE_MODE;
 800152c:	4b1c      	ldr	r3, [pc, #112]	@ (80015a0 <Task_Control+0x194>)
 800152e:	2202      	movs	r2, #2
 8001530:	701a      	strb	r2, [r3, #0]
				hMotors.mode_mot2 = REVERSE_MODE;
 8001532:	4b1b      	ldr	r3, [pc, #108]	@ (80015a0 <Task_Control+0x194>)
 8001534:	2202      	movs	r2, #2
 8001536:	705a      	strb	r2, [r3, #1]
			if (!back_center)
 8001538:	e016      	b.n	8001568 <Task_Control+0x15c>
			}
			else
			{
				// Stuck  stop motors to avoid crash
				hMotors.mode_mot1 = BRAKE_MODE;
 800153a:	4b19      	ldr	r3, [pc, #100]	@ (80015a0 <Task_Control+0x194>)
 800153c:	2203      	movs	r2, #3
 800153e:	701a      	strb	r2, [r3, #0]
				hMotors.mode_mot2 = BRAKE_MODE;
 8001540:	4b17      	ldr	r3, [pc, #92]	@ (80015a0 <Task_Control+0x194>)
 8001542:	2203      	movs	r2, #3
 8001544:	705a      	strb	r2, [r3, #1]
			if (!back_center)
 8001546:	e00f      	b.n	8001568 <Task_Control+0x15c>
		}

		/* ---- Any other random case  safe backward ---- */
		else
		{
			if (!back_center)
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d106      	bne.n	800155c <Task_Control+0x150>
			{
				hMotors.mode_mot1 = REVERSE_MODE;
 800154e:	4b14      	ldr	r3, [pc, #80]	@ (80015a0 <Task_Control+0x194>)
 8001550:	2202      	movs	r2, #2
 8001552:	701a      	strb	r2, [r3, #0]
				hMotors.mode_mot2 = REVERSE_MODE;
 8001554:	4b12      	ldr	r3, [pc, #72]	@ (80015a0 <Task_Control+0x194>)
 8001556:	2202      	movs	r2, #2
 8001558:	705a      	strb	r2, [r3, #1]
 800155a:	e005      	b.n	8001568 <Task_Control+0x15c>
			}
			else
			{
				hMotors.mode_mot1 = BRAKE_MODE;
 800155c:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <Task_Control+0x194>)
 800155e:	2203      	movs	r2, #3
 8001560:	701a      	strb	r2, [r3, #0]
				hMotors.mode_mot2 = BRAKE_MODE;
 8001562:	4b0f      	ldr	r3, [pc, #60]	@ (80015a0 <Task_Control+0x194>)
 8001564:	2203      	movs	r2, #3
 8001566:	705a      	strb	r2, [r3, #1]
			}
		}

		/* Apply motor commands */
		Motor_SetMode(&hMotors);
 8001568:	480d      	ldr	r0, [pc, #52]	@ (80015a0 <Task_Control+0x194>)
 800156a:	f001 f81c 	bl	80025a6 <Motor_SetMode>
		Motor_SetSpeed_percent(&hMotors, 40, 40);
 800156e:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 80015a4 <Task_Control+0x198>
 8001572:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 80015a4 <Task_Control+0x198>
 8001576:	480a      	ldr	r0, [pc, #40]	@ (80015a0 <Task_Control+0x194>)
 8001578:	f001 fad8 	bl	8002b2c <Motor_SetSpeed_percent>

		printf("Mot1 speed: %d, Mot2 speed: %d\r\n",
 800157c:	4b08      	ldr	r3, [pc, #32]	@ (80015a0 <Task_Control+0x194>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	4a07      	ldr	r2, [pc, #28]	@ (80015a0 <Task_Control+0x194>)
 8001582:	6912      	ldr	r2, [r2, #16]
 8001584:	4619      	mov	r1, r3
 8001586:	4808      	ldr	r0, [pc, #32]	@ (80015a8 <Task_Control+0x19c>)
 8001588:	f008 f9f4 	bl	8009974 <iprintf>
				hMotors.current_speed1,
				hMotors.current_speed2);

		vTaskDelay(1);
 800158c:	2001      	movs	r0, #1
 800158e:	f006 fd65 	bl	800805c <vTaskDelay>
	{
 8001592:	e742      	b.n	800141a <Task_Control+0xe>
 8001594:	0800c570 	.word	0x0800c570
 8001598:	2000031c 	.word	0x2000031c
 800159c:	0800c580 	.word	0x0800c580
 80015a0:	200002ec 	.word	0x200002ec
 80015a4:	42200000 	.word	0x42200000
 80015a8:	0800c5b0 	.word	0x0800c5b0

080015ac <Task_ToFs>:

/* ============================= */
/*       TASK   TOFs             */
/* ============================= */
void Task_ToFs(void *unused)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
    printf("Task_ToFs started\r\n");
 80015b4:	4803      	ldr	r0, [pc, #12]	@ (80015c4 <Task_ToFs+0x18>)
 80015b6:	f008 fa45 	bl	8009a44 <puts>

    for(;;)
    {

        vTaskDelay(50);
 80015ba:	2032      	movs	r0, #50	@ 0x32
 80015bc:	f006 fd4e 	bl	800805c <vTaskDelay>
 80015c0:	e7fb      	b.n	80015ba <Task_ToFs+0xe>
 80015c2:	bf00      	nop
 80015c4:	0800c5d4 	.word	0x0800c5d4

080015c8 <Task_Odom>:

/* ============================= */
/*        TASK ODOM              */
/* ============================= */
void Task_Odom(void *unused)
{
 80015c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015cc:	b086      	sub	sp, #24
 80015ce:	af04      	add	r7, sp, #16
 80015d0:	6078      	str	r0, [r7, #4]
    printf("Task_Odom started\r\n");
 80015d2:	481f      	ldr	r0, [pc, #124]	@ (8001650 <Task_Odom+0x88>)
 80015d4:	f008 fa36 	bl	8009a44 <puts>

    for(;;)
    {
        Encodeur_Read(&enc);
 80015d8:	481e      	ldr	r0, [pc, #120]	@ (8001654 <Task_Odom+0x8c>)
 80015da:	f000 ff61 	bl	80024a0 <Encodeur_Read>
        Odom_Update(&odom, &enc, &odom_params);
 80015de:	4a1e      	ldr	r2, [pc, #120]	@ (8001658 <Task_Odom+0x90>)
 80015e0:	491c      	ldr	r1, [pc, #112]	@ (8001654 <Task_Odom+0x8c>)
 80015e2:	481e      	ldr	r0, [pc, #120]	@ (800165c <Task_Odom+0x94>)
 80015e4:	f001 fcbc 	bl	8002f60 <Odom_Update>

        printf("x=%.2f  y=%.2f  th=%.1f\r\n",
                odom.x, odom.y, odom.theta * 180 / M_PI);
 80015e8:	4b1c      	ldr	r3, [pc, #112]	@ (800165c <Task_Odom+0x94>)
 80015ea:	681b      	ldr	r3, [r3, #0]
        printf("x=%.2f  y=%.2f  th=%.1f\r\n",
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7fe ff83 	bl	80004f8 <__aeabi_f2d>
 80015f2:	4680      	mov	r8, r0
 80015f4:	4689      	mov	r9, r1
                odom.x, odom.y, odom.theta * 180 / M_PI);
 80015f6:	4b19      	ldr	r3, [pc, #100]	@ (800165c <Task_Odom+0x94>)
 80015f8:	685b      	ldr	r3, [r3, #4]
        printf("x=%.2f  y=%.2f  th=%.1f\r\n",
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe ff7c 	bl	80004f8 <__aeabi_f2d>
 8001600:	4604      	mov	r4, r0
 8001602:	460d      	mov	r5, r1
                odom.x, odom.y, odom.theta * 180 / M_PI);
 8001604:	4b15      	ldr	r3, [pc, #84]	@ (800165c <Task_Odom+0x94>)
 8001606:	edd3 7a02 	vldr	s15, [r3, #8]
 800160a:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001660 <Task_Odom+0x98>
 800160e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001612:	ee17 0a90 	vmov	r0, s15
 8001616:	f7fe ff6f 	bl	80004f8 <__aeabi_f2d>
        printf("x=%.2f  y=%.2f  th=%.1f\r\n",
 800161a:	a30b      	add	r3, pc, #44	@ (adr r3, 8001648 <Task_Odom+0x80>)
 800161c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001620:	f7ff f8ec 	bl	80007fc <__aeabi_ddiv>
 8001624:	4602      	mov	r2, r0
 8001626:	460b      	mov	r3, r1
 8001628:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800162c:	e9cd 4500 	strd	r4, r5, [sp]
 8001630:	4642      	mov	r2, r8
 8001632:	464b      	mov	r3, r9
 8001634:	480b      	ldr	r0, [pc, #44]	@ (8001664 <Task_Odom+0x9c>)
 8001636:	f008 f99d 	bl	8009974 <iprintf>

        vTaskDelay(10);
 800163a:	200a      	movs	r0, #10
 800163c:	f006 fd0e 	bl	800805c <vTaskDelay>
        Encodeur_Read(&enc);
 8001640:	bf00      	nop
 8001642:	e7c9      	b.n	80015d8 <Task_Odom+0x10>
 8001644:	f3af 8000 	nop.w
 8001648:	54442d18 	.word	0x54442d18
 800164c:	400921fb 	.word	0x400921fb
 8001650:	0800c5e8 	.word	0x0800c5e8
 8001654:	2000033c 	.word	0x2000033c
 8001658:	20000008 	.word	0x20000008
 800165c:	20000348 	.word	0x20000348
 8001660:	43340000 	.word	0x43340000
 8001664:	0800c5fc 	.word	0x0800c5fc

08001668 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800166e:	f001 fd77 	bl	8003160 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001672:	f000 f8e5 	bl	8001840 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8001676:	f000 f945 	bl	8001904 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800167a:	f7ff fc8f 	bl	8000f9c <MX_GPIO_Init>
	MX_TIM1_Init();
 800167e:	f000 fbb3 	bl	8001de8 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001682:	f000 fc89 	bl	8001f98 <MX_TIM2_Init>
	MX_I2C1_Init();
 8001686:	f7ff fce5 	bl	8001054 <MX_I2C1_Init>
	MX_I2C3_Init();
 800168a:	f7ff fd23 	bl	80010d4 <MX_I2C3_Init>
	MX_LPTIM1_Init();
 800168e:	f7ff fe1d 	bl	80012cc <MX_LPTIM1_Init>
	MX_LPUART1_UART_Init();
 8001692:	f000 fd9d 	bl	80021d0 <MX_LPUART1_UART_Init>
	MX_USART1_UART_Init();
 8001696:	f000 fde7 	bl	8002268 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	  /* ======================== INIT ========================= */
	Motor_Init(&hMotors, &htim1);
 800169a:	4954      	ldr	r1, [pc, #336]	@ (80017ec <main+0x184>)
 800169c:	4854      	ldr	r0, [pc, #336]	@ (80017f0 <main+0x188>)
 800169e:	f000 ff43 	bl	8002528 <Motor_Init>
	hMotors.m1_forward_channel = TIM_CHANNEL_1;
 80016a2:	4b53      	ldr	r3, [pc, #332]	@ (80017f0 <main+0x188>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	621a      	str	r2, [r3, #32]
	hMotors.m1_reverse_channel = TIM_CHANNEL_2;
 80016a8:	4b51      	ldr	r3, [pc, #324]	@ (80017f0 <main+0x188>)
 80016aa:	2204      	movs	r2, #4
 80016ac:	625a      	str	r2, [r3, #36]	@ 0x24
	hMotors.m2_forward_channel = TIM_CHANNEL_4; //J'ai chang 3 et 4 pour que quand on soit en mode fwd, les deux roues sont dans le mm sens
 80016ae:	4b50      	ldr	r3, [pc, #320]	@ (80017f0 <main+0x188>)
 80016b0:	220c      	movs	r2, #12
 80016b2:	629a      	str	r2, [r3, #40]	@ 0x28
	hMotors.m2_reverse_channel = TIM_CHANNEL_3;
 80016b4:	4b4e      	ldr	r3, [pc, #312]	@ (80017f0 <main+0x188>)
 80016b6:	2208      	movs	r2, #8
 80016b8:	62da      	str	r2, [r3, #44]	@ 0x2c

	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80016ba:	213c      	movs	r1, #60	@ 0x3c
 80016bc:	484d      	ldr	r0, [pc, #308]	@ (80017f4 <main+0x18c>)
 80016be:	f004 fb89 	bl	8005dd4 <HAL_TIM_Encoder_Start>
	HAL_LPTIM_Encoder_Start(&hlptim1, 0xFFFF);
 80016c2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80016c6:	484c      	ldr	r0, [pc, #304]	@ (80017f8 <main+0x190>)
 80016c8:	f002 f9de 	bl	8003a88 <HAL_LPTIM_Encoder_Start>
	Encodeur_Init();
 80016cc:	f000 fec4 	bl	8002458 <Encodeur_Init>
	Odom_Init(&odom);
 80016d0:	484a      	ldr	r0, [pc, #296]	@ (80017fc <main+0x194>)
 80016d2:	f001 fc2d 	bl	8002f30 <Odom_Init>
    /* ======================== START PWM ========================== */
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016d6:	2100      	movs	r1, #0
 80016d8:	4844      	ldr	r0, [pc, #272]	@ (80017ec <main+0x184>)
 80016da:	f004 f9fb 	bl	8005ad4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80016de:	2104      	movs	r1, #4
 80016e0:	4842      	ldr	r0, [pc, #264]	@ (80017ec <main+0x184>)
 80016e2:	f004 f9f7 	bl	8005ad4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80016e6:	2108      	movs	r1, #8
 80016e8:	4840      	ldr	r0, [pc, #256]	@ (80017ec <main+0x184>)
 80016ea:	f004 f9f3 	bl	8005ad4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80016ee:	210c      	movs	r1, #12
 80016f0:	483e      	ldr	r0, [pc, #248]	@ (80017ec <main+0x184>)
 80016f2:	f004 f9ef 	bl	8005ad4 <HAL_TIM_PWM_Start>

    /* ======================== CREATE TASKS ========================== */

    xTaskCreate(Task_Motors, "Motors", STACK_SIZE_MEDIUM, NULL, PRIO_MOTOR, &xTaskMotorsHandle);
 80016f6:	4b42      	ldr	r3, [pc, #264]	@ (8001800 <main+0x198>)
 80016f8:	9301      	str	r3, [sp, #4]
 80016fa:	230a      	movs	r3, #10
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	2300      	movs	r3, #0
 8001700:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001704:	493f      	ldr	r1, [pc, #252]	@ (8001804 <main+0x19c>)
 8001706:	4840      	ldr	r0, [pc, #256]	@ (8001808 <main+0x1a0>)
 8001708:	f006 fb5c 	bl	8007dc4 <xTaskCreate>
    xTaskCreate(Task_Control, "Control", STACK_SIZE_MEDIUM, NULL, PRIO_CTRL, &xTaskControlHandle);
 800170c:	4b3f      	ldr	r3, [pc, #252]	@ (800180c <main+0x1a4>)
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2305      	movs	r3, #5
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	2300      	movs	r3, #0
 8001716:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800171a:	493d      	ldr	r1, [pc, #244]	@ (8001810 <main+0x1a8>)
 800171c:	483d      	ldr	r0, [pc, #244]	@ (8001814 <main+0x1ac>)
 800171e:	f006 fb51 	bl	8007dc4 <xTaskCreate>
    xTaskCreate(Task_ToFs,  "ToFs",    STACK_SIZE_SMALL,  NULL, PRIO_TOF, &xTaskToFHandle);
 8001722:	4b3d      	ldr	r3, [pc, #244]	@ (8001818 <main+0x1b0>)
 8001724:	9301      	str	r3, [sp, #4]
 8001726:	2304      	movs	r3, #4
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2300      	movs	r3, #0
 800172c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001730:	493a      	ldr	r1, [pc, #232]	@ (800181c <main+0x1b4>)
 8001732:	483b      	ldr	r0, [pc, #236]	@ (8001820 <main+0x1b8>)
 8001734:	f006 fb46 	bl	8007dc4 <xTaskCreate>
    xTaskCreate(Task_Odom,  "Odom",    STACK_SIZE_SMALL,  NULL, PRIO_ODOM, &xTaskOdomHandle);
 8001738:	4b3a      	ldr	r3, [pc, #232]	@ (8001824 <main+0x1bc>)
 800173a:	9301      	str	r3, [sp, #4]
 800173c:	2306      	movs	r3, #6
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	2300      	movs	r3, #0
 8001742:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001746:	4938      	ldr	r1, [pc, #224]	@ (8001828 <main+0x1c0>)
 8001748:	4838      	ldr	r0, [pc, #224]	@ (800182c <main+0x1c4>)
 800174a:	f006 fb3b 	bl	8007dc4 <xTaskCreate>



	printf("\r\n================== TEST CONTROL MOTORs  ===============\r\n");
 800174e:	4838      	ldr	r0, [pc, #224]	@ (8001830 <main+0x1c8>)
 8001750:	f008 f978 	bl	8009a44 <puts>
	HAL_TIM_Base_Start(&htim1);
 8001754:	4825      	ldr	r0, [pc, #148]	@ (80017ec <main+0x184>)
 8001756:	f004 f8c7 	bl	80058e8 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800175a:	2100      	movs	r1, #0
 800175c:	4823      	ldr	r0, [pc, #140]	@ (80017ec <main+0x184>)
 800175e:	f004 f9b9 	bl	8005ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001762:	2104      	movs	r1, #4
 8001764:	4821      	ldr	r0, [pc, #132]	@ (80017ec <main+0x184>)
 8001766:	f004 f9b5 	bl	8005ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800176a:	2108      	movs	r1, #8
 800176c:	481f      	ldr	r0, [pc, #124]	@ (80017ec <main+0x184>)
 800176e:	f004 f9b1 	bl	8005ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001772:	210c      	movs	r1, #12
 8001774:	481d      	ldr	r0, [pc, #116]	@ (80017ec <main+0x184>)
 8001776:	f004 f9ad 	bl	8005ad4 <HAL_TIM_PWM_Start>


	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);   // M1 FWD
 800177a:	4b1c      	ldr	r3, [pc, #112]	@ (80017ec <main+0x184>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2200      	movs	r2, #0
 8001780:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);     // M1 REV OFF
 8001782:	4b1a      	ldr	r3, [pc, #104]	@ (80017ec <main+0x184>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2200      	movs	r2, #0
 8001788:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);     // M1 REV OFF
 800178a:	4b18      	ldr	r3, [pc, #96]	@ (80017ec <main+0x184>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2200      	movs	r2, #0
 8001790:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);     // M1 REV OFF
 8001792:	4b16      	ldr	r3, [pc, #88]	@ (80017ec <main+0x184>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2200      	movs	r2, #0
 8001798:	641a      	str	r2, [r3, #64]	@ 0x40

	uint32_t arr = htim1.Init.Period;
 800179a:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <main+0x184>)
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	60fb      	str	r3, [r7, #12]
	arr *= 0.80f;   // 20% duty cycle SAFE
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	ee07 3a90 	vmov	s15, r3
 80017a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017aa:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001834 <main+0x1cc>
 80017ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017b6:	ee17 3a90 	vmov	r3, s15
 80017ba:	60fb      	str	r3, [r7, #12]
	//	printf("M2 REV 20%%\r\n");
	//	HAL_Delay(3000);



	const char *msg = "Robot Motor Test Ready\r\n";
 80017bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <main+0x1d0>)
 80017be:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 80017c0:	68b8      	ldr	r0, [r7, #8]
 80017c2:	f7fe fd2d 	bl	8000220 <strlen>
 80017c6:	4603      	mov	r3, r0
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	2364      	movs	r3, #100	@ 0x64
 80017cc:	68b9      	ldr	r1, [r7, #8]
 80017ce:	481b      	ldr	r0, [pc, #108]	@ (800183c <main+0x1d4>)
 80017d0:	f005 fc12 	bl	8006ff8 <HAL_UART_Transmit>
	//uint8_t c;
	uint32_t last_update = HAL_GetTick();
 80017d4:	f001 fcf8 	bl	80031c8 <HAL_GetTick>
 80017d8:	6078      	str	r0, [r7, #4]


	vTaskStartScheduler();
 80017da:	f006 fc75 	bl	80080c8 <vTaskStartScheduler>
	/* USER CODE END 2 */

	//	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 80017de:	f7ff fba1 	bl	8000f24 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 80017e2:	f006 f9f9 	bl	8007bd8 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80017e6:	bf00      	nop
 80017e8:	e7fd      	b.n	80017e6 <main+0x17e>
 80017ea:	bf00      	nop
 80017ec:	200003a4 	.word	0x200003a4
 80017f0:	200002ec 	.word	0x200002ec
 80017f4:	200003f0 	.word	0x200003f0
 80017f8:	200002b4 	.word	0x200002b4
 80017fc:	20000348 	.word	0x20000348
 8001800:	2000032c 	.word	0x2000032c
 8001804:	0800c618 	.word	0x0800c618
 8001808:	080013e5 	.word	0x080013e5
 800180c:	20000330 	.word	0x20000330
 8001810:	0800c620 	.word	0x0800c620
 8001814:	0800140d 	.word	0x0800140d
 8001818:	20000334 	.word	0x20000334
 800181c:	0800c628 	.word	0x0800c628
 8001820:	080015ad 	.word	0x080015ad
 8001824:	20000338 	.word	0x20000338
 8001828:	0800c630 	.word	0x0800c630
 800182c:	080015c9 	.word	0x080015c9
 8001830:	0800c638 	.word	0x0800c638
 8001834:	3f4ccccd 	.word	0x3f4ccccd
 8001838:	0800c674 	.word	0x0800c674
 800183c:	200004d0 	.word	0x200004d0

08001840 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b09a      	sub	sp, #104	@ 0x68
 8001844:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001846:	f107 0320 	add.w	r3, r7, #32
 800184a:	2248      	movs	r2, #72	@ 0x48
 800184c:	2100      	movs	r1, #0
 800184e:	4618      	mov	r0, r3
 8001850:	f008 f9d8 	bl	8009c04 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001854:	1d3b      	adds	r3, r7, #4
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	605a      	str	r2, [r3, #4]
 800185c:	609a      	str	r2, [r3, #8]
 800185e:	60da      	str	r2, [r3, #12]
 8001860:	611a      	str	r2, [r3, #16]
 8001862:	615a      	str	r2, [r3, #20]
 8001864:	619a      	str	r2, [r3, #24]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001866:	4b26      	ldr	r3, [pc, #152]	@ (8001900 <SystemClock_Config+0xc0>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800186e:	4a24      	ldr	r2, [pc, #144]	@ (8001900 <SystemClock_Config+0xc0>)
 8001870:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	4b22      	ldr	r3, [pc, #136]	@ (8001900 <SystemClock_Config+0xc0>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800187e:	603b      	str	r3, [r7, #0]
 8001880:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001882:	2302      	movs	r3, #2
 8001884:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001886:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800188a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800188c:	2340      	movs	r3, #64	@ 0x40
 800188e:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001890:	2302      	movs	r3, #2
 8001892:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001894:	2302      	movs	r3, #2
 8001896:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001898:	2310      	movs	r3, #16
 800189a:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLN = 16;
 800189c:	2310      	movs	r3, #16
 800189e:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018a6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80018aa:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80018b0:	663b      	str	r3, [r7, #96]	@ 0x60
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b2:	f107 0320 	add.w	r3, r7, #32
 80018b6:	4618      	mov	r0, r3
 80018b8:	f002 fd54 	bl	8004364 <HAL_RCC_OscConfig>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <SystemClock_Config+0x86>
	{
		Error_Handler();
 80018c2:	f000 f84f 	bl	8001964 <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80018c6:	236f      	movs	r3, #111	@ 0x6f
 80018c8:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ca:	2303      	movs	r3, #3
 80018cc:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ce:	2300      	movs	r3, #0
 80018d0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018d6:	2300      	movs	r3, #0
 80018d8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 80018da:	2380      	movs	r3, #128	@ 0x80
 80018dc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	2103      	movs	r1, #3
 80018e6:	4618      	mov	r0, r3
 80018e8:	f003 f8b0 	bl	8004a4c <HAL_RCC_ClockConfig>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <SystemClock_Config+0xb6>
	{
		Error_Handler();
 80018f2:	f000 f837 	bl	8001964 <Error_Handler>
	}
}
 80018f6:	bf00      	nop
 80018f8:	3768      	adds	r7, #104	@ 0x68
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	58000400 	.word	0x58000400

08001904 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b094      	sub	sp, #80	@ 0x50
 8001908:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800190a:	463b      	mov	r3, r7
 800190c:	2250      	movs	r2, #80	@ 0x50
 800190e:	2100      	movs	r1, #0
 8001910:	4618      	mov	r0, r3
 8001912:	f008 f977 	bl	8009c04 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8001916:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800191a:	603b      	str	r3, [r7, #0]
	PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800191c:	2300      	movs	r3, #0
 800191e:	64bb      	str	r3, [r7, #72]	@ 0x48
	PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001920:	2310      	movs	r3, #16
 8001922:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001924:	463b      	mov	r3, r7
 8001926:	4618      	mov	r0, r3
 8001928:	f003 fcff 	bl	800532a <HAL_RCCEx_PeriphCLKConfig>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <PeriphCommonClock_Config+0x32>
	{
		Error_Handler();
 8001932:	f000 f817 	bl	8001964 <Error_Handler>
	}
	/* USER CODE BEGIN Smps */

	/* USER CODE END Smps */
}
 8001936:	bf00      	nop
 8001938:	3750      	adds	r7, #80	@ 0x50
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM16)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a04      	ldr	r2, [pc, #16]	@ (8001960 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d101      	bne.n	8001956 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8001952:	f001 fc25 	bl	80031a0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40014400 	.word	0x40014400

08001964 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001968:	b672      	cpsid	i
}
 800196a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <Error_Handler+0x8>

08001970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001974:	2200      	movs	r2, #0
 8001976:	210f      	movs	r1, #15
 8001978:	f06f 0001 	mvn.w	r0, #1
 800197c:	f001 fcf4 	bl	8003368 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}

08001984 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800198c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001990:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001992:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4313      	orrs	r3, r2
 800199a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800199c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4013      	ands	r3, r2
 80019a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019a8:	68fb      	ldr	r3, [r7, #12]
}
 80019aa:	bf00      	nop
 80019ac:	3714      	adds	r7, #20
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
	...

080019b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08e      	sub	sp, #56	@ 0x38
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80019c0:	2300      	movs	r3, #0
 80019c2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 80019c4:	2300      	movs	r3, #0
 80019c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	6879      	ldr	r1, [r7, #4]
 80019d2:	2019      	movs	r0, #25
 80019d4:	f001 fcc8 	bl	8003368 <HAL_NVIC_SetPriority>
  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80019d8:	2019      	movs	r0, #25
 80019da:	f001 fcdf 	bl	800339c <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 80019de:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80019e2:	f7ff ffcf 	bl	8001984 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019e6:	f107 020c 	add.w	r2, r7, #12
 80019ea:	f107 0310 	add.w	r3, r7, #16
 80019ee:	4611      	mov	r1, r2
 80019f0:	4618      	mov	r0, r3
 80019f2:	f003 fa17 	bl	8004e24 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80019f6:	f003 f9ff 	bl	8004df8 <HAL_RCC_GetPCLK2Freq>
 80019fa:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019fe:	4a21      	ldr	r2, [pc, #132]	@ (8001a84 <HAL_InitTick+0xcc>)
 8001a00:	fba2 2303 	umull	r2, r3, r2, r3
 8001a04:	0c9b      	lsrs	r3, r3, #18
 8001a06:	3b01      	subs	r3, #1
 8001a08:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8001a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a88 <HAL_InitTick+0xd0>)
 8001a0c:	4a1f      	ldr	r2, [pc, #124]	@ (8001a8c <HAL_InitTick+0xd4>)
 8001a0e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8001a10:	4b1d      	ldr	r3, [pc, #116]	@ (8001a88 <HAL_InitTick+0xd0>)
 8001a12:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a16:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8001a18:	4a1b      	ldr	r2, [pc, #108]	@ (8001a88 <HAL_InitTick+0xd0>)
 8001a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a1c:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8001a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a88 <HAL_InitTick+0xd0>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a24:	4b18      	ldr	r3, [pc, #96]	@ (8001a88 <HAL_InitTick+0xd0>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim16);
 8001a2a:	4817      	ldr	r0, [pc, #92]	@ (8001a88 <HAL_InitTick+0xd0>)
 8001a2c:	f003 ff04 	bl	8005838 <HAL_TIM_Base_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8001a36:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d11b      	bne.n	8001a76 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 8001a3e:	4812      	ldr	r0, [pc, #72]	@ (8001a88 <HAL_InitTick+0xd0>)
 8001a40:	f003 ff98 	bl	8005974 <HAL_TIM_Base_Start_IT>
 8001a44:	4603      	mov	r3, r0
 8001a46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8001a4a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d111      	bne.n	8001a76 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001a52:	2019      	movs	r0, #25
 8001a54:	f001 fca2 	bl	800339c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b0f      	cmp	r3, #15
 8001a5c:	d808      	bhi.n	8001a70 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	6879      	ldr	r1, [r7, #4]
 8001a62:	2019      	movs	r0, #25
 8001a64:	f001 fc80 	bl	8003368 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a68:	4a09      	ldr	r2, [pc, #36]	@ (8001a90 <HAL_InitTick+0xd8>)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	e002      	b.n	8001a76 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8001a76:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3738      	adds	r7, #56	@ 0x38
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	431bde83 	.word	0x431bde83
 8001a88:	20000354 	.word	0x20000354
 8001a8c:	40014400 	.word	0x40014400
 8001a90:	20000018 	.word	0x20000018

08001a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <NMI_Handler+0x4>

08001a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <HardFault_Handler+0x4>

08001aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <MemManage_Handler+0x4>

08001aac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <BusFault_Handler+0x4>

08001ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <UsageFault_Handler+0x4>

08001abc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001ace:	2001      	movs	r0, #1
 8001ad0:	f001 fde2 	bl	8003698 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  if (htim1.Instance != NULL)
 8001adc:	4b07      	ldr	r3, [pc, #28]	@ (8001afc <TIM1_UP_TIM16_IRQHandler+0x24>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d002      	beq.n	8001aea <TIM1_UP_TIM16_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 8001ae4:	4805      	ldr	r0, [pc, #20]	@ (8001afc <TIM1_UP_TIM16_IRQHandler+0x24>)
 8001ae6:	f004 fa03 	bl	8005ef0 <HAL_TIM_IRQHandler>
  }
  if (htim16.Instance != NULL)
 8001aea:	4b05      	ldr	r3, [pc, #20]	@ (8001b00 <TIM1_UP_TIM16_IRQHandler+0x28>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d002      	beq.n	8001af8 <TIM1_UP_TIM16_IRQHandler+0x20>
  {
    HAL_TIM_IRQHandler(&htim16);
 8001af2:	4803      	ldr	r0, [pc, #12]	@ (8001b00 <TIM1_UP_TIM16_IRQHandler+0x28>)
 8001af4:	f004 f9fc 	bl	8005ef0 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	200003a4 	.word	0x200003a4
 8001b00:	20000354 	.word	0x20000354

08001b04 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  if (htim1.Instance != NULL)
 8001b08:	4b04      	ldr	r3, [pc, #16]	@ (8001b1c <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d002      	beq.n	8001b16 <TIM1_TRG_COM_TIM17_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 8001b10:	4802      	ldr	r0, [pc, #8]	@ (8001b1c <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8001b12:	f004 f9ed 	bl	8005ef0 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	200003a4 	.word	0x200003a4

08001b20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return 1;
 8001b24:	2301      	movs	r3, #1
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <_kill>:

int _kill(int pid, int sig)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b3a:	f008 f913 	bl	8009d64 <__errno>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2216      	movs	r2, #22
 8001b42:	601a      	str	r2, [r3, #0]
  return -1;
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <_exit>:

void _exit (int status)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b58:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ffe7 	bl	8001b30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b62:	bf00      	nop
 8001b64:	e7fd      	b.n	8001b62 <_exit+0x12>

08001b66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b086      	sub	sp, #24
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	60f8      	str	r0, [r7, #12]
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	e00a      	b.n	8001b8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b78:	f3af 8000 	nop.w
 8001b7c:	4601      	mov	r1, r0
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	1c5a      	adds	r2, r3, #1
 8001b82:	60ba      	str	r2, [r7, #8]
 8001b84:	b2ca      	uxtb	r2, r1
 8001b86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	dbf0      	blt.n	8001b78 <_read+0x12>
  }

  return len;
 8001b96:	687b      	ldr	r3, [r7, #4]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	e009      	b.n	8001bc6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1c5a      	adds	r2, r3, #1
 8001bb6:	60ba      	str	r2, [r7, #8]
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff fc00 	bl	80013c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	617b      	str	r3, [r7, #20]
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	dbf1      	blt.n	8001bb2 <_write+0x12>
  }
  return len;
 8001bce:	687b      	ldr	r3, [r7, #4]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <_close>:

int _close(int file)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001be0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c00:	605a      	str	r2, [r3, #4]
  return 0;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <_isatty>:

int _isatty(int file)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c18:	2301      	movs	r3, #1
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c26:	b480      	push	{r7}
 8001c28:	b085      	sub	sp, #20
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	60f8      	str	r0, [r7, #12]
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c32:	2300      	movs	r3, #0
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c48:	4a14      	ldr	r2, [pc, #80]	@ (8001c9c <_sbrk+0x5c>)
 8001c4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <_sbrk+0x60>)
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c54:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d102      	bne.n	8001c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <_sbrk+0x64>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ca8 <_sbrk+0x68>)
 8001c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c62:	4b10      	ldr	r3, [pc, #64]	@ (8001ca4 <_sbrk+0x64>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d207      	bcs.n	8001c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c70:	f008 f878 	bl	8009d64 <__errno>
 8001c74:	4603      	mov	r3, r0
 8001c76:	220c      	movs	r2, #12
 8001c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7e:	e009      	b.n	8001c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c80:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <_sbrk+0x64>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c86:	4b07      	ldr	r3, [pc, #28]	@ (8001ca4 <_sbrk+0x64>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <_sbrk+0x64>)
 8001c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c92:	68fb      	ldr	r3, [r7, #12]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20030000 	.word	0x20030000
 8001ca0:	00000400 	.word	0x00000400
 8001ca4:	200003a0 	.word	0x200003a0
 8001ca8:	20001410 	.word	0x20001410

08001cac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001cb0:	4b24      	ldr	r3, [pc, #144]	@ (8001d44 <SystemInit+0x98>)
 8001cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cb6:	4a23      	ldr	r2, [pc, #140]	@ (8001d44 <SystemInit+0x98>)
 8001cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001cc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cca:	f043 0301 	orr.w	r3, r3, #1
 8001cce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001cd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cd4:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8001cd8:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001cda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ce4:	4b18      	ldr	r3, [pc, #96]	@ (8001d48 <SystemInit+0x9c>)
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001cea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cf2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cf6:	f023 0305 	bic.w	r3, r3, #5
 8001cfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001cfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d0a:	f023 0301 	bic.w	r3, r3, #1
 8001d0e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001d12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d16:	4a0d      	ldr	r2, [pc, #52]	@ (8001d4c <SystemInit+0xa0>)
 8001d18:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001d1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d1e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d4c <SystemInit+0xa0>)
 8001d20:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d30:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d36:	2200      	movs	r2, #0
 8001d38:	619a      	str	r2, [r3, #24]
}
 8001d3a:	bf00      	nop
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000ed00 	.word	0xe000ed00
 8001d48:	faf6fefb 	.word	0xfaf6fefb
 8001d4c:	22041000 	.word	0x22041000

08001d50 <LL_AHB2_GRP1_EnableClock>:
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d5c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d6c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4013      	ands	r3, r2
 8001d72:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d74:	68fb      	ldr	r3, [r7, #12]
}
 8001d76:	bf00      	nop
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <LL_APB1_GRP1_EnableClock>:
{
 8001d82:	b480      	push	{r7}
 8001d84:	b085      	sub	sp, #20
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001d8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d8e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001d9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d9e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4013      	ands	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001da6:	68fb      	ldr	r3, [r7, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <LL_APB2_GRP1_EnableClock>:
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dc0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dc2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dd0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
}
 8001dda:	bf00      	nop
 8001ddc:	3714      	adds	r7, #20
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
	...

08001de8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b09c      	sub	sp, #112	@ 0x70
 8001dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dee:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dfc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e08:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
 8001e18:	615a      	str	r2, [r3, #20]
 8001e1a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	2234      	movs	r2, #52	@ 0x34
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f007 feee 	bl	8009c04 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e28:	4b59      	ldr	r3, [pc, #356]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e2a:	4a5a      	ldr	r2, [pc, #360]	@ (8001f94 <MX_TIM1_Init+0x1ac>)
 8001e2c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e2e:	4b58      	ldr	r3, [pc, #352]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e34:	4b56      	ldr	r3, [pc, #344]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3200-1;
 8001e3a:	4b55      	ldr	r3, [pc, #340]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e3c:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8001e40:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e42:	4b53      	ldr	r3, [pc, #332]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e48:	4b51      	ldr	r3, [pc, #324]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e4e:	4b50      	ldr	r3, [pc, #320]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e54:	484e      	ldr	r0, [pc, #312]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e56:	f003 fcef 	bl	8005838 <HAL_TIM_Base_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001e60:	f7ff fd80 	bl	8001964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e68:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e6a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4847      	ldr	r0, [pc, #284]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e72:	f004 fa59 	bl	8006328 <HAL_TIM_ConfigClockSource>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001e7c:	f7ff fd72 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e80:	4843      	ldr	r0, [pc, #268]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001e82:	f003 fdc5 	bl	8005a10 <HAL_TIM_PWM_Init>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001e8c:	f7ff fd6a 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e90:	2300      	movs	r3, #0
 8001e92:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e94:	2300      	movs	r3, #0
 8001e96:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e9c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	483b      	ldr	r0, [pc, #236]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001ea4:	f004 fedc 	bl	8006c60 <HAL_TIMEx_MasterConfigSynchronization>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001eae:	f7ff fd59 	bl	8001964 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eb2:	2360      	movs	r3, #96	@ 0x60
 8001eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 1600;
 8001eb6:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8001eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ed0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	482d      	ldr	r0, [pc, #180]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001eda:	f004 f911 	bl	8006100 <HAL_TIM_PWM_ConfigChannel>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001ee4:	f7ff fd3e 	bl	8001964 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001eec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ef0:	2204      	movs	r2, #4
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4826      	ldr	r0, [pc, #152]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001ef6:	f004 f903 	bl	8006100 <HAL_TIM_PWM_ConfigChannel>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8001f00:	f7ff fd30 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f04:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f08:	2208      	movs	r2, #8
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4820      	ldr	r0, [pc, #128]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001f0e:	f004 f8f7 	bl	8006100 <HAL_TIM_PWM_ConfigChannel>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8001f18:	f7ff fd24 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f1c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f20:	220c      	movs	r2, #12
 8001f22:	4619      	mov	r1, r3
 8001f24:	481a      	ldr	r0, [pc, #104]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001f26:	f004 f8eb 	bl	8006100 <HAL_TIM_PWM_ConfigChannel>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8001f30:	f7ff fd18 	bl	8001964 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f40:	2300      	movs	r3, #0
 8001f42:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f44:	2300      	movs	r3, #0
 8001f46:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f4c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001f52:	2300      	movs	r3, #0
 8001f54:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f56:	2300      	movs	r3, #0
 8001f58:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001f64:	2300      	movs	r3, #0
 8001f66:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f6c:	1d3b      	adds	r3, r7, #4
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4807      	ldr	r0, [pc, #28]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001f72:	f004 fed5 	bl	8006d20 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 8001f7c:	f7ff fcf2 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f80:	4803      	ldr	r0, [pc, #12]	@ (8001f90 <MX_TIM1_Init+0x1a8>)
 8001f82:	f000 f8ad 	bl	80020e0 <HAL_TIM_MspPostInit>

}
 8001f86:	bf00      	nop
 8001f88:	3770      	adds	r7, #112	@ 0x70
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200003a4 	.word	0x200003a4
 8001f94:	40012c00 	.word	0x40012c00

08001f98 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08c      	sub	sp, #48	@ 0x30
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f9e:	f107 030c 	add.w	r3, r7, #12
 8001fa2:	2224      	movs	r2, #36	@ 0x24
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f007 fe2c 	bl	8009c04 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fac:	463b      	mov	r3, r7
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	605a      	str	r2, [r3, #4]
 8001fb4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fb6:	4b21      	ldr	r3, [pc, #132]	@ (800203c <MX_TIM2_Init+0xa4>)
 8001fb8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fbc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800203c <MX_TIM2_Init+0xa4>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800203c <MX_TIM2_Init+0xa4>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001fca:	4b1c      	ldr	r3, [pc, #112]	@ (800203c <MX_TIM2_Init+0xa4>)
 8001fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fd0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800203c <MX_TIM2_Init+0xa4>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd8:	4b18      	ldr	r3, [pc, #96]	@ (800203c <MX_TIM2_Init+0xa4>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ffe:	2300      	movs	r3, #0
 8002000:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002002:	f107 030c 	add.w	r3, r7, #12
 8002006:	4619      	mov	r1, r3
 8002008:	480c      	ldr	r0, [pc, #48]	@ (800203c <MX_TIM2_Init+0xa4>)
 800200a:	f003 fe3d 	bl	8005c88 <HAL_TIM_Encoder_Init>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002014:	f7ff fca6 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002018:	2300      	movs	r3, #0
 800201a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800201c:	2300      	movs	r3, #0
 800201e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002020:	463b      	mov	r3, r7
 8002022:	4619      	mov	r1, r3
 8002024:	4805      	ldr	r0, [pc, #20]	@ (800203c <MX_TIM2_Init+0xa4>)
 8002026:	f004 fe1b 	bl	8006c60 <HAL_TIMEx_MasterConfigSynchronization>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002030:	f7ff fc98 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002034:	bf00      	nop
 8002036:	3730      	adds	r7, #48	@ 0x30
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	200003f0 	.word	0x200003f0

08002040 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a0d      	ldr	r2, [pc, #52]	@ (8002084 <HAL_TIM_Base_MspInit+0x44>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d113      	bne.n	800207a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002052:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002056:	f7ff fead 	bl	8001db4 <LL_APB2_GRP1_EnableClock>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 15, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	210f      	movs	r1, #15
 800205e:	2019      	movs	r0, #25
 8002060:	f001 f982 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002064:	2019      	movs	r0, #25
 8002066:	f001 f999 	bl	800339c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2105      	movs	r1, #5
 800206e:	201a      	movs	r0, #26
 8002070:	f001 f97a 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002074:	201a      	movs	r0, #26
 8002076:	f001 f991 	bl	800339c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40012c00 	.word	0x40012c00

08002088 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b088      	sub	sp, #32
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 030c 	add.w	r3, r7, #12
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020a8:	d116      	bne.n	80020d8 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020aa:	2001      	movs	r0, #1
 80020ac:	f7ff fe69 	bl	8001d82 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b0:	2001      	movs	r0, #1
 80020b2:	f7ff fe4d 	bl	8001d50 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80020b6:	2303      	movs	r3, #3
 80020b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020c6:	2301      	movs	r3, #1
 80020c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ca:	f107 030c 	add.w	r3, r7, #12
 80020ce:	4619      	mov	r1, r3
 80020d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020d4:	f001 f970 	bl	80033b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80020d8:	bf00      	nop
 80020da:	3720      	adds	r7, #32
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b088      	sub	sp, #32
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	f107 030c 	add.w	r3, r7, #12
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002134 <HAL_TIM_MspPostInit+0x54>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d114      	bne.n	800212c <HAL_TIM_MspPostInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002102:	2001      	movs	r0, #1
 8002104:	f7ff fe24 	bl	8001d50 <LL_AHB2_GRP1_EnableClock>
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002108:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800210c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210e:	2302      	movs	r3, #2
 8002110:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002116:	2300      	movs	r3, #0
 8002118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800211a:	2301      	movs	r3, #1
 800211c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800211e:	f107 030c 	add.w	r3, r7, #12
 8002122:	4619      	mov	r1, r3
 8002124:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002128:	f001 f946 	bl	80033b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800212c:	bf00      	nop
 800212e:	3720      	adds	r7, #32
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40012c00 	.word	0x40012c00

08002138 <LL_AHB2_GRP1_EnableClock>:
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002140:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002144:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002146:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4313      	orrs	r3, r2
 800214e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002150:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002154:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4013      	ands	r3, r2
 800215a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800215c:	68fb      	ldr	r3, [r7, #12]
}
 800215e:	bf00      	nop
 8002160:	3714      	adds	r7, #20
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <LL_APB1_GRP2_EnableClock>:
{
 800216a:	b480      	push	{r7}
 800216c:	b085      	sub	sp, #20
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002176:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002178:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4313      	orrs	r3, r2
 8002180:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002182:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002186:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4013      	ands	r3, r2
 800218c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800218e:	68fb      	ldr	r3, [r7, #12]
}
 8002190:	bf00      	nop
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <LL_APB2_GRP1_EnableClock>:
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80021a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021a8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80021aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80021b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4013      	ands	r3, r2
 80021be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021c0:	68fb      	ldr	r3, [r7, #12]
}
 80021c2:	bf00      	nop
 80021c4:	3714      	adds	r7, #20
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
	...

080021d0 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80021d4:	4b22      	ldr	r3, [pc, #136]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 80021d6:	4a23      	ldr	r2, [pc, #140]	@ (8002264 <MX_LPUART1_UART_Init+0x94>)
 80021d8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80021da:	4b21      	ldr	r3, [pc, #132]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 80021dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021e0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80021e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80021ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80021f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 80021f6:	220c      	movs	r2, #12
 80021f8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021fa:	4b19      	ldr	r3, [pc, #100]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002200:	4b17      	ldr	r3, [pc, #92]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 8002202:	2200      	movs	r2, #0
 8002204:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002206:	4b16      	ldr	r3, [pc, #88]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 8002208:	2200      	movs	r2, #0
 800220a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800220c:	4b14      	ldr	r3, [pc, #80]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 800220e:	2200      	movs	r2, #0
 8002210:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002212:	4b13      	ldr	r3, [pc, #76]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 8002214:	2200      	movs	r2, #0
 8002216:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002218:	4811      	ldr	r0, [pc, #68]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 800221a:	f004 fe45 	bl	8006ea8 <HAL_UART_Init>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002224:	f7ff fb9e 	bl	8001964 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002228:	2100      	movs	r1, #0
 800222a:	480d      	ldr	r0, [pc, #52]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 800222c:	f005 fbf2 	bl	8007a14 <HAL_UARTEx_SetTxFifoThreshold>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002236:	f7ff fb95 	bl	8001964 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800223a:	2100      	movs	r1, #0
 800223c:	4808      	ldr	r0, [pc, #32]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 800223e:	f005 fc27 	bl	8007a90 <HAL_UARTEx_SetRxFifoThreshold>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002248:	f7ff fb8c 	bl	8001964 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800224c:	4804      	ldr	r0, [pc, #16]	@ (8002260 <MX_LPUART1_UART_Init+0x90>)
 800224e:	f005 fba8 	bl	80079a2 <HAL_UARTEx_DisableFifoMode>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002258:	f7ff fb84 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	2000043c 	.word	0x2000043c
 8002264:	40008000 	.word	0x40008000

08002268 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800226c:	4b22      	ldr	r3, [pc, #136]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 800226e:	4a23      	ldr	r2, [pc, #140]	@ (80022fc <MX_USART1_UART_Init+0x94>)
 8002270:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002272:	4b21      	ldr	r3, [pc, #132]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 8002274:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002278:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800227a:	4b1f      	ldr	r3, [pc, #124]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002280:	4b1d      	ldr	r3, [pc, #116]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 8002282:	2200      	movs	r2, #0
 8002284:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002286:	4b1c      	ldr	r3, [pc, #112]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 8002288:	2200      	movs	r2, #0
 800228a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800228c:	4b1a      	ldr	r3, [pc, #104]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 800228e:	220c      	movs	r2, #12
 8002290:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002292:	4b19      	ldr	r3, [pc, #100]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 8002294:	2200      	movs	r2, #0
 8002296:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002298:	4b17      	ldr	r3, [pc, #92]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 800229a:	2200      	movs	r2, #0
 800229c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800229e:	4b16      	ldr	r3, [pc, #88]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022a4:	4b14      	ldr	r3, [pc, #80]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022aa:	4b13      	ldr	r3, [pc, #76]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80022b0:	4811      	ldr	r0, [pc, #68]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 80022b2:	f004 fe49 	bl	8006f48 <HAL_HalfDuplex_Init>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80022bc:	f7ff fb52 	bl	8001964 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022c0:	2100      	movs	r1, #0
 80022c2:	480d      	ldr	r0, [pc, #52]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 80022c4:	f005 fba6 	bl	8007a14 <HAL_UARTEx_SetTxFifoThreshold>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80022ce:	f7ff fb49 	bl	8001964 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022d2:	2100      	movs	r1, #0
 80022d4:	4808      	ldr	r0, [pc, #32]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 80022d6:	f005 fbdb 	bl	8007a90 <HAL_UARTEx_SetRxFifoThreshold>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80022e0:	f7ff fb40 	bl	8001964 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80022e4:	4804      	ldr	r0, [pc, #16]	@ (80022f8 <MX_USART1_UART_Init+0x90>)
 80022e6:	f005 fb5c 	bl	80079a2 <HAL_UARTEx_DisableFifoMode>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80022f0:	f7ff fb38 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022f4:	bf00      	nop
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	200004d0 	.word	0x200004d0
 80022fc:	40013800 	.word	0x40013800

08002300 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b09c      	sub	sp, #112	@ 0x70
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002308:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	60da      	str	r2, [r3, #12]
 8002316:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002318:	f107 030c 	add.w	r3, r7, #12
 800231c:	2250      	movs	r2, #80	@ 0x50
 800231e:	2100      	movs	r1, #0
 8002320:	4618      	mov	r0, r3
 8002322:	f007 fc6f 	bl	8009c04 <memset>
  if(uartHandle->Instance==LPUART1)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a2b      	ldr	r2, [pc, #172]	@ (80023d8 <HAL_UART_MspInit+0xd8>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d125      	bne.n	800237c <HAL_UART_MspInit+0x7c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002330:	2302      	movs	r3, #2
 8002332:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002334:	2300      	movs	r3, #0
 8002336:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002338:	f107 030c 	add.w	r3, r7, #12
 800233c:	4618      	mov	r0, r3
 800233e:	f002 fff4 	bl	800532a <HAL_RCCEx_PeriphCLKConfig>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002348:	f7ff fb0c 	bl	8001964 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800234c:	2001      	movs	r0, #1
 800234e:	f7ff ff0c 	bl	800216a <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	2001      	movs	r0, #1
 8002354:	f7ff fef0 	bl	8002138 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002358:	230c      	movs	r3, #12
 800235a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235c:	2302      	movs	r3, #2
 800235e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002364:	2300      	movs	r3, #0
 8002366:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002368:	2308      	movs	r3, #8
 800236a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002370:	4619      	mov	r1, r3
 8002372:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002376:	f001 f81f 	bl	80033b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800237a:	e029      	b.n	80023d0 <HAL_UART_MspInit+0xd0>
  else if(uartHandle->Instance==USART1)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a16      	ldr	r2, [pc, #88]	@ (80023dc <HAL_UART_MspInit+0xdc>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d124      	bne.n	80023d0 <HAL_UART_MspInit+0xd0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002386:	2301      	movs	r3, #1
 8002388:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800238a:	2300      	movs	r3, #0
 800238c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	4618      	mov	r0, r3
 8002394:	f002 ffc9 	bl	800532a <HAL_RCCEx_PeriphCLKConfig>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_UART_MspInit+0xa2>
      Error_Handler();
 800239e:	f7ff fae1 	bl	8001964 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80023a2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80023a6:	f7ff fef9 	bl	800219c <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023aa:	2002      	movs	r0, #2
 80023ac:	f7ff fec4 	bl	8002138 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023b0:	2340      	movs	r3, #64	@ 0x40
 80023b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023b4:	2312      	movs	r3, #18
 80023b6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023b8:	2301      	movs	r3, #1
 80023ba:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023bc:	2300      	movs	r3, #0
 80023be:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023c0:	2307      	movs	r3, #7
 80023c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80023c8:	4619      	mov	r1, r3
 80023ca:	4805      	ldr	r0, [pc, #20]	@ (80023e0 <HAL_UART_MspInit+0xe0>)
 80023cc:	f000 fff4 	bl	80033b8 <HAL_GPIO_Init>
}
 80023d0:	bf00      	nop
 80023d2:	3770      	adds	r7, #112	@ 0x70
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40008000 	.word	0x40008000
 80023dc:	40013800 	.word	0x40013800
 80023e0:	48000400 	.word	0x48000400

080023e4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80023e4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023e6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023e8:	3304      	adds	r3, #4

080023ea <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023ea:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023ec:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80023ee:	d3f9      	bcc.n	80023e4 <CopyDataInit>
  bx lr
 80023f0:	4770      	bx	lr

080023f2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80023f2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80023f4:	3004      	adds	r0, #4

080023f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80023f6:	4288      	cmp	r0, r1
  bcc FillZerobss
 80023f8:	d3fb      	bcc.n	80023f2 <FillZerobss>
  bx lr
 80023fa:	4770      	bx	lr

080023fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80023fc:	480c      	ldr	r0, [pc, #48]	@ (8002430 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80023fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002400:	f7ff fc54 	bl	8001cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002404:	480b      	ldr	r0, [pc, #44]	@ (8002434 <LoopForever+0x6>)
 8002406:	490c      	ldr	r1, [pc, #48]	@ (8002438 <LoopForever+0xa>)
 8002408:	4a0c      	ldr	r2, [pc, #48]	@ (800243c <LoopForever+0xe>)
 800240a:	2300      	movs	r3, #0
 800240c:	f7ff ffed 	bl	80023ea <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002410:	480b      	ldr	r0, [pc, #44]	@ (8002440 <LoopForever+0x12>)
 8002412:	490c      	ldr	r1, [pc, #48]	@ (8002444 <LoopForever+0x16>)
 8002414:	4a0c      	ldr	r2, [pc, #48]	@ (8002448 <LoopForever+0x1a>)
 8002416:	2300      	movs	r3, #0
 8002418:	f7ff ffe7 	bl	80023ea <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800241c:	480b      	ldr	r0, [pc, #44]	@ (800244c <LoopForever+0x1e>)
 800241e:	490c      	ldr	r1, [pc, #48]	@ (8002450 <LoopForever+0x22>)
 8002420:	2300      	movs	r3, #0
 8002422:	f7ff ffe8 	bl	80023f6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002426:	f007 fca3 	bl	8009d70 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800242a:	f7ff f91d 	bl	8001668 <main>

0800242e <LoopForever>:

LoopForever:
  b LoopForever
 800242e:	e7fe      	b.n	800242e <LoopForever>
  ldr   r0, =_estack
 8002430:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002434:	20000008 	.word	0x20000008
 8002438:	200001ec 	.word	0x200001ec
 800243c:	0800cee0 	.word	0x0800cee0
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002440:	20030000 	.word	0x20030000
 8002444:	20030000 	.word	0x20030000
 8002448:	0800d0c4 	.word	0x0800d0c4
  INIT_BSS _sbss, _ebss
 800244c:	200001ec 	.word	0x200001ec
 8002450:	20001410 	.word	0x20001410

08002454 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002454:	e7fe      	b.n	8002454 <ADC1_IRQHandler>
	...

08002458 <Encodeur_Init>:

static int32_t last_tim2 = 0;
static int32_t last_lptim1 = 0;

void Encodeur_Init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
    // Reset software
    last_tim2 = 0;
 800245c:	4b0c      	ldr	r3, [pc, #48]	@ (8002490 <Encodeur_Init+0x38>)
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]
    last_lptim1 = 0;
 8002462:	4b0c      	ldr	r3, [pc, #48]	@ (8002494 <Encodeur_Init+0x3c>)
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]

    // Reset hardware counters
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002468:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <Encodeur_Init+0x40>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2200      	movs	r2, #0
 800246e:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_LPTIM_Counter_Start(&hlptim1,0xFFFF); // si pas dj lanc par CubeMX
 8002470:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002474:	4809      	ldr	r0, [pc, #36]	@ (800249c <Encodeur_Init+0x44>)
 8002476:	f001 fb53 	bl	8003b20 <HAL_LPTIM_Counter_Start>

    // Start encoder interfaces
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800247a:	213c      	movs	r1, #60	@ 0x3c
 800247c:	4806      	ldr	r0, [pc, #24]	@ (8002498 <Encodeur_Init+0x40>)
 800247e:	f003 fca9 	bl	8005dd4 <HAL_TIM_Encoder_Start>

    // Mode X4 : lecture sur les 2 signaux
    HAL_LPTIM_Encoder_Start(&hlptim1, 0xFFFF);
 8002482:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002486:	4805      	ldr	r0, [pc, #20]	@ (800249c <Encodeur_Init+0x44>)
 8002488:	f001 fafe 	bl	8003a88 <HAL_LPTIM_Encoder_Start>
}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000564 	.word	0x20000564
 8002494:	20000568 	.word	0x20000568
 8002498:	200003f0 	.word	0x200003f0
 800249c:	200002b4 	.word	0x200002b4

080024a0 <Encodeur_Read>:

void Encodeur_Read(Encodeur_t *enc)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
    // Lire les 2 compteurs
    int32_t now_left  = __HAL_TIM_GET_COUNTER(&htim2);
 80024a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002518 <Encodeur_Read+0x78>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ae:	617b      	str	r3, [r7, #20]
    int32_t now_right = HAL_LPTIM_ReadCounter(&hlptim1);
 80024b0:	481a      	ldr	r0, [pc, #104]	@ (800251c <Encodeur_Read+0x7c>)
 80024b2:	f001 fb79 	bl	8003ba8 <HAL_LPTIM_ReadCounter>
 80024b6:	4603      	mov	r3, r0
 80024b8:	613b      	str	r3, [r7, #16]

    // Calculer les deltas (signed)
    int16_t d_left  = (int16_t)(now_left  - last_tim2);
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	b29a      	uxth	r2, r3
 80024be:	4b18      	ldr	r3, [pc, #96]	@ (8002520 <Encodeur_Read+0x80>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	81fb      	strh	r3, [r7, #14]
    int16_t d_right = (int16_t)(now_right - last_lptim1);
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	4b15      	ldr	r3, [pc, #84]	@ (8002524 <Encodeur_Read+0x84>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	81bb      	strh	r3, [r7, #12]

    last_tim2   = now_left;
 80024da:	4a11      	ldr	r2, [pc, #68]	@ (8002520 <Encodeur_Read+0x80>)
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	6013      	str	r3, [r2, #0]
    last_lptim1 = now_right;
 80024e0:	4a10      	ldr	r2, [pc, #64]	@ (8002524 <Encodeur_Read+0x84>)
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	6013      	str	r3, [r2, #0]

    enc->delta_left  = d_left;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	89fa      	ldrh	r2, [r7, #14]
 80024ea:	801a      	strh	r2, [r3, #0]
    enc->delta_right = d_right;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	89ba      	ldrh	r2, [r7, #12]
 80024f0:	805a      	strh	r2, [r3, #2]

    // Cumuls
    enc->total_left  += d_left;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024fa:	441a      	add	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	605a      	str	r2, [r3, #4]
    enc->total_right += d_right;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002508:	441a      	add	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	609a      	str	r2, [r3, #8]
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	200003f0 	.word	0x200003f0
 800251c:	200002b4 	.word	0x200002b4
 8002520:	20000564 	.word	0x20000564
 8002524:	20000568 	.word	0x20000568

08002528 <Motor_Init>:

// ---------------------------------------------------------------------------
// INIT
// ---------------------------------------------------------------------------
void Motor_Init(h_Motor_t *hMotors, TIM_HandleTypeDef *htim)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
    hMotors->htim_pwm = htim;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	61da      	str	r2, [r3, #28]

    // Ramp settings
    hMotors->speed_ramp1 = 20;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2214      	movs	r2, #20
 800253c:	615a      	str	r2, [r3, #20]
    hMotors->speed_ramp2 = 20;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2214      	movs	r2, #20
 8002542:	619a      	str	r2, [r3, #24]

    hMotors->current_speed1 = 0;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	60da      	str	r2, [r3, #12]
    hMotors->current_speed2 = 0;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	611a      	str	r2, [r3, #16]
    hMotors->target_speed1  = 0;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	605a      	str	r2, [r3, #4]
    hMotors->target_speed2  = 0;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]

    hMotors->mode_mot1 = STANDBY_MODE;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	701a      	strb	r2, [r3, #0]
    hMotors->mode_mot2 = STANDBY_MODE;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	705a      	strb	r2, [r3, #1]

    // Start PWM on ALL channels used
    HAL_TIM_PWM_Start(htim, hMotors->m1_forward_channel);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a1b      	ldr	r3, [r3, #32]
 800256c:	4619      	mov	r1, r3
 800256e:	6838      	ldr	r0, [r7, #0]
 8002570:	f003 fab0 	bl	8005ad4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, hMotors->m1_reverse_channel);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002578:	4619      	mov	r1, r3
 800257a:	6838      	ldr	r0, [r7, #0]
 800257c:	f003 faaa 	bl	8005ad4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, hMotors->m2_forward_channel);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002584:	4619      	mov	r1, r3
 8002586:	6838      	ldr	r0, [r7, #0]
 8002588:	f003 faa4 	bl	8005ad4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, hMotors->m2_reverse_channel);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002590:	4619      	mov	r1, r3
 8002592:	6838      	ldr	r0, [r7, #0]
 8002594:	f003 fa9e 	bl	8005ad4 <HAL_TIM_PWM_Start>

    Motor_SetMode(hMotors);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 f804 	bl	80025a6 <Motor_SetMode>
}
 800259e:	bf00      	nop
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <Motor_SetMode>:

// ---------------------------------------------------------------------------
// MOTOR MODE SWITCH
// ---------------------------------------------------------------------------
void Motor_SetMode(h_Motor_t *hMotors)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b085      	sub	sp, #20
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
    uint32_t ARR = hMotors->htim_pwm->Init.Period;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	60fb      	str	r3, [r7, #12]

    // ----------------- MOT1 -------------------
    switch (hMotors->mode_mot1)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d077      	beq.n	80026ae <Motor_SetMode+0x108>
 80025be:	2b03      	cmp	r3, #3
 80025c0:	f300 80e4 	bgt.w	800278c <Motor_SetMode+0x1e6>
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d002      	beq.n	80025ce <Motor_SetMode+0x28>
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d038      	beq.n	800263e <Motor_SetMode+0x98>
 80025cc:	e0de      	b.n	800278c <Motor_SetMode+0x1e6>
    {
        case FORWARD_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d105      	bne.n	80025e2 <Motor_SetMode+0x3c>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2200      	movs	r2, #0
 80025de:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80025e0:	e143      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d105      	bne.n	80025f6 <Motor_SetMode+0x50>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	2300      	movs	r3, #0
 80025f2:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 80025f4:	e139      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fa:	2b08      	cmp	r3, #8
 80025fc:	d105      	bne.n	800260a <Motor_SetMode+0x64>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	2300      	movs	r3, #0
 8002606:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 8002608:	e12f      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260e:	2b0c      	cmp	r3, #12
 8002610:	d105      	bne.n	800261e <Motor_SetMode+0x78>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	2300      	movs	r3, #0
 800261a:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 800261c:	e125      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002622:	2b10      	cmp	r3, #16
 8002624:	d105      	bne.n	8002632 <Motor_SetMode+0x8c>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	2300      	movs	r3, #0
 800262e:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8002630:	e11b      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	2300      	movs	r3, #0
 800263a:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 800263c:	e115      	b.n	800286a <Motor_SetMode+0x2c4>

        case REVERSE_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d105      	bne.n	8002652 <Motor_SetMode+0xac>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2200      	movs	r2, #0
 800264e:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8002650:	e10b      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a1b      	ldr	r3, [r3, #32]
 8002656:	2b04      	cmp	r3, #4
 8002658:	d105      	bne.n	8002666 <Motor_SetMode+0xc0>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	69db      	ldr	r3, [r3, #28]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	2300      	movs	r3, #0
 8002662:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 8002664:	e101      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a1b      	ldr	r3, [r3, #32]
 800266a:	2b08      	cmp	r3, #8
 800266c:	d105      	bne.n	800267a <Motor_SetMode+0xd4>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	2300      	movs	r3, #0
 8002676:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 8002678:	e0f7      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	2b0c      	cmp	r3, #12
 8002680:	d105      	bne.n	800268e <Motor_SetMode+0xe8>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	2300      	movs	r3, #0
 800268a:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 800268c:	e0ed      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	2b10      	cmp	r3, #16
 8002694:	d105      	bne.n	80026a2 <Motor_SetMode+0xfc>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	2300      	movs	r3, #0
 800269e:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80026a0:	e0e3      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	69db      	ldr	r3, [r3, #28]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	2300      	movs	r3, #0
 80026aa:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 80026ac:	e0dd      	b.n	800286a <Motor_SetMode+0x2c4>

        case BRAKE_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, ARR);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a1b      	ldr	r3, [r3, #32]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d105      	bne.n	80026c2 <Motor_SetMode+0x11c>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	635a      	str	r2, [r3, #52]	@ 0x34
 80026c0:	e02c      	b.n	800271c <Motor_SetMode+0x176>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	d105      	bne.n	80026d6 <Motor_SetMode+0x130>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6393      	str	r3, [r2, #56]	@ 0x38
 80026d4:	e022      	b.n	800271c <Motor_SetMode+0x176>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	2b08      	cmp	r3, #8
 80026dc:	d105      	bne.n	80026ea <Motor_SetMode+0x144>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80026e8:	e018      	b.n	800271c <Motor_SetMode+0x176>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	2b0c      	cmp	r3, #12
 80026f0:	d105      	bne.n	80026fe <Motor_SetMode+0x158>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80026fc:	e00e      	b.n	800271c <Motor_SetMode+0x176>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a1b      	ldr	r3, [r3, #32]
 8002702:	2b10      	cmp	r3, #16
 8002704:	d105      	bne.n	8002712 <Motor_SetMode+0x16c>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002710:	e004      	b.n	800271c <Motor_SetMode+0x176>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	65d3      	str	r3, [r2, #92]	@ 0x5c
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002720:	2b00      	cmp	r3, #0
 8002722:	d105      	bne.n	8002730 <Motor_SetMode+0x18a>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 800272e:	e09c      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002734:	2b04      	cmp	r3, #4
 8002736:	d105      	bne.n	8002744 <Motor_SetMode+0x19e>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 8002742:	e092      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002748:	2b08      	cmp	r3, #8
 800274a:	d105      	bne.n	8002758 <Motor_SetMode+0x1b2>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69db      	ldr	r3, [r3, #28]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 8002756:	e088      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275c:	2b0c      	cmp	r3, #12
 800275e:	d105      	bne.n	800276c <Motor_SetMode+0x1c6>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	69db      	ldr	r3, [r3, #28]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 800276a:	e07e      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002770:	2b10      	cmp	r3, #16
 8002772:	d105      	bne.n	8002780 <Motor_SetMode+0x1da>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	69db      	ldr	r3, [r3, #28]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 800277e:	e074      	b.n	800286a <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	69db      	ldr	r3, [r3, #28]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 800278a:	e06e      	b.n	800286a <Motor_SetMode+0x2c4>

        default: // STANDBY
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d105      	bne.n	80027a0 <Motor_SetMode+0x1fa>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2200      	movs	r2, #0
 800279c:	635a      	str	r2, [r3, #52]	@ 0x34
 800279e:	e02c      	b.n	80027fa <Motor_SetMode+0x254>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	2b04      	cmp	r3, #4
 80027a6:	d105      	bne.n	80027b4 <Motor_SetMode+0x20e>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	69db      	ldr	r3, [r3, #28]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	2300      	movs	r3, #0
 80027b0:	6393      	str	r3, [r2, #56]	@ 0x38
 80027b2:	e022      	b.n	80027fa <Motor_SetMode+0x254>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a1b      	ldr	r3, [r3, #32]
 80027b8:	2b08      	cmp	r3, #8
 80027ba:	d105      	bne.n	80027c8 <Motor_SetMode+0x222>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	2300      	movs	r3, #0
 80027c4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80027c6:	e018      	b.n	80027fa <Motor_SetMode+0x254>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	2b0c      	cmp	r3, #12
 80027ce:	d105      	bne.n	80027dc <Motor_SetMode+0x236>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	69db      	ldr	r3, [r3, #28]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	2300      	movs	r3, #0
 80027d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027da:	e00e      	b.n	80027fa <Motor_SetMode+0x254>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	2b10      	cmp	r3, #16
 80027e2:	d105      	bne.n	80027f0 <Motor_SetMode+0x24a>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	2300      	movs	r3, #0
 80027ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80027ee:	e004      	b.n	80027fa <Motor_SetMode+0x254>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	2300      	movs	r3, #0
 80027f8:	65d3      	str	r3, [r2, #92]	@ 0x5c
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d105      	bne.n	800280e <Motor_SetMode+0x268>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2200      	movs	r2, #0
 800280a:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 800280c:	e02c      	b.n	8002868 <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002812:	2b04      	cmp	r3, #4
 8002814:	d105      	bne.n	8002822 <Motor_SetMode+0x27c>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	2300      	movs	r3, #0
 800281e:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 8002820:	e022      	b.n	8002868 <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	2b08      	cmp	r3, #8
 8002828:	d105      	bne.n	8002836 <Motor_SetMode+0x290>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	2300      	movs	r3, #0
 8002832:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 8002834:	e018      	b.n	8002868 <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283a:	2b0c      	cmp	r3, #12
 800283c:	d105      	bne.n	800284a <Motor_SetMode+0x2a4>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	2300      	movs	r3, #0
 8002846:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 8002848:	e00e      	b.n	8002868 <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284e:	2b10      	cmp	r3, #16
 8002850:	d105      	bne.n	800285e <Motor_SetMode+0x2b8>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	2300      	movs	r3, #0
 800285a:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 800285c:	e004      	b.n	8002868 <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	2300      	movs	r3, #0
 8002866:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8002868:	bf00      	nop
    }

    // ----------------- MOT2 -------------------
    switch (hMotors->mode_mot2)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	785b      	ldrb	r3, [r3, #1]
 800286e:	2b03      	cmp	r3, #3
 8002870:	d077      	beq.n	8002962 <Motor_SetMode+0x3bc>
 8002872:	2b03      	cmp	r3, #3
 8002874:	f300 80e4 	bgt.w	8002a40 <Motor_SetMode+0x49a>
 8002878:	2b01      	cmp	r3, #1
 800287a:	d002      	beq.n	8002882 <Motor_SetMode+0x2dc>
 800287c:	2b02      	cmp	r3, #2
 800287e:	d038      	beq.n	80028f2 <Motor_SetMode+0x34c>
 8002880:	e0de      	b.n	8002a40 <Motor_SetMode+0x49a>
    {
        case FORWARD_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002886:	2b00      	cmp	r3, #0
 8002888:	d105      	bne.n	8002896 <Motor_SetMode+0x2f0>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2200      	movs	r2, #0
 8002892:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8002894:	e143      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800289a:	2b04      	cmp	r3, #4
 800289c:	d105      	bne.n	80028aa <Motor_SetMode+0x304>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	2300      	movs	r3, #0
 80028a6:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 80028a8:	e139      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ae:	2b08      	cmp	r3, #8
 80028b0:	d105      	bne.n	80028be <Motor_SetMode+0x318>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	2300      	movs	r3, #0
 80028ba:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 80028bc:	e12f      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c2:	2b0c      	cmp	r3, #12
 80028c4:	d105      	bne.n	80028d2 <Motor_SetMode+0x32c>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	2300      	movs	r3, #0
 80028ce:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 80028d0:	e125      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d6:	2b10      	cmp	r3, #16
 80028d8:	d105      	bne.n	80028e6 <Motor_SetMode+0x340>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	2300      	movs	r3, #0
 80028e2:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80028e4:	e11b      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	2300      	movs	r3, #0
 80028ee:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 80028f0:	e115      	b.n	8002b1e <Motor_SetMode+0x578>

        case REVERSE_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d105      	bne.n	8002906 <Motor_SetMode+0x360>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2200      	movs	r2, #0
 8002902:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8002904:	e10b      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290a:	2b04      	cmp	r3, #4
 800290c:	d105      	bne.n	800291a <Motor_SetMode+0x374>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	2300      	movs	r3, #0
 8002916:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 8002918:	e101      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291e:	2b08      	cmp	r3, #8
 8002920:	d105      	bne.n	800292e <Motor_SetMode+0x388>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69db      	ldr	r3, [r3, #28]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	2300      	movs	r3, #0
 800292a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 800292c:	e0f7      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002932:	2b0c      	cmp	r3, #12
 8002934:	d105      	bne.n	8002942 <Motor_SetMode+0x39c>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	2300      	movs	r3, #0
 800293e:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 8002940:	e0ed      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002946:	2b10      	cmp	r3, #16
 8002948:	d105      	bne.n	8002956 <Motor_SetMode+0x3b0>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	2300      	movs	r3, #0
 8002952:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8002954:	e0e3      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	2300      	movs	r3, #0
 800295e:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8002960:	e0dd      	b.n	8002b1e <Motor_SetMode+0x578>

        case BRAKE_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, ARR);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002966:	2b00      	cmp	r3, #0
 8002968:	d105      	bne.n	8002976 <Motor_SetMode+0x3d0>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68fa      	ldr	r2, [r7, #12]
 8002972:	635a      	str	r2, [r3, #52]	@ 0x34
 8002974:	e02c      	b.n	80029d0 <Motor_SetMode+0x42a>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297a:	2b04      	cmp	r3, #4
 800297c:	d105      	bne.n	800298a <Motor_SetMode+0x3e4>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6393      	str	r3, [r2, #56]	@ 0x38
 8002988:	e022      	b.n	80029d0 <Motor_SetMode+0x42a>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298e:	2b08      	cmp	r3, #8
 8002990:	d105      	bne.n	800299e <Motor_SetMode+0x3f8>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800299c:	e018      	b.n	80029d0 <Motor_SetMode+0x42a>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a2:	2b0c      	cmp	r3, #12
 80029a4:	d105      	bne.n	80029b2 <Motor_SetMode+0x40c>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80029b0:	e00e      	b.n	80029d0 <Motor_SetMode+0x42a>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b6:	2b10      	cmp	r3, #16
 80029b8:	d105      	bne.n	80029c6 <Motor_SetMode+0x420>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80029c4:	e004      	b.n	80029d0 <Motor_SetMode+0x42a>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	65d3      	str	r3, [r2, #92]	@ 0x5c
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d105      	bne.n	80029e4 <Motor_SetMode+0x43e>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	69db      	ldr	r3, [r3, #28]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80029e2:	e09c      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e8:	2b04      	cmp	r3, #4
 80029ea:	d105      	bne.n	80029f8 <Motor_SetMode+0x452>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 80029f6:	e092      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029fc:	2b08      	cmp	r3, #8
 80029fe:	d105      	bne.n	8002a0c <Motor_SetMode+0x466>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	69db      	ldr	r3, [r3, #28]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 8002a0a:	e088      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a10:	2b0c      	cmp	r3, #12
 8002a12:	d105      	bne.n	8002a20 <Motor_SetMode+0x47a>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	69db      	ldr	r3, [r3, #28]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 8002a1e:	e07e      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a24:	2b10      	cmp	r3, #16
 8002a26:	d105      	bne.n	8002a34 <Motor_SetMode+0x48e>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69db      	ldr	r3, [r3, #28]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8002a32:	e074      	b.n	8002b1e <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	69db      	ldr	r3, [r3, #28]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8002a3e:	e06e      	b.n	8002b1e <Motor_SetMode+0x578>

        default: // STANDBY
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d105      	bne.n	8002a54 <Motor_SetMode+0x4ae>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	69db      	ldr	r3, [r3, #28]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a52:	e02c      	b.n	8002aae <Motor_SetMode+0x508>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a58:	2b04      	cmp	r3, #4
 8002a5a:	d105      	bne.n	8002a68 <Motor_SetMode+0x4c2>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	69db      	ldr	r3, [r3, #28]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	2300      	movs	r3, #0
 8002a64:	6393      	str	r3, [r2, #56]	@ 0x38
 8002a66:	e022      	b.n	8002aae <Motor_SetMode+0x508>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6c:	2b08      	cmp	r3, #8
 8002a6e:	d105      	bne.n	8002a7c <Motor_SetMode+0x4d6>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	69db      	ldr	r3, [r3, #28]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	2300      	movs	r3, #0
 8002a78:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002a7a:	e018      	b.n	8002aae <Motor_SetMode+0x508>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a80:	2b0c      	cmp	r3, #12
 8002a82:	d105      	bne.n	8002a90 <Motor_SetMode+0x4ea>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a8e:	e00e      	b.n	8002aae <Motor_SetMode+0x508>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a94:	2b10      	cmp	r3, #16
 8002a96:	d105      	bne.n	8002aa4 <Motor_SetMode+0x4fe>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002aa2:	e004      	b.n	8002aae <Motor_SetMode+0x508>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	2300      	movs	r3, #0
 8002aac:	65d3      	str	r3, [r2, #92]	@ 0x5c
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d105      	bne.n	8002ac2 <Motor_SetMode+0x51c>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2200      	movs	r2, #0
 8002abe:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8002ac0:	e02c      	b.n	8002b1c <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d105      	bne.n	8002ad6 <Motor_SetMode+0x530>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	69db      	ldr	r3, [r3, #28]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 8002ad4:	e022      	b.n	8002b1c <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ada:	2b08      	cmp	r3, #8
 8002adc:	d105      	bne.n	8002aea <Motor_SetMode+0x544>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 8002ae8:	e018      	b.n	8002b1c <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aee:	2b0c      	cmp	r3, #12
 8002af0:	d105      	bne.n	8002afe <Motor_SetMode+0x558>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	2300      	movs	r3, #0
 8002afa:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 8002afc:	e00e      	b.n	8002b1c <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b02:	2b10      	cmp	r3, #16
 8002b04:	d105      	bne.n	8002b12 <Motor_SetMode+0x56c>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8002b10:	e004      	b.n	8002b1c <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	2300      	movs	r3, #0
 8002b1a:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8002b1c:	bf00      	nop
    }
}
 8002b1e:	bf00      	nop
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
	...

08002b2c <Motor_SetSpeed_percent>:

// ---------------------------------------------------------------------------
void Motor_SetSpeed_percent(h_Motor_t *hMotors, float m1_percent, float m2_percent)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	ed87 0a02 	vstr	s0, [r7, #8]
 8002b38:	edc7 0a01 	vstr	s1, [r7, #4]
    uint16_t ARR = hMotors->htim_pwm->Init.Period;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	69db      	ldr	r3, [r3, #28]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	82fb      	strh	r3, [r7, #22]

    hMotors->target_speed1 = (int)(ARR * (m1_percent / 100.0f));
 8002b44:	8afb      	ldrh	r3, [r7, #22]
 8002b46:	ee07 3a90 	vmov	s15, r3
 8002b4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b4e:	edd7 6a02 	vldr	s13, [r7, #8]
 8002b52:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8002b9c <Motor_SetSpeed_percent+0x70>
 8002b56:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b62:	ee17 2a90 	vmov	r2, s15
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	605a      	str	r2, [r3, #4]
    hMotors->target_speed2 = (int)(ARR * (m2_percent / 100.0f));
 8002b6a:	8afb      	ldrh	r3, [r7, #22]
 8002b6c:	ee07 3a90 	vmov	s15, r3
 8002b70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b74:	edd7 6a01 	vldr	s13, [r7, #4]
 8002b78:	ed9f 6a08 	vldr	s12, [pc, #32]	@ 8002b9c <Motor_SetSpeed_percent+0x70>
 8002b7c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b88:	ee17 2a90 	vmov	r2, s15
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	609a      	str	r2, [r3, #8]
}
 8002b90:	bf00      	nop
 8002b92:	371c      	adds	r7, #28
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	42c80000 	.word	0x42c80000

08002ba0 <Motor_UpdateSpeed>:
    Motor_SetMode(hMotors);
}

// ---------------------------------------------------------------------------
void Motor_UpdateSpeed(h_Motor_t *hMotors)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
    // M1 ramp
    if (hMotors->current_speed1 < hMotors->target_speed1)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	da07      	bge.n	8002bc4 <Motor_UpdateSpeed+0x24>
        hMotors->current_speed1 += hMotors->speed_ramp1;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68da      	ldr	r2, [r3, #12]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	441a      	add	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	60da      	str	r2, [r3, #12]
 8002bc2:	e00c      	b.n	8002bde <Motor_UpdateSpeed+0x3e>
    else if (hMotors->current_speed1 > hMotors->target_speed1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	dd06      	ble.n	8002bde <Motor_UpdateSpeed+0x3e>
        hMotors->current_speed1 -= hMotors->speed_ramp1;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	695b      	ldr	r3, [r3, #20]
 8002bd8:	1ad2      	subs	r2, r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	60da      	str	r2, [r3, #12]

    // M2 ramp
    if (hMotors->current_speed2 < hMotors->target_speed2)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	691a      	ldr	r2, [r3, #16]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	da07      	bge.n	8002bfa <Motor_UpdateSpeed+0x5a>
        hMotors->current_speed2 += hMotors->speed_ramp2;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691a      	ldr	r2, [r3, #16]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	441a      	add	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	611a      	str	r2, [r3, #16]
 8002bf8:	e00c      	b.n	8002c14 <Motor_UpdateSpeed+0x74>
    else if (hMotors->current_speed2 > hMotors->target_speed2)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691a      	ldr	r2, [r3, #16]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	dd06      	ble.n	8002c14 <Motor_UpdateSpeed+0x74>
        hMotors->current_speed2 -= hMotors->speed_ramp2;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	691a      	ldr	r2, [r3, #16]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	1ad2      	subs	r2, r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	611a      	str	r2, [r3, #16]

    // Apply PWM
    __HAL_TIM_SET_COMPARE(hMotors->htim_pwm,
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10d      	bne.n	8002c38 <Motor_UpdateSpeed+0x98>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d103      	bne.n	8002c2c <Motor_UpdateSpeed+0x8c>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	e000      	b.n	8002c2e <Motor_UpdateSpeed+0x8e>
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	69db      	ldr	r3, [r3, #28]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c36:	e04f      	b.n	8002cd8 <Motor_UpdateSpeed+0x138>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d10c      	bne.n	8002c5a <Motor_UpdateSpeed+0xba>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d102      	bne.n	8002c4e <Motor_UpdateSpeed+0xae>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	e000      	b.n	8002c50 <Motor_UpdateSpeed+0xb0>
 8002c4e:	2300      	movs	r3, #0
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	69d2      	ldr	r2, [r2, #28]
 8002c54:	6812      	ldr	r2, [r2, #0]
 8002c56:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c58:	e03e      	b.n	8002cd8 <Motor_UpdateSpeed+0x138>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	2b08      	cmp	r3, #8
 8002c60:	d10c      	bne.n	8002c7c <Motor_UpdateSpeed+0xdc>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d102      	bne.n	8002c70 <Motor_UpdateSpeed+0xd0>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	e000      	b.n	8002c72 <Motor_UpdateSpeed+0xd2>
 8002c70:	2300      	movs	r3, #0
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	69d2      	ldr	r2, [r2, #28]
 8002c76:	6812      	ldr	r2, [r2, #0]
 8002c78:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002c7a:	e02d      	b.n	8002cd8 <Motor_UpdateSpeed+0x138>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	2b0c      	cmp	r3, #12
 8002c82:	d10c      	bne.n	8002c9e <Motor_UpdateSpeed+0xfe>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d102      	bne.n	8002c92 <Motor_UpdateSpeed+0xf2>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	e000      	b.n	8002c94 <Motor_UpdateSpeed+0xf4>
 8002c92:	2300      	movs	r3, #0
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	69d2      	ldr	r2, [r2, #28]
 8002c98:	6812      	ldr	r2, [r2, #0]
 8002c9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c9c:	e01c      	b.n	8002cd8 <Motor_UpdateSpeed+0x138>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	2b10      	cmp	r3, #16
 8002ca4:	d10c      	bne.n	8002cc0 <Motor_UpdateSpeed+0x120>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d102      	bne.n	8002cb4 <Motor_UpdateSpeed+0x114>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	e000      	b.n	8002cb6 <Motor_UpdateSpeed+0x116>
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	69d2      	ldr	r2, [r2, #28]
 8002cba:	6812      	ldr	r2, [r2, #0]
 8002cbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cbe:	e00b      	b.n	8002cd8 <Motor_UpdateSpeed+0x138>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d102      	bne.n	8002cce <Motor_UpdateSpeed+0x12e>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	e000      	b.n	8002cd0 <Motor_UpdateSpeed+0x130>
 8002cce:	2300      	movs	r3, #0
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	69d2      	ldr	r2, [r2, #28]
 8002cd4:	6812      	ldr	r2, [r2, #0]
 8002cd6:	65d3      	str	r3, [r2, #92]	@ 0x5c
                          hMotors->m1_forward_channel,
                          hMotors->mode_mot1 == FORWARD_MODE ? hMotors->current_speed1 : 0);

    __HAL_TIM_SET_COMPARE(hMotors->htim_pwm,
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10d      	bne.n	8002cfc <Motor_UpdateSpeed+0x15c>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d103      	bne.n	8002cf0 <Motor_UpdateSpeed+0x150>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	461a      	mov	r2, r3
 8002cee:	e000      	b.n	8002cf2 <Motor_UpdateSpeed+0x152>
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002cfa:	e04f      	b.n	8002d9c <Motor_UpdateSpeed+0x1fc>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d00:	2b04      	cmp	r3, #4
 8002d02:	d10c      	bne.n	8002d1e <Motor_UpdateSpeed+0x17e>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d102      	bne.n	8002d12 <Motor_UpdateSpeed+0x172>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	e000      	b.n	8002d14 <Motor_UpdateSpeed+0x174>
 8002d12:	2300      	movs	r3, #0
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	69d2      	ldr	r2, [r2, #28]
 8002d18:	6812      	ldr	r2, [r2, #0]
 8002d1a:	6393      	str	r3, [r2, #56]	@ 0x38
 8002d1c:	e03e      	b.n	8002d9c <Motor_UpdateSpeed+0x1fc>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d22:	2b08      	cmp	r3, #8
 8002d24:	d10c      	bne.n	8002d40 <Motor_UpdateSpeed+0x1a0>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d102      	bne.n	8002d34 <Motor_UpdateSpeed+0x194>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	e000      	b.n	8002d36 <Motor_UpdateSpeed+0x196>
 8002d34:	2300      	movs	r3, #0
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	69d2      	ldr	r2, [r2, #28]
 8002d3a:	6812      	ldr	r2, [r2, #0]
 8002d3c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002d3e:	e02d      	b.n	8002d9c <Motor_UpdateSpeed+0x1fc>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d44:	2b0c      	cmp	r3, #12
 8002d46:	d10c      	bne.n	8002d62 <Motor_UpdateSpeed+0x1c2>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d102      	bne.n	8002d56 <Motor_UpdateSpeed+0x1b6>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	e000      	b.n	8002d58 <Motor_UpdateSpeed+0x1b8>
 8002d56:	2300      	movs	r3, #0
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	69d2      	ldr	r2, [r2, #28]
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d60:	e01c      	b.n	8002d9c <Motor_UpdateSpeed+0x1fc>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d66:	2b10      	cmp	r3, #16
 8002d68:	d10c      	bne.n	8002d84 <Motor_UpdateSpeed+0x1e4>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d102      	bne.n	8002d78 <Motor_UpdateSpeed+0x1d8>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	e000      	b.n	8002d7a <Motor_UpdateSpeed+0x1da>
 8002d78:	2300      	movs	r3, #0
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	69d2      	ldr	r2, [r2, #28]
 8002d7e:	6812      	ldr	r2, [r2, #0]
 8002d80:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d82:	e00b      	b.n	8002d9c <Motor_UpdateSpeed+0x1fc>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d102      	bne.n	8002d92 <Motor_UpdateSpeed+0x1f2>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	e000      	b.n	8002d94 <Motor_UpdateSpeed+0x1f4>
 8002d92:	2300      	movs	r3, #0
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	69d2      	ldr	r2, [r2, #28]
 8002d98:	6812      	ldr	r2, [r2, #0]
 8002d9a:	65d3      	str	r3, [r2, #92]	@ 0x5c
                          hMotors->m1_reverse_channel,
                          hMotors->mode_mot1 == REVERSE_MODE ? hMotors->current_speed1 : 0);

    __HAL_TIM_SET_COMPARE(hMotors->htim_pwm,
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10d      	bne.n	8002dc0 <Motor_UpdateSpeed+0x220>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	785b      	ldrb	r3, [r3, #1]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d103      	bne.n	8002db4 <Motor_UpdateSpeed+0x214>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	461a      	mov	r2, r3
 8002db2:	e000      	b.n	8002db6 <Motor_UpdateSpeed+0x216>
 8002db4:	2200      	movs	r2, #0
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	69db      	ldr	r3, [r3, #28]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002dbe:	e04f      	b.n	8002e60 <Motor_UpdateSpeed+0x2c0>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc4:	2b04      	cmp	r3, #4
 8002dc6:	d10c      	bne.n	8002de2 <Motor_UpdateSpeed+0x242>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	785b      	ldrb	r3, [r3, #1]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d102      	bne.n	8002dd6 <Motor_UpdateSpeed+0x236>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	e000      	b.n	8002dd8 <Motor_UpdateSpeed+0x238>
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	69d2      	ldr	r2, [r2, #28]
 8002ddc:	6812      	ldr	r2, [r2, #0]
 8002dde:	6393      	str	r3, [r2, #56]	@ 0x38
 8002de0:	e03e      	b.n	8002e60 <Motor_UpdateSpeed+0x2c0>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de6:	2b08      	cmp	r3, #8
 8002de8:	d10c      	bne.n	8002e04 <Motor_UpdateSpeed+0x264>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	785b      	ldrb	r3, [r3, #1]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d102      	bne.n	8002df8 <Motor_UpdateSpeed+0x258>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	e000      	b.n	8002dfa <Motor_UpdateSpeed+0x25a>
 8002df8:	2300      	movs	r3, #0
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	69d2      	ldr	r2, [r2, #28]
 8002dfe:	6812      	ldr	r2, [r2, #0]
 8002e00:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002e02:	e02d      	b.n	8002e60 <Motor_UpdateSpeed+0x2c0>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e08:	2b0c      	cmp	r3, #12
 8002e0a:	d10c      	bne.n	8002e26 <Motor_UpdateSpeed+0x286>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	785b      	ldrb	r3, [r3, #1]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d102      	bne.n	8002e1a <Motor_UpdateSpeed+0x27a>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	e000      	b.n	8002e1c <Motor_UpdateSpeed+0x27c>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	69d2      	ldr	r2, [r2, #28]
 8002e20:	6812      	ldr	r2, [r2, #0]
 8002e22:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e24:	e01c      	b.n	8002e60 <Motor_UpdateSpeed+0x2c0>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2a:	2b10      	cmp	r3, #16
 8002e2c:	d10c      	bne.n	8002e48 <Motor_UpdateSpeed+0x2a8>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	785b      	ldrb	r3, [r3, #1]
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d102      	bne.n	8002e3c <Motor_UpdateSpeed+0x29c>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	e000      	b.n	8002e3e <Motor_UpdateSpeed+0x29e>
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	69d2      	ldr	r2, [r2, #28]
 8002e42:	6812      	ldr	r2, [r2, #0]
 8002e44:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e46:	e00b      	b.n	8002e60 <Motor_UpdateSpeed+0x2c0>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	785b      	ldrb	r3, [r3, #1]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d102      	bne.n	8002e56 <Motor_UpdateSpeed+0x2b6>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	e000      	b.n	8002e58 <Motor_UpdateSpeed+0x2b8>
 8002e56:	2300      	movs	r3, #0
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	69d2      	ldr	r2, [r2, #28]
 8002e5c:	6812      	ldr	r2, [r2, #0]
 8002e5e:	65d3      	str	r3, [r2, #92]	@ 0x5c
                          hMotors->m2_forward_channel,
                          hMotors->mode_mot2 == FORWARD_MODE ? hMotors->current_speed2 : 0);

    __HAL_TIM_SET_COMPARE(hMotors->htim_pwm,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d10d      	bne.n	8002e84 <Motor_UpdateSpeed+0x2e4>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	785b      	ldrb	r3, [r3, #1]
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d103      	bne.n	8002e78 <Motor_UpdateSpeed+0x2d8>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	461a      	mov	r2, r3
 8002e76:	e000      	b.n	8002e7a <Motor_UpdateSpeed+0x2da>
 8002e78:	2200      	movs	r2, #0
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	635a      	str	r2, [r3, #52]	@ 0x34
                          hMotors->m2_reverse_channel,
                          hMotors->mode_mot2 == REVERSE_MODE ? hMotors->current_speed2 : 0);
}
 8002e82:	e04f      	b.n	8002f24 <Motor_UpdateSpeed+0x384>
    __HAL_TIM_SET_COMPARE(hMotors->htim_pwm,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e88:	2b04      	cmp	r3, #4
 8002e8a:	d10c      	bne.n	8002ea6 <Motor_UpdateSpeed+0x306>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	785b      	ldrb	r3, [r3, #1]
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d102      	bne.n	8002e9a <Motor_UpdateSpeed+0x2fa>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	e000      	b.n	8002e9c <Motor_UpdateSpeed+0x2fc>
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	69d2      	ldr	r2, [r2, #28]
 8002ea0:	6812      	ldr	r2, [r2, #0]
 8002ea2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002ea4:	e03e      	b.n	8002f24 <Motor_UpdateSpeed+0x384>
    __HAL_TIM_SET_COMPARE(hMotors->htim_pwm,
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eaa:	2b08      	cmp	r3, #8
 8002eac:	d10c      	bne.n	8002ec8 <Motor_UpdateSpeed+0x328>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	785b      	ldrb	r3, [r3, #1]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d102      	bne.n	8002ebc <Motor_UpdateSpeed+0x31c>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	e000      	b.n	8002ebe <Motor_UpdateSpeed+0x31e>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	69d2      	ldr	r2, [r2, #28]
 8002ec2:	6812      	ldr	r2, [r2, #0]
 8002ec4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002ec6:	e02d      	b.n	8002f24 <Motor_UpdateSpeed+0x384>
    __HAL_TIM_SET_COMPARE(hMotors->htim_pwm,
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ecc:	2b0c      	cmp	r3, #12
 8002ece:	d10c      	bne.n	8002eea <Motor_UpdateSpeed+0x34a>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	785b      	ldrb	r3, [r3, #1]
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d102      	bne.n	8002ede <Motor_UpdateSpeed+0x33e>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	e000      	b.n	8002ee0 <Motor_UpdateSpeed+0x340>
 8002ede:	2300      	movs	r3, #0
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	69d2      	ldr	r2, [r2, #28]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002ee8:	e01c      	b.n	8002f24 <Motor_UpdateSpeed+0x384>
    __HAL_TIM_SET_COMPARE(hMotors->htim_pwm,
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eee:	2b10      	cmp	r3, #16
 8002ef0:	d10c      	bne.n	8002f0c <Motor_UpdateSpeed+0x36c>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	785b      	ldrb	r3, [r3, #1]
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d102      	bne.n	8002f00 <Motor_UpdateSpeed+0x360>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	e000      	b.n	8002f02 <Motor_UpdateSpeed+0x362>
 8002f00:	2300      	movs	r3, #0
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	69d2      	ldr	r2, [r2, #28]
 8002f06:	6812      	ldr	r2, [r2, #0]
 8002f08:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8002f0a:	e00b      	b.n	8002f24 <Motor_UpdateSpeed+0x384>
    __HAL_TIM_SET_COMPARE(hMotors->htim_pwm,
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	785b      	ldrb	r3, [r3, #1]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d102      	bne.n	8002f1a <Motor_UpdateSpeed+0x37a>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	e000      	b.n	8002f1c <Motor_UpdateSpeed+0x37c>
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	69d2      	ldr	r2, [r2, #28]
 8002f20:	6812      	ldr	r2, [r2, #0]
 8002f22:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <Odom_Init>:


#include "odometry.h"

void Odom_Init(Odom_t *odom)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
    odom->x = 0.0f;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]
    odom->y = 0.0f;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f04f 0200 	mov.w	r2, #0
 8002f46:	605a      	str	r2, [r3, #4]
    odom->theta = 0.0f;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	609a      	str	r2, [r3, #8]
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	0000      	movs	r0, r0
	...

08002f60 <Odom_Update>:

void Odom_Update(Odom_t *odom, const Encodeur_t *enc, const Odom_Params_t *p)
{
 8002f60:	b5b0      	push	{r4, r5, r7, lr}
 8002f62:	ed2d 8b02 	vpush	{d8}
 8002f66:	b088      	sub	sp, #32
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
    // Convertir ticks -> distance par roue
    float dl = 2.0f * M_PI * p->wheel_radius * ((float)enc->delta_left  / p->ticks_per_rev);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7fd fabf 	bl	80004f8 <__aeabi_f2d>
 8002f7a:	a373      	add	r3, pc, #460	@ (adr r3, 8003148 <Odom_Update+0x1e8>)
 8002f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f80:	f7fd fb12 	bl	80005a8 <__aeabi_dmul>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4614      	mov	r4, r2
 8002f8a:	461d      	mov	r5, r3
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f92:	ee07 3a90 	vmov	s15, r3
 8002f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002fa0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002fa4:	ee16 0a90 	vmov	r0, s13
 8002fa8:	f7fd faa6 	bl	80004f8 <__aeabi_f2d>
 8002fac:	4602      	mov	r2, r0
 8002fae:	460b      	mov	r3, r1
 8002fb0:	4620      	mov	r0, r4
 8002fb2:	4629      	mov	r1, r5
 8002fb4:	f7fd faf8 	bl	80005a8 <__aeabi_dmul>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	460b      	mov	r3, r1
 8002fbc:	4610      	mov	r0, r2
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	f7fd fdca 	bl	8000b58 <__aeabi_d2f>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	61fb      	str	r3, [r7, #28]
    float dr = 2.0f * M_PI * p->wheel_radius * ((float)enc->delta_right / p->ticks_per_rev);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7fd fa93 	bl	80004f8 <__aeabi_f2d>
 8002fd2:	a35d      	add	r3, pc, #372	@ (adr r3, 8003148 <Odom_Update+0x1e8>)
 8002fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd8:	f7fd fae6 	bl	80005a8 <__aeabi_dmul>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	460b      	mov	r3, r1
 8002fe0:	4614      	mov	r4, r2
 8002fe2:	461d      	mov	r5, r3
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002fea:	ee07 3a90 	vmov	s15, r3
 8002fee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ff8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ffc:	ee16 0a90 	vmov	r0, s13
 8003000:	f7fd fa7a 	bl	80004f8 <__aeabi_f2d>
 8003004:	4602      	mov	r2, r0
 8003006:	460b      	mov	r3, r1
 8003008:	4620      	mov	r0, r4
 800300a:	4629      	mov	r1, r5
 800300c:	f7fd facc 	bl	80005a8 <__aeabi_dmul>
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	4610      	mov	r0, r2
 8003016:	4619      	mov	r1, r3
 8003018:	f7fd fd9e 	bl	8000b58 <__aeabi_d2f>
 800301c:	4603      	mov	r3, r0
 800301e:	61bb      	str	r3, [r7, #24]

    // Mouvement du centre
    float d_center = (dr + dl) / 2.0f;
 8003020:	ed97 7a06 	vldr	s14, [r7, #24]
 8003024:	edd7 7a07 	vldr	s15, [r7, #28]
 8003028:	ee37 7a27 	vadd.f32	s14, s14, s15
 800302c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003030:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003034:	edc7 7a05 	vstr	s15, [r7, #20]

    // Variation angulaire
    float d_theta = (dr - dl) / p->wheel_base;
 8003038:	ed97 7a06 	vldr	s14, [r7, #24]
 800303c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003040:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	ed93 7a01 	vldr	s14, [r3, #4]
 800304a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800304e:	edc7 7a04 	vstr	s15, [r7, #16]

    // Mise  jour orientation
    odom->theta += d_theta;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	ed93 7a02 	vldr	s14, [r3, #8]
 8003058:	edd7 7a04 	vldr	s15, [r7, #16]
 800305c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	edc3 7a02 	vstr	s15, [r3, #8]

    // Normalisation optionnelle
    if (odom->theta > M_PI) odom->theta -= 2*M_PI;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	4618      	mov	r0, r3
 800306c:	f7fd fa44 	bl	80004f8 <__aeabi_f2d>
 8003070:	a337      	add	r3, pc, #220	@ (adr r3, 8003150 <Odom_Update+0x1f0>)
 8003072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003076:	f7fd fd27 	bl	8000ac8 <__aeabi_dcmpgt>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d013      	beq.n	80030a8 <Odom_Update+0x148>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	4618      	mov	r0, r3
 8003086:	f7fd fa37 	bl	80004f8 <__aeabi_f2d>
 800308a:	a32f      	add	r3, pc, #188	@ (adr r3, 8003148 <Odom_Update+0x1e8>)
 800308c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003090:	f7fd f8d2 	bl	8000238 <__aeabi_dsub>
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	4610      	mov	r0, r2
 800309a:	4619      	mov	r1, r3
 800309c:	f7fd fd5c 	bl	8000b58 <__aeabi_d2f>
 80030a0:	4602      	mov	r2, r0
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	609a      	str	r2, [r3, #8]
 80030a6:	e01f      	b.n	80030e8 <Odom_Update+0x188>
    else if (odom->theta < -M_PI) odom->theta += 2*M_PI;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fd fa23 	bl	80004f8 <__aeabi_f2d>
 80030b2:	a329      	add	r3, pc, #164	@ (adr r3, 8003158 <Odom_Update+0x1f8>)
 80030b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b8:	f7fd fce8 	bl	8000a8c <__aeabi_dcmplt>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d012      	beq.n	80030e8 <Odom_Update+0x188>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fd fa16 	bl	80004f8 <__aeabi_f2d>
 80030cc:	a31e      	add	r3, pc, #120	@ (adr r3, 8003148 <Odom_Update+0x1e8>)
 80030ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d2:	f7fd f8b3 	bl	800023c <__adddf3>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4610      	mov	r0, r2
 80030dc:	4619      	mov	r1, r3
 80030de:	f7fd fd3b 	bl	8000b58 <__aeabi_d2f>
 80030e2:	4602      	mov	r2, r0
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	609a      	str	r2, [r3, #8]

    // Mise  jour position x,y
    odom->x += d_center * cosf(odom->theta);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	ed93 8a00 	vldr	s16, [r3]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80030f4:	eeb0 0a67 	vmov.f32	s0, s15
 80030f8:	f008 fc76 	bl	800b9e8 <cosf>
 80030fc:	eeb0 7a40 	vmov.f32	s14, s0
 8003100:	edd7 7a05 	vldr	s15, [r7, #20]
 8003104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003108:	ee78 7a27 	vadd.f32	s15, s16, s15
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	edc3 7a00 	vstr	s15, [r3]
    odom->y += d_center * sinf(odom->theta);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	ed93 8a01 	vldr	s16, [r3, #4]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	edd3 7a02 	vldr	s15, [r3, #8]
 800311e:	eeb0 0a67 	vmov.f32	s0, s15
 8003122:	f008 fca5 	bl	800ba70 <sinf>
 8003126:	eeb0 7a40 	vmov.f32	s14, s0
 800312a:	edd7 7a05 	vldr	s15, [r7, #20]
 800312e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003132:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800313c:	bf00      	nop
 800313e:	3720      	adds	r7, #32
 8003140:	46bd      	mov	sp, r7
 8003142:	ecbd 8b02 	vpop	{d8}
 8003146:	bdb0      	pop	{r4, r5, r7, pc}
 8003148:	54442d18 	.word	0x54442d18
 800314c:	401921fb 	.word	0x401921fb
 8003150:	54442d18 	.word	0x54442d18
 8003154:	400921fb 	.word	0x400921fb
 8003158:	54442d18 	.word	0x54442d18
 800315c:	c00921fb 	.word	0xc00921fb

08003160 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003166:	2300      	movs	r3, #0
 8003168:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800316a:	4b0c      	ldr	r3, [pc, #48]	@ (800319c <HAL_Init+0x3c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a0b      	ldr	r2, [pc, #44]	@ (800319c <HAL_Init+0x3c>)
 8003170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003174:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003176:	2003      	movs	r0, #3
 8003178:	f000 f8eb 	bl	8003352 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800317c:	200f      	movs	r0, #15
 800317e:	f7fe fc1b 	bl	80019b8 <HAL_InitTick>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d002      	beq.n	800318e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	71fb      	strb	r3, [r7, #7]
 800318c:	e001      	b.n	8003192 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800318e:	f7fe fbef 	bl	8001970 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003192:	79fb      	ldrb	r3, [r7, #7]
}
 8003194:	4618      	mov	r0, r3
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	58004000 	.word	0x58004000

080031a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80031a4:	4b06      	ldr	r3, [pc, #24]	@ (80031c0 <HAL_IncTick+0x20>)
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	461a      	mov	r2, r3
 80031aa:	4b06      	ldr	r3, [pc, #24]	@ (80031c4 <HAL_IncTick+0x24>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4413      	add	r3, r2
 80031b0:	4a04      	ldr	r2, [pc, #16]	@ (80031c4 <HAL_IncTick+0x24>)
 80031b2:	6013      	str	r3, [r2, #0]
}
 80031b4:	bf00      	nop
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	2000001c 	.word	0x2000001c
 80031c4:	2000056c 	.word	0x2000056c

080031c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  return uwTick;
 80031cc:	4b03      	ldr	r3, [pc, #12]	@ (80031dc <HAL_GetTick+0x14>)
 80031ce:	681b      	ldr	r3, [r3, #0]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	2000056c 	.word	0x2000056c

080031e0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80031e4:	4b03      	ldr	r3, [pc, #12]	@ (80031f4 <HAL_GetTickPrio+0x14>)
 80031e6:	681b      	ldr	r3, [r3, #0]
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	20000018 	.word	0x20000018

080031f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003208:	4b0c      	ldr	r3, [pc, #48]	@ (800323c <__NVIC_SetPriorityGrouping+0x44>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003214:	4013      	ands	r3, r2
 8003216:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003220:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003224:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003228:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800322a:	4a04      	ldr	r2, [pc, #16]	@ (800323c <__NVIC_SetPriorityGrouping+0x44>)
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	60d3      	str	r3, [r2, #12]
}
 8003230:	bf00      	nop
 8003232:	3714      	adds	r7, #20
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	e000ed00 	.word	0xe000ed00

08003240 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003244:	4b04      	ldr	r3, [pc, #16]	@ (8003258 <__NVIC_GetPriorityGrouping+0x18>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	0a1b      	lsrs	r3, r3, #8
 800324a:	f003 0307 	and.w	r3, r3, #7
}
 800324e:	4618      	mov	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326a:	2b00      	cmp	r3, #0
 800326c:	db0b      	blt.n	8003286 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800326e:	79fb      	ldrb	r3, [r7, #7]
 8003270:	f003 021f 	and.w	r2, r3, #31
 8003274:	4907      	ldr	r1, [pc, #28]	@ (8003294 <__NVIC_EnableIRQ+0x38>)
 8003276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327a:	095b      	lsrs	r3, r3, #5
 800327c:	2001      	movs	r0, #1
 800327e:	fa00 f202 	lsl.w	r2, r0, r2
 8003282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	e000e100 	.word	0xe000e100

08003298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	6039      	str	r1, [r7, #0]
 80032a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	db0a      	blt.n	80032c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	490c      	ldr	r1, [pc, #48]	@ (80032e4 <__NVIC_SetPriority+0x4c>)
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	0112      	lsls	r2, r2, #4
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	440b      	add	r3, r1
 80032bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032c0:	e00a      	b.n	80032d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	4908      	ldr	r1, [pc, #32]	@ (80032e8 <__NVIC_SetPriority+0x50>)
 80032c8:	79fb      	ldrb	r3, [r7, #7]
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	3b04      	subs	r3, #4
 80032d0:	0112      	lsls	r2, r2, #4
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	440b      	add	r3, r1
 80032d6:	761a      	strb	r2, [r3, #24]
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	e000e100 	.word	0xe000e100
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b089      	sub	sp, #36	@ 0x24
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f003 0307 	and.w	r3, r3, #7
 80032fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	f1c3 0307 	rsb	r3, r3, #7
 8003306:	2b04      	cmp	r3, #4
 8003308:	bf28      	it	cs
 800330a:	2304      	movcs	r3, #4
 800330c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	3304      	adds	r3, #4
 8003312:	2b06      	cmp	r3, #6
 8003314:	d902      	bls.n	800331c <NVIC_EncodePriority+0x30>
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	3b03      	subs	r3, #3
 800331a:	e000      	b.n	800331e <NVIC_EncodePriority+0x32>
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003320:	f04f 32ff 	mov.w	r2, #4294967295
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43da      	mvns	r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	401a      	ands	r2, r3
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003334:	f04f 31ff 	mov.w	r1, #4294967295
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	fa01 f303 	lsl.w	r3, r1, r3
 800333e:	43d9      	mvns	r1, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003344:	4313      	orrs	r3, r2
         );
}
 8003346:	4618      	mov	r0, r3
 8003348:	3724      	adds	r7, #36	@ 0x24
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff ff4c 	bl	80031f8 <__NVIC_SetPriorityGrouping>
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
 8003374:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003376:	f7ff ff63 	bl	8003240 <__NVIC_GetPriorityGrouping>
 800337a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	68b9      	ldr	r1, [r7, #8]
 8003380:	6978      	ldr	r0, [r7, #20]
 8003382:	f7ff ffb3 	bl	80032ec <NVIC_EncodePriority>
 8003386:	4602      	mov	r2, r0
 8003388:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800338c:	4611      	mov	r1, r2
 800338e:	4618      	mov	r0, r3
 8003390:	f7ff ff82 	bl	8003298 <__NVIC_SetPriority>
}
 8003394:	bf00      	nop
 8003396:	3718      	adds	r7, #24
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	4603      	mov	r3, r0
 80033a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7ff ff56 	bl	800325c <__NVIC_EnableIRQ>
}
 80033b0:	bf00      	nop
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b087      	sub	sp, #28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033c2:	2300      	movs	r3, #0
 80033c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033c6:	e14c      	b.n	8003662 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	2101      	movs	r1, #1
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	fa01 f303 	lsl.w	r3, r1, r3
 80033d4:	4013      	ands	r3, r2
 80033d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 813e 	beq.w	800365c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 0303 	and.w	r3, r3, #3
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d005      	beq.n	80033f8 <HAL_GPIO_Init+0x40>
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 0303 	and.w	r3, r3, #3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d130      	bne.n	800345a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	2203      	movs	r2, #3
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	4013      	ands	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	4313      	orrs	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800342e:	2201      	movs	r2, #1
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43db      	mvns	r3, r3
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	4013      	ands	r3, r2
 800343c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	091b      	lsrs	r3, r3, #4
 8003444:	f003 0201 	and.w	r2, r3, #1
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	4313      	orrs	r3, r2
 8003452:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f003 0303 	and.w	r3, r3, #3
 8003462:	2b03      	cmp	r3, #3
 8003464:	d017      	beq.n	8003496 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	2203      	movs	r2, #3
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	43db      	mvns	r3, r3
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	4013      	ands	r3, r2
 800347c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f003 0303 	and.w	r3, r3, #3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d123      	bne.n	80034ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	08da      	lsrs	r2, r3, #3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	3208      	adds	r2, #8
 80034aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	f003 0307 	and.w	r3, r3, #7
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	220f      	movs	r2, #15
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	43db      	mvns	r3, r3
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	4013      	ands	r3, r2
 80034c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	691a      	ldr	r2, [r3, #16]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	4313      	orrs	r3, r2
 80034da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	08da      	lsrs	r2, r3, #3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3208      	adds	r2, #8
 80034e4:	6939      	ldr	r1, [r7, #16]
 80034e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	2203      	movs	r2, #3
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43db      	mvns	r3, r3
 80034fc:	693a      	ldr	r2, [r7, #16]
 80034fe:	4013      	ands	r3, r2
 8003500:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f003 0203 	and.w	r2, r3, #3
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	fa02 f303 	lsl.w	r3, r2, r3
 8003512:	693a      	ldr	r2, [r7, #16]
 8003514:	4313      	orrs	r3, r2
 8003516:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003526:	2b00      	cmp	r3, #0
 8003528:	f000 8098 	beq.w	800365c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800352c:	4a54      	ldr	r2, [pc, #336]	@ (8003680 <HAL_GPIO_Init+0x2c8>)
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	089b      	lsrs	r3, r3, #2
 8003532:	3302      	adds	r3, #2
 8003534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003538:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f003 0303 	and.w	r3, r3, #3
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	220f      	movs	r2, #15
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	43db      	mvns	r3, r3
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	4013      	ands	r3, r2
 800354e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003556:	d019      	beq.n	800358c <HAL_GPIO_Init+0x1d4>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a4a      	ldr	r2, [pc, #296]	@ (8003684 <HAL_GPIO_Init+0x2cc>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d013      	beq.n	8003588 <HAL_GPIO_Init+0x1d0>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	4a49      	ldr	r2, [pc, #292]	@ (8003688 <HAL_GPIO_Init+0x2d0>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d00d      	beq.n	8003584 <HAL_GPIO_Init+0x1cc>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4a48      	ldr	r2, [pc, #288]	@ (800368c <HAL_GPIO_Init+0x2d4>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d007      	beq.n	8003580 <HAL_GPIO_Init+0x1c8>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a47      	ldr	r2, [pc, #284]	@ (8003690 <HAL_GPIO_Init+0x2d8>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d101      	bne.n	800357c <HAL_GPIO_Init+0x1c4>
 8003578:	2304      	movs	r3, #4
 800357a:	e008      	b.n	800358e <HAL_GPIO_Init+0x1d6>
 800357c:	2307      	movs	r3, #7
 800357e:	e006      	b.n	800358e <HAL_GPIO_Init+0x1d6>
 8003580:	2303      	movs	r3, #3
 8003582:	e004      	b.n	800358e <HAL_GPIO_Init+0x1d6>
 8003584:	2302      	movs	r3, #2
 8003586:	e002      	b.n	800358e <HAL_GPIO_Init+0x1d6>
 8003588:	2301      	movs	r3, #1
 800358a:	e000      	b.n	800358e <HAL_GPIO_Init+0x1d6>
 800358c:	2300      	movs	r3, #0
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	f002 0203 	and.w	r2, r2, #3
 8003594:	0092      	lsls	r2, r2, #2
 8003596:	4093      	lsls	r3, r2
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	4313      	orrs	r3, r2
 800359c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800359e:	4938      	ldr	r1, [pc, #224]	@ (8003680 <HAL_GPIO_Init+0x2c8>)
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	089b      	lsrs	r3, r3, #2
 80035a4:	3302      	adds	r3, #2
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035ac:	4b39      	ldr	r3, [pc, #228]	@ (8003694 <HAL_GPIO_Init+0x2dc>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	43db      	mvns	r3, r3
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	4013      	ands	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d003      	beq.n	80035d0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035d0:	4a30      	ldr	r2, [pc, #192]	@ (8003694 <HAL_GPIO_Init+0x2dc>)
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80035d6:	4b2f      	ldr	r3, [pc, #188]	@ (8003694 <HAL_GPIO_Init+0x2dc>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	43db      	mvns	r3, r3
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	4013      	ands	r3, r2
 80035e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d003      	beq.n	80035fa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035fa:	4a26      	ldr	r2, [pc, #152]	@ (8003694 <HAL_GPIO_Init+0x2dc>)
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003600:	4b24      	ldr	r3, [pc, #144]	@ (8003694 <HAL_GPIO_Init+0x2dc>)
 8003602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	43db      	mvns	r3, r3
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4013      	ands	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	4313      	orrs	r3, r2
 8003624:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003626:	4a1b      	ldr	r2, [pc, #108]	@ (8003694 <HAL_GPIO_Init+0x2dc>)
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800362e:	4b19      	ldr	r3, [pc, #100]	@ (8003694 <HAL_GPIO_Init+0x2dc>)
 8003630:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003634:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	43db      	mvns	r3, r3
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	4013      	ands	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d003      	beq.n	8003654 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	4313      	orrs	r3, r2
 8003652:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003654:	4a0f      	ldr	r2, [pc, #60]	@ (8003694 <HAL_GPIO_Init+0x2dc>)
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	3301      	adds	r3, #1
 8003660:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	fa22 f303 	lsr.w	r3, r2, r3
 800366c:	2b00      	cmp	r3, #0
 800366e:	f47f aeab 	bne.w	80033c8 <HAL_GPIO_Init+0x10>
  }
}
 8003672:	bf00      	nop
 8003674:	bf00      	nop
 8003676:	371c      	adds	r7, #28
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr
 8003680:	40010000 	.word	0x40010000
 8003684:	48000400 	.word	0x48000400
 8003688:	48000800 	.word	0x48000800
 800368c:	48000c00 	.word	0x48000c00
 8003690:	48001000 	.word	0x48001000
 8003694:	58000800 	.word	0x58000800

08003698 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	4603      	mov	r3, r0
 80036a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80036a2:	4b08      	ldr	r3, [pc, #32]	@ (80036c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036a4:	68da      	ldr	r2, [r3, #12]
 80036a6:	88fb      	ldrh	r3, [r7, #6]
 80036a8:	4013      	ands	r3, r2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d006      	beq.n	80036bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80036ae:	4a05      	ldr	r2, [pc, #20]	@ (80036c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036b0:	88fb      	ldrh	r3, [r7, #6]
 80036b2:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80036b4:	88fb      	ldrh	r3, [r7, #6]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f000 f806 	bl	80036c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80036bc:	bf00      	nop
 80036be:	3708      	adds	r7, #8
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	58000800 	.word	0x58000800

080036c8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80036d2:	bf00      	nop
 80036d4:	370c      	adds	r7, #12
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr

080036de <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b082      	sub	sp, #8
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e08d      	b.n	800380c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d106      	bne.n	800370a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7fd fd25 	bl	8001154 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2224      	movs	r2, #36	@ 0x24
 800370e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0201 	bic.w	r2, r2, #1
 8003720:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800372e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689a      	ldr	r2, [r3, #8]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800373e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	2b01      	cmp	r3, #1
 8003746:	d107      	bne.n	8003758 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689a      	ldr	r2, [r3, #8]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003754:	609a      	str	r2, [r3, #8]
 8003756:	e006      	b.n	8003766 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003764:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	2b02      	cmp	r3, #2
 800376c:	d108      	bne.n	8003780 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800377c:	605a      	str	r2, [r3, #4]
 800377e:	e007      	b.n	8003790 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800378e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6812      	ldr	r2, [r2, #0]
 800379a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800379e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037a2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68da      	ldr	r2, [r3, #12]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037b2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	691a      	ldr	r2, [r3, #16]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69d9      	ldr	r1, [r3, #28]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a1a      	ldr	r2, [r3, #32]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0201 	orr.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b20      	cmp	r3, #32
 8003828:	d138      	bne.n	800389c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003830:	2b01      	cmp	r3, #1
 8003832:	d101      	bne.n	8003838 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003834:	2302      	movs	r3, #2
 8003836:	e032      	b.n	800389e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2224      	movs	r2, #36	@ 0x24
 8003844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0201 	bic.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003866:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6819      	ldr	r1, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f042 0201 	orr.w	r2, r2, #1
 8003886:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2220      	movs	r2, #32
 800388c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003898:	2300      	movs	r3, #0
 800389a:	e000      	b.n	800389e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800389c:	2302      	movs	r3, #2
  }
}
 800389e:	4618      	mov	r0, r3
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b085      	sub	sp, #20
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
 80038b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2b20      	cmp	r3, #32
 80038be:	d139      	bne.n	8003934 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d101      	bne.n	80038ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038ca:	2302      	movs	r3, #2
 80038cc:	e033      	b.n	8003936 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2224      	movs	r2, #36	@ 0x24
 80038da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 0201 	bic.w	r2, r2, #1
 80038ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80038fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	021b      	lsls	r3, r3, #8
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	4313      	orrs	r3, r2
 8003906:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	e000      	b.n	8003936 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003934:	2302      	movs	r3, #2
  }
}
 8003936:	4618      	mov	r0, r3
 8003938:	3714      	adds	r7, #20
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
	...

08003944 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e08f      	b.n	8003a76 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	d106      	bne.n	8003976 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f7fd fcdf 	bl	8001334 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2202      	movs	r2, #2
 800397a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d004      	beq.n	8003998 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003992:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003996:	d103      	bne.n	80039a0 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f023 031e 	bic.w	r3, r3, #30
 800399e:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d005      	beq.n	80039b8 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80039b2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80039b6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	4b31      	ldr	r3, [pc, #196]	@ (8003a80 <HAL_LPTIM_Init+0x13c>)
 80039bc:	4013      	ands	r3, r2
 80039be:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80039c8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80039ce:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 80039d4:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 80039da:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80039dc:	68fa      	ldr	r2, [r7, #12]
 80039de:	4313      	orrs	r3, r2
 80039e0:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d107      	bne.n	80039fa <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80039f2:	4313      	orrs	r3, r2
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d004      	beq.n	8003a0c <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a06:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a0a:	d107      	bne.n	8003a1c <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8003a14:	4313      	orrs	r3, r2
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d00a      	beq.n	8003a3e <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003a30:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8003a36:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003a38:	68fa      	ldr	r2, [r7, #12]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a0e      	ldr	r2, [pc, #56]	@ (8003a84 <HAL_LPTIM_Init+0x140>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d108      	bne.n	8003a62 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	621a      	str	r2, [r3, #32]
 8003a60:	e004      	b.n	8003a6c <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003a6a:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	ff19f1fe 	.word	0xff19f1fe
 8003a84:	40007c00 	.word	0x40007c00

08003a88 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2202      	movs	r2, #2
 8003a96:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f023 0306 	bic.w	r3, r3, #6
 8003aa8:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68da      	ldr	r2, [r3, #12]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003aca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	691a      	ldr	r2, [r3, #16]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f042 0201 	orr.w	r2, r2, #1
 8003ada:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2210      	movs	r2, #16
 8003ae2:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	683a      	ldr	r2, [r7, #0]
 8003aea:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8003aec:	2110      	movs	r1, #16
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 f868 	bl	8003bc4 <LPTIM_WaitForFlag>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b03      	cmp	r3, #3
 8003af8:	d101      	bne.n	8003afe <HAL_LPTIM_Encoder_Start+0x76>
  {
    return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e00c      	b.n	8003b18 <HAL_LPTIM_Encoder_Start+0x90>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	691a      	ldr	r2, [r3, #16]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f042 0204 	orr.w	r2, r2, #4
 8003b0c:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_LPTIM_Counter_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d00c      	beq.n	8003b54 <HAL_LPTIM_Counter_Start+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b42:	d107      	bne.n	8003b54 <HAL_LPTIM_Counter_Start+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68da      	ldr	r2, [r3, #12]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f422 6260 	bic.w	r2, r2, #3584	@ 0xe00
 8003b52:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691a      	ldr	r2, [r3, #16]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f042 0201 	orr.w	r2, r2, #1
 8003b62:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2210      	movs	r2, #16
 8003b6a:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8003b74:	2110      	movs	r1, #16
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f824 	bl	8003bc4 <LPTIM_WaitForFlag>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d101      	bne.n	8003b86 <HAL_LPTIM_Counter_Start+0x66>
  {
    return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e00c      	b.n	8003ba0 <HAL_LPTIM_Counter_Start+0x80>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	691a      	ldr	r2, [r3, #16]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f042 0204 	orr.w	r2, r2, #4
 8003b94:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3708      	adds	r7, #8
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <HAL_LPTIM_ReadCounter>:
  * @brief  Return the current counter value.
  * @param  hlptim LPTIM handle
  * @retval Counter value.
  */
uint32_t HAL_LPTIM_ReadCounter(const LPTIM_HandleTypeDef *hlptim)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  return (hlptim->Instance->CNT);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	69db      	ldr	r3, [r3, #28]
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
	...

08003bc4 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8003bd2:	4b12      	ldr	r3, [pc, #72]	@ (8003c1c <LPTIM_WaitForFlag+0x58>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a12      	ldr	r2, [pc, #72]	@ (8003c20 <LPTIM_WaitForFlag+0x5c>)
 8003bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bdc:	0b9b      	lsrs	r3, r3, #14
 8003bde:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003be2:	fb02 f303 	mul.w	r3, r2, r3
 8003be6:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	3b01      	subs	r3, #1
 8003bec:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	4013      	ands	r3, r2
 8003c02:	683a      	ldr	r2, [r7, #0]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d002      	beq.n	8003c0e <LPTIM_WaitForFlag+0x4a>
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1ec      	bne.n	8003be8 <LPTIM_WaitForFlag+0x24>

  return result;
 8003c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	20000014 	.word	0x20000014
 8003c20:	d1b71759 	.word	0xd1b71759

08003c24 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c28:	4b05      	ldr	r3, [pc, #20]	@ (8003c40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a04      	ldr	r2, [pc, #16]	@ (8003c40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c32:	6013      	str	r3, [r2, #0]
}
 8003c34:	bf00      	nop
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	58000400 	.word	0x58000400

08003c44 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c44:	b480      	push	{r7}
 8003c46:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003c48:	4b04      	ldr	r3, [pc, #16]	@ (8003c5c <HAL_PWREx_GetVoltageRange+0x18>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	58000400 	.word	0x58000400

08003c60 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003c64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c72:	d101      	bne.n	8003c78 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003c74:	2301      	movs	r3, #1
 8003c76:	e000      	b.n	8003c7a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003c88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c96:	6013      	str	r3, [r2, #0]
}
 8003c98:	bf00      	nop
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr

08003ca2 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8003ca2:	b480      	push	{r7}
 8003ca4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003ca6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cb4:	6013      	str	r3, [r2, #0]
}
 8003cb6:	bf00      	nop
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003cc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cd2:	d101      	bne.n	8003cd8 <LL_RCC_HSE_IsReady+0x18>
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e000      	b.n	8003cda <LL_RCC_HSE_IsReady+0x1a>
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003ce8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cf6:	6013      	str	r3, [r2, #0]
}
 8003cf8:	bf00      	nop
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8003d02:	b480      	push	{r7}
 8003d04:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003d06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d14:	6013      	str	r3, [r2, #0]
}
 8003d16:	bf00      	nop
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003d24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d32:	d101      	bne.n	8003d38 <LL_RCC_HSI_IsReady+0x18>
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <LL_RCC_HSI_IsReady+0x1a>
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8003d4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	061b      	lsls	r3, r3, #24
 8003d5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	604b      	str	r3, [r1, #4]
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003d72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d7e:	f043 0301 	orr.w	r3, r3, #1
 8003d82:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8003d86:	bf00      	nop
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003d94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003da0:	f023 0301 	bic.w	r3, r3, #1
 8003da4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8003da8:	bf00      	nop
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8003db2:	b480      	push	{r7}
 8003db4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8003db6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003dba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d101      	bne.n	8003dca <LL_RCC_HSI48_IsReady+0x18>
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e000      	b.n	8003dcc <LL_RCC_HSI48_IsReady+0x1a>
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr

08003dd6 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003dda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003de2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003de6:	f043 0301 	orr.w	r3, r3, #1
 8003dea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003dee:	bf00      	nop
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003dfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e08:	f023 0301 	bic.w	r3, r3, #1
 8003e0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003e10:	bf00      	nop
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003e1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e2a:	f043 0304 	orr.w	r3, r3, #4
 8003e2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003e32:	bf00      	nop
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e4c:	f023 0304 	bic.w	r3, r3, #4
 8003e50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003e54:	bf00      	nop
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003e62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d101      	bne.n	8003e76 <LL_RCC_LSE_IsReady+0x18>
 8003e72:	2301      	movs	r3, #1
 8003e74:	e000      	b.n	8003e78 <LL_RCC_LSE_IsReady+0x1a>
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8003e82:	b480      	push	{r7}
 8003e84:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003e86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e92:	f043 0301 	orr.w	r3, r3, #1
 8003e96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003e9a:	bf00      	nop
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003ea8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003eb4:	f023 0301 	bic.w	r3, r3, #1
 8003eb8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003ebc:	bf00      	nop
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr

08003ec6 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8003eca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ece:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d101      	bne.n	8003ede <LL_RCC_LSI1_IsReady+0x18>
 8003eda:	2301      	movs	r3, #1
 8003edc:	e000      	b.n	8003ee0 <LL_RCC_LSI1_IsReady+0x1a>
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8003eea:	b480      	push	{r7}
 8003eec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003eee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ef6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003efa:	f043 0304 	orr.w	r3, r3, #4
 8003efe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003f02:	bf00      	nop
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003f10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f1c:	f023 0304 	bic.w	r3, r3, #4
 8003f20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003f24:	bf00      	nop
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003f32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f3a:	f003 0308 	and.w	r3, r3, #8
 8003f3e:	2b08      	cmp	r3, #8
 8003f40:	d101      	bne.n	8003f46 <LL_RCC_LSI2_IsReady+0x18>
 8003f42:	2301      	movs	r3, #1
 8003f44:	e000      	b.n	8003f48 <LL_RCC_LSI2_IsReady+0x1a>
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr

08003f52 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8003f5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	021b      	lsls	r3, r3, #8
 8003f6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003f84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f8e:	f043 0301 	orr.w	r3, r3, #1
 8003f92:	6013      	str	r3, [r2, #0]
}
 8003f94:	bf00      	nop
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003fa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003fac:	f023 0301 	bic.w	r3, r3, #1
 8003fb0:	6013      	str	r3, [r2, #0]
}
 8003fb2:	bf00      	nop
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003fc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d101      	bne.n	8003fd2 <LL_RCC_MSI_IsReady+0x16>
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e000      	b.n	8003fd4 <LL_RCC_MSI_IsReady+0x18>
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8003fe6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ff0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	600b      	str	r3, [r1, #0]
}
 8003ffa:	bf00      	nop
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800400c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004016:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2bb0      	cmp	r3, #176	@ 0xb0
 800401c:	d901      	bls.n	8004022 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 800401e:	23b0      	movs	r3, #176	@ 0xb0
 8004020:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8004022:	687b      	ldr	r3, [r7, #4]
}
 8004024:	4618      	mov	r0, r3
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004038:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	021b      	lsls	r3, r3, #8
 8004046:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800404a:	4313      	orrs	r3, r2
 800404c:	604b      	str	r3, [r1, #4]
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004062:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f023 0203 	bic.w	r2, r3, #3
 800406c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4313      	orrs	r3, r2
 8004074:	608b      	str	r3, [r1, #8]
}
 8004076:	bf00      	nop
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004082:	b480      	push	{r7}
 8004084:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004086:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f003 030c 	and.w	r3, r3, #12
}
 8004090:	4618      	mov	r0, r3
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr

0800409a <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800409a:	b480      	push	{r7}
 800409c:	b083      	sub	sp, #12
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80040a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	608b      	str	r3, [r1, #8]
}
 80040b6:	bf00      	nop
 80040b8:	370c      	adds	r7, #12
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr

080040c2 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80040ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80040d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4313      	orrs	r3, r2
 80040de:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80040e2:	bf00      	nop
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr

080040ee <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 80040ee:	b480      	push	{r7}
 80040f0:	b083      	sub	sp, #12
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80040f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040fa:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80040fe:	f023 020f 	bic.w	r2, r3, #15
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	091b      	lsrs	r3, r3, #4
 8004106:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800410a:	4313      	orrs	r3, r2
 800410c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004124:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800412e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4313      	orrs	r3, r2
 8004136:	608b      	str	r3, [r1, #8]
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800414c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004156:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4313      	orrs	r3, r2
 800415e:	608b      	str	r3, [r1, #8]
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800417a:	4618      	mov	r0, r3
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8004188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800418c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004190:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8004194:	4618      	mov	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr

0800419e <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 800419e:	b480      	push	{r7}
 80041a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80041a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80041aa:	011b      	lsls	r3, r3, #4
 80041ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80041ba:	b480      	push	{r7}
 80041bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80041be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr

080041d2 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80041d2:	b480      	push	{r7}
 80041d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80041d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr

080041ea <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80041ea:	b480      	push	{r7}
 80041ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80041ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041fc:	6013      	str	r3, [r2, #0]
}
 80041fe:	bf00      	nop
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004208:	b480      	push	{r7}
 800420a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800420c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004216:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800421a:	6013      	str	r3, [r2, #0]
}
 800421c:	bf00      	nop
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr

08004226 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004226:	b480      	push	{r7}
 8004228:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800422a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004234:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004238:	d101      	bne.n	800423e <LL_RCC_PLL_IsReady+0x18>
 800423a:	2301      	movs	r3, #1
 800423c:	e000      	b.n	8004240 <LL_RCC_PLL_IsReady+0x1a>
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr

0800424a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800424a:	b480      	push	{r7}
 800424c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800424e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	0a1b      	lsrs	r3, r3, #8
 8004256:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800425a:	4618      	mov	r0, r3
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004264:	b480      	push	{r7}
 8004266:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8004272:	4618      	mov	r0, r3
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800428a:	4618      	mov	r0, r3
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	f003 0303 	and.w	r3, r3, #3
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80042b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042be:	d101      	bne.n	80042c4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80042c0:	2301      	movs	r3, #1
 80042c2:	e000      	b.n	80042c6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80042d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042d8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80042dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042e4:	d101      	bne.n	80042ea <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80042e6:	2301      	movs	r3, #1
 80042e8:	e000      	b.n	80042ec <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80042f6:	b480      	push	{r7}
 80042f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80042fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042fe:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004302:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004306:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800430a:	d101      	bne.n	8004310 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800430c:	2301      	movs	r3, #1
 800430e:	e000      	b.n	8004312 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004320:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800432a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800432e:	d101      	bne.n	8004334 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004330:	2301      	movs	r3, #1
 8004332:	e000      	b.n	8004336 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004340:	b480      	push	{r7}
 8004342:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004344:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800434e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004352:	d101      	bne.n	8004358 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004354:	2301      	movs	r3, #1
 8004356:	e000      	b.n	800435a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004364:	b590      	push	{r4, r7, lr}
 8004366:	b08d      	sub	sp, #52	@ 0x34
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e363      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0320 	and.w	r3, r3, #32
 800437e:	2b00      	cmp	r3, #0
 8004380:	f000 808d 	beq.w	800449e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004384:	f7ff fe7d 	bl	8004082 <LL_RCC_GetSysClkSource>
 8004388:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800438a:	f7ff ff83 	bl	8004294 <LL_RCC_PLL_GetMainSource>
 800438e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004392:	2b00      	cmp	r3, #0
 8004394:	d005      	beq.n	80043a2 <HAL_RCC_OscConfig+0x3e>
 8004396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004398:	2b0c      	cmp	r3, #12
 800439a:	d147      	bne.n	800442c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800439c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d144      	bne.n	800442c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e347      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80043b2:	f7ff fe28 	bl	8004006 <LL_RCC_MSI_GetRange>
 80043b6:	4603      	mov	r3, r0
 80043b8:	429c      	cmp	r4, r3
 80043ba:	d914      	bls.n	80043e6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 fd61 	bl	8004e88 <RCC_SetFlashLatencyFromMSIRange>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e336      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7ff fe02 	bl	8003fde <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff fe26 	bl	8004030 <LL_RCC_MSI_SetCalibTrimming>
 80043e4:	e013      	b.n	800440e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7ff fdf7 	bl	8003fde <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7ff fe1b 	bl	8004030 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	4618      	mov	r0, r3
 8004400:	f000 fd42 	bl	8004e88 <RCC_SetFlashLatencyFromMSIRange>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e317      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800440e:	f000 fcc9 	bl	8004da4 <HAL_RCC_GetHCLKFreq>
 8004412:	4603      	mov	r3, r0
 8004414:	4aa4      	ldr	r2, [pc, #656]	@ (80046a8 <HAL_RCC_OscConfig+0x344>)
 8004416:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004418:	4ba4      	ldr	r3, [pc, #656]	@ (80046ac <HAL_RCC_OscConfig+0x348>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4618      	mov	r0, r3
 800441e:	f7fd facb 	bl	80019b8 <HAL_InitTick>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d039      	beq.n	800449c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e308      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d01e      	beq.n	8004472 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004434:	f7ff fda4 	bl	8003f80 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004438:	f7fe fec6 	bl	80031c8 <HAL_GetTick>
 800443c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004440:	f7fe fec2 	bl	80031c8 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e2f5      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004452:	f7ff fdb3 	bl	8003fbc <LL_RCC_MSI_IsReady>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0f1      	beq.n	8004440 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004460:	4618      	mov	r0, r3
 8004462:	f7ff fdbc 	bl	8003fde <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	4618      	mov	r0, r3
 800446c:	f7ff fde0 	bl	8004030 <LL_RCC_MSI_SetCalibTrimming>
 8004470:	e015      	b.n	800449e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004472:	f7ff fd94 	bl	8003f9e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004476:	f7fe fea7 	bl	80031c8 <HAL_GetTick>
 800447a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800447c:	e008      	b.n	8004490 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800447e:	f7fe fea3 	bl	80031c8 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e2d6      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004490:	f7ff fd94 	bl	8003fbc <LL_RCC_MSI_IsReady>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d1f1      	bne.n	800447e <HAL_RCC_OscConfig+0x11a>
 800449a:	e000      	b.n	800449e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800449c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0301 	and.w	r3, r3, #1
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d047      	beq.n	800453a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044aa:	f7ff fdea 	bl	8004082 <LL_RCC_GetSysClkSource>
 80044ae:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044b0:	f7ff fef0 	bl	8004294 <LL_RCC_PLL_GetMainSource>
 80044b4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80044b6:	6a3b      	ldr	r3, [r7, #32]
 80044b8:	2b08      	cmp	r3, #8
 80044ba:	d005      	beq.n	80044c8 <HAL_RCC_OscConfig+0x164>
 80044bc:	6a3b      	ldr	r3, [r7, #32]
 80044be:	2b0c      	cmp	r3, #12
 80044c0:	d108      	bne.n	80044d4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	2b03      	cmp	r3, #3
 80044c6:	d105      	bne.n	80044d4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d134      	bne.n	800453a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e2b4      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044dc:	d102      	bne.n	80044e4 <HAL_RCC_OscConfig+0x180>
 80044de:	f7ff fbd1 	bl	8003c84 <LL_RCC_HSE_Enable>
 80044e2:	e001      	b.n	80044e8 <HAL_RCC_OscConfig+0x184>
 80044e4:	f7ff fbdd 	bl	8003ca2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d012      	beq.n	8004516 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f0:	f7fe fe6a 	bl	80031c8 <HAL_GetTick>
 80044f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044f8:	f7fe fe66 	bl	80031c8 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b64      	cmp	r3, #100	@ 0x64
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e299      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800450a:	f7ff fbd9 	bl	8003cc0 <LL_RCC_HSE_IsReady>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d0f1      	beq.n	80044f8 <HAL_RCC_OscConfig+0x194>
 8004514:	e011      	b.n	800453a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004516:	f7fe fe57 	bl	80031c8 <HAL_GetTick>
 800451a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800451c:	e008      	b.n	8004530 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800451e:	f7fe fe53 	bl	80031c8 <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	2b64      	cmp	r3, #100	@ 0x64
 800452a:	d901      	bls.n	8004530 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e286      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8004530:	f7ff fbc6 	bl	8003cc0 <LL_RCC_HSE_IsReady>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1f1      	bne.n	800451e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d04c      	beq.n	80045e0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004546:	f7ff fd9c 	bl	8004082 <LL_RCC_GetSysClkSource>
 800454a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800454c:	f7ff fea2 	bl	8004294 <LL_RCC_PLL_GetMainSource>
 8004550:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	2b04      	cmp	r3, #4
 8004556:	d005      	beq.n	8004564 <HAL_RCC_OscConfig+0x200>
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	2b0c      	cmp	r3, #12
 800455c:	d10e      	bne.n	800457c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	2b02      	cmp	r3, #2
 8004562:	d10b      	bne.n	800457c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d101      	bne.n	8004570 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e266      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	4618      	mov	r0, r3
 8004576:	f7ff fbe5 	bl	8003d44 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800457a:	e031      	b.n	80045e0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d019      	beq.n	80045b8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004584:	f7ff fbae 	bl	8003ce4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004588:	f7fe fe1e 	bl	80031c8 <HAL_GetTick>
 800458c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004590:	f7fe fe1a 	bl	80031c8 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e24d      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80045a2:	f7ff fbbd 	bl	8003d20 <LL_RCC_HSI_IsReady>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0f1      	beq.n	8004590 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7ff fbc7 	bl	8003d44 <LL_RCC_HSI_SetCalibTrimming>
 80045b6:	e013      	b.n	80045e0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045b8:	f7ff fba3 	bl	8003d02 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045bc:	f7fe fe04 	bl	80031c8 <HAL_GetTick>
 80045c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80045c2:	e008      	b.n	80045d6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045c4:	f7fe fe00 	bl	80031c8 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e233      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80045d6:	f7ff fba3 	bl	8003d20 <LL_RCC_HSI_IsReady>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1f1      	bne.n	80045c4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0308 	and.w	r3, r3, #8
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d106      	bne.n	80045fa <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f000 80a3 	beq.w	8004740 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d076      	beq.n	80046f0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0310 	and.w	r3, r3, #16
 800460a:	2b00      	cmp	r3, #0
 800460c:	d046      	beq.n	800469c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800460e:	f7ff fc5a 	bl	8003ec6 <LL_RCC_LSI1_IsReady>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d113      	bne.n	8004640 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8004618:	f7ff fc33 	bl	8003e82 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800461c:	f7fe fdd4 	bl	80031c8 <HAL_GetTick>
 8004620:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004622:	e008      	b.n	8004636 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004624:	f7fe fdd0 	bl	80031c8 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	2b02      	cmp	r3, #2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e203      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004636:	f7ff fc46 	bl	8003ec6 <LL_RCC_LSI1_IsReady>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d0f1      	beq.n	8004624 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8004640:	f7ff fc53 	bl	8003eea <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004644:	f7fe fdc0 	bl	80031c8 <HAL_GetTick>
 8004648:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800464a:	e008      	b.n	800465e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800464c:	f7fe fdbc 	bl	80031c8 <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	2b03      	cmp	r3, #3
 8004658:	d901      	bls.n	800465e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e1ef      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800465e:	f7ff fc66 	bl	8003f2e <LL_RCC_LSI2_IsReady>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d0f1      	beq.n	800464c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	4618      	mov	r0, r3
 800466e:	f7ff fc70 	bl	8003f52 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8004672:	f7ff fc17 	bl	8003ea4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004676:	f7fe fda7 	bl	80031c8 <HAL_GetTick>
 800467a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800467c:	e008      	b.n	8004690 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800467e:	f7fe fda3 	bl	80031c8 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e1d6      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8004690:	f7ff fc19 	bl	8003ec6 <LL_RCC_LSI1_IsReady>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1f1      	bne.n	800467e <HAL_RCC_OscConfig+0x31a>
 800469a:	e051      	b.n	8004740 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800469c:	f7ff fbf1 	bl	8003e82 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a0:	f7fe fd92 	bl	80031c8 <HAL_GetTick>
 80046a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80046a6:	e00c      	b.n	80046c2 <HAL_RCC_OscConfig+0x35e>
 80046a8:	20000014 	.word	0x20000014
 80046ac:	20000018 	.word	0x20000018
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80046b0:	f7fe fd8a 	bl	80031c8 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e1bd      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80046c2:	f7ff fc00 	bl	8003ec6 <LL_RCC_LSI1_IsReady>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d0f1      	beq.n	80046b0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80046cc:	f7ff fc1e 	bl	8003f0c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80046d2:	f7fe fd79 	bl	80031c8 <HAL_GetTick>
 80046d6:	4602      	mov	r2, r0
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b03      	cmp	r3, #3
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e1ac      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80046e4:	f7ff fc23 	bl	8003f2e <LL_RCC_LSI2_IsReady>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1f1      	bne.n	80046d2 <HAL_RCC_OscConfig+0x36e>
 80046ee:	e027      	b.n	8004740 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80046f0:	f7ff fc0c 	bl	8003f0c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f4:	f7fe fd68 	bl	80031c8 <HAL_GetTick>
 80046f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80046fc:	f7fe fd64 	bl	80031c8 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b03      	cmp	r3, #3
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e197      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800470e:	f7ff fc0e 	bl	8003f2e <LL_RCC_LSI2_IsReady>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1f1      	bne.n	80046fc <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8004718:	f7ff fbc4 	bl	8003ea4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800471c:	f7fe fd54 	bl	80031c8 <HAL_GetTick>
 8004720:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004722:	e008      	b.n	8004736 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004724:	f7fe fd50 	bl	80031c8 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	2b02      	cmp	r3, #2
 8004730:	d901      	bls.n	8004736 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e183      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004736:	f7ff fbc6 	bl	8003ec6 <LL_RCC_LSI1_IsReady>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1f1      	bne.n	8004724 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0304 	and.w	r3, r3, #4
 8004748:	2b00      	cmp	r3, #0
 800474a:	d05b      	beq.n	8004804 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800474c:	4ba7      	ldr	r3, [pc, #668]	@ (80049ec <HAL_RCC_OscConfig+0x688>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004754:	2b00      	cmp	r3, #0
 8004756:	d114      	bne.n	8004782 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004758:	f7ff fa64 	bl	8003c24 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800475c:	f7fe fd34 	bl	80031c8 <HAL_GetTick>
 8004760:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004762:	e008      	b.n	8004776 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004764:	f7fe fd30 	bl	80031c8 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	2b02      	cmp	r3, #2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e163      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004776:	4b9d      	ldr	r3, [pc, #628]	@ (80049ec <HAL_RCC_OscConfig+0x688>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800477e:	2b00      	cmp	r3, #0
 8004780:	d0f0      	beq.n	8004764 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d102      	bne.n	8004790 <HAL_RCC_OscConfig+0x42c>
 800478a:	f7ff fb24 	bl	8003dd6 <LL_RCC_LSE_Enable>
 800478e:	e00c      	b.n	80047aa <HAL_RCC_OscConfig+0x446>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	2b05      	cmp	r3, #5
 8004796:	d104      	bne.n	80047a2 <HAL_RCC_OscConfig+0x43e>
 8004798:	f7ff fb3f 	bl	8003e1a <LL_RCC_LSE_EnableBypass>
 800479c:	f7ff fb1b 	bl	8003dd6 <LL_RCC_LSE_Enable>
 80047a0:	e003      	b.n	80047aa <HAL_RCC_OscConfig+0x446>
 80047a2:	f7ff fb29 	bl	8003df8 <LL_RCC_LSE_Disable>
 80047a6:	f7ff fb49 	bl	8003e3c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d014      	beq.n	80047dc <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b2:	f7fe fd09 	bl	80031c8 <HAL_GetTick>
 80047b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80047b8:	e00a      	b.n	80047d0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ba:	f7fe fd05 	bl	80031c8 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d901      	bls.n	80047d0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e136      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80047d0:	f7ff fb45 	bl	8003e5e <LL_RCC_LSE_IsReady>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d0ef      	beq.n	80047ba <HAL_RCC_OscConfig+0x456>
 80047da:	e013      	b.n	8004804 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047dc:	f7fe fcf4 	bl	80031c8 <HAL_GetTick>
 80047e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80047e2:	e00a      	b.n	80047fa <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047e4:	f7fe fcf0 	bl	80031c8 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e121      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80047fa:	f7ff fb30 	bl	8003e5e <LL_RCC_LSE_IsReady>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1ef      	bne.n	80047e4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800480c:	2b00      	cmp	r3, #0
 800480e:	d02c      	beq.n	800486a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004814:	2b00      	cmp	r3, #0
 8004816:	d014      	beq.n	8004842 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004818:	f7ff faa9 	bl	8003d6e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481c:	f7fe fcd4 	bl	80031c8 <HAL_GetTick>
 8004820:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004824:	f7fe fcd0 	bl	80031c8 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b02      	cmp	r3, #2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e103      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004836:	f7ff fabc 	bl	8003db2 <LL_RCC_HSI48_IsReady>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d0f1      	beq.n	8004824 <HAL_RCC_OscConfig+0x4c0>
 8004840:	e013      	b.n	800486a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004842:	f7ff faa5 	bl	8003d90 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004846:	f7fe fcbf 	bl	80031c8 <HAL_GetTick>
 800484a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800484c:	e008      	b.n	8004860 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800484e:	f7fe fcbb 	bl	80031c8 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d901      	bls.n	8004860 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e0ee      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004860:	f7ff faa7 	bl	8003db2 <LL_RCC_HSI48_IsReady>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1f1      	bne.n	800484e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486e:	2b00      	cmp	r3, #0
 8004870:	f000 80e4 	beq.w	8004a3c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004874:	f7ff fc05 	bl	8004082 <LL_RCC_GetSysClkSource>
 8004878:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800487a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004886:	2b02      	cmp	r3, #2
 8004888:	f040 80b4 	bne.w	80049f4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f003 0203 	and.w	r2, r3, #3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004896:	429a      	cmp	r2, r3
 8004898:	d123      	bne.n	80048e2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d11c      	bne.n	80048e2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	0a1b      	lsrs	r3, r3, #8
 80048ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d114      	bne.n	80048e2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d10d      	bne.n	80048e2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d106      	bne.n	80048e2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80048de:	429a      	cmp	r2, r3
 80048e0:	d05d      	beq.n	800499e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	2b0c      	cmp	r3, #12
 80048e6:	d058      	beq.n	800499a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80048e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e0a1      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80048fa:	f7ff fc85 	bl	8004208 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048fe:	f7fe fc63 	bl	80031c8 <HAL_GetTick>
 8004902:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004904:	e008      	b.n	8004918 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004906:	f7fe fc5f 	bl	80031c8 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e092      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004918:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1ef      	bne.n	8004906 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004926:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	4b30      	ldr	r3, [pc, #192]	@ (80049f0 <HAL_RCC_OscConfig+0x68c>)
 800492e:	4013      	ands	r3, r2
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004938:	4311      	orrs	r1, r2
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800493e:	0212      	lsls	r2, r2, #8
 8004940:	4311      	orrs	r1, r2
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004946:	4311      	orrs	r1, r2
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800494c:	4311      	orrs	r1, r2
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004952:	430a      	orrs	r2, r1
 8004954:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004958:	4313      	orrs	r3, r2
 800495a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800495c:	f7ff fc45 	bl	80041ea <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004960:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800496a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800496e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004970:	f7fe fc2a 	bl	80031c8 <HAL_GetTick>
 8004974:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004976:	e008      	b.n	800498a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004978:	f7fe fc26 	bl	80031c8 <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	2b02      	cmp	r3, #2
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e059      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800498a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0ef      	beq.n	8004978 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004998:	e050      	b.n	8004a3c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e04f      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800499e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d147      	bne.n	8004a3c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80049ac:	f7ff fc1d 	bl	80041ea <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80049b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80049ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80049c0:	f7fe fc02 	bl	80031c8 <HAL_GetTick>
 80049c4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c8:	f7fe fbfe 	bl	80031c8 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e031      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d0ef      	beq.n	80049c8 <HAL_RCC_OscConfig+0x664>
 80049e8:	e028      	b.n	8004a3c <HAL_RCC_OscConfig+0x6d8>
 80049ea:	bf00      	nop
 80049ec:	58000400 	.word	0x58000400
 80049f0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	2b0c      	cmp	r3, #12
 80049f8:	d01e      	beq.n	8004a38 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049fa:	f7ff fc05 	bl	8004208 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049fe:	f7fe fbe3 	bl	80031c8 <HAL_GetTick>
 8004a02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a04:	e008      	b.n	8004a18 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a06:	f7fe fbdf 	bl	80031c8 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d901      	bls.n	8004a18 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e012      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1ef      	bne.n	8004a06 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8004a26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004a30:	4b05      	ldr	r3, [pc, #20]	@ (8004a48 <HAL_RCC_OscConfig+0x6e4>)
 8004a32:	4013      	ands	r3, r2
 8004a34:	60cb      	str	r3, [r1, #12]
 8004a36:	e001      	b.n	8004a3c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e000      	b.n	8004a3e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3734      	adds	r7, #52	@ 0x34
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd90      	pop	{r4, r7, pc}
 8004a46:	bf00      	nop
 8004a48:	eefefffc 	.word	0xeefefffc

08004a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d101      	bne.n	8004a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e12d      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a60:	4b98      	ldr	r3, [pc, #608]	@ (8004cc4 <HAL_RCC_ClockConfig+0x278>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d91b      	bls.n	8004aa6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a6e:	4b95      	ldr	r3, [pc, #596]	@ (8004cc4 <HAL_RCC_ClockConfig+0x278>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f023 0207 	bic.w	r2, r3, #7
 8004a76:	4993      	ldr	r1, [pc, #588]	@ (8004cc4 <HAL_RCC_ClockConfig+0x278>)
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a7e:	f7fe fba3 	bl	80031c8 <HAL_GetTick>
 8004a82:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a84:	e008      	b.n	8004a98 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004a86:	f7fe fb9f 	bl	80031c8 <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d901      	bls.n	8004a98 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e111      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a98:	4b8a      	ldr	r3, [pc, #552]	@ (8004cc4 <HAL_RCC_ClockConfig+0x278>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0307 	and.w	r3, r3, #7
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d1ef      	bne.n	8004a86 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d016      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7ff faef 	bl	800409a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004abc:	f7fe fb84 	bl	80031c8 <HAL_GetTick>
 8004ac0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004ac4:	f7fe fb80 	bl	80031c8 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e0f2      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004ad6:	f7ff fbe9 	bl	80042ac <LL_RCC_IsActiveFlag_HPRE>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0f1      	beq.n	8004ac4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0320 	and.w	r3, r3, #32
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d016      	beq.n	8004b1a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	4618      	mov	r0, r3
 8004af2:	f7ff fae6 	bl	80040c2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004af6:	f7fe fb67 	bl	80031c8 <HAL_GetTick>
 8004afa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004afc:	e008      	b.n	8004b10 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004afe:	f7fe fb63 	bl	80031c8 <HAL_GetTick>
 8004b02:	4602      	mov	r2, r0
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d901      	bls.n	8004b10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e0d5      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004b10:	f7ff fbde 	bl	80042d0 <LL_RCC_IsActiveFlag_C2HPRE>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d0f1      	beq.n	8004afe <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d016      	beq.n	8004b54 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	699b      	ldr	r3, [r3, #24]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff fadf 	bl	80040ee <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004b30:	f7fe fb4a 	bl	80031c8 <HAL_GetTick>
 8004b34:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004b36:	e008      	b.n	8004b4a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004b38:	f7fe fb46 	bl	80031c8 <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d901      	bls.n	8004b4a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e0b8      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004b4a:	f7ff fbd4 	bl	80042f6 <LL_RCC_IsActiveFlag_SHDHPRE>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0f1      	beq.n	8004b38 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0304 	and.w	r3, r3, #4
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d016      	beq.n	8004b8e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7ff fad9 	bl	800411c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004b6a:	f7fe fb2d 	bl	80031c8 <HAL_GetTick>
 8004b6e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004b72:	f7fe fb29 	bl	80031c8 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e09b      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004b84:	f7ff fbca 	bl	800431c <LL_RCC_IsActiveFlag_PPRE1>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d0f1      	beq.n	8004b72 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0308 	and.w	r3, r3, #8
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d017      	beq.n	8004bca <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	00db      	lsls	r3, r3, #3
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f7ff facf 	bl	8004144 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004ba6:	f7fe fb0f 	bl	80031c8 <HAL_GetTick>
 8004baa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004bac:	e008      	b.n	8004bc0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004bae:	f7fe fb0b 	bl	80031c8 <HAL_GetTick>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d901      	bls.n	8004bc0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e07d      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004bc0:	f7ff fbbe 	bl	8004340 <LL_RCC_IsActiveFlag_PPRE2>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d0f1      	beq.n	8004bae <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d043      	beq.n	8004c5e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d106      	bne.n	8004bec <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8004bde:	f7ff f86f 	bl	8003cc0 <LL_RCC_HSE_IsReady>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d11e      	bne.n	8004c26 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	e067      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	2b03      	cmp	r3, #3
 8004bf2:	d106      	bne.n	8004c02 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004bf4:	f7ff fb17 	bl	8004226 <LL_RCC_PLL_IsReady>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d113      	bne.n	8004c26 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e05c      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8004c0a:	f7ff f9d7 	bl	8003fbc <LL_RCC_MSI_IsReady>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d108      	bne.n	8004c26 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e051      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004c18:	f7ff f882 	bl	8003d20 <LL_RCC_HSI_IsReady>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e04a      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7ff fa15 	bl	800405a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c30:	f7fe faca 	bl	80031c8 <HAL_GetTick>
 8004c34:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c36:	e00a      	b.n	8004c4e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c38:	f7fe fac6 	bl	80031c8 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e036      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c4e:	f7ff fa18 	bl	8004082 <LL_RCC_GetSysClkSource>
 8004c52:	4602      	mov	r2, r0
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d1ec      	bne.n	8004c38 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c5e:	4b19      	ldr	r3, [pc, #100]	@ (8004cc4 <HAL_RCC_ClockConfig+0x278>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0307 	and.w	r3, r3, #7
 8004c66:	683a      	ldr	r2, [r7, #0]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d21b      	bcs.n	8004ca4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c6c:	4b15      	ldr	r3, [pc, #84]	@ (8004cc4 <HAL_RCC_ClockConfig+0x278>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f023 0207 	bic.w	r2, r3, #7
 8004c74:	4913      	ldr	r1, [pc, #76]	@ (8004cc4 <HAL_RCC_ClockConfig+0x278>)
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c7c:	f7fe faa4 	bl	80031c8 <HAL_GetTick>
 8004c80:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c82:	e008      	b.n	8004c96 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004c84:	f7fe faa0 	bl	80031c8 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e012      	b.n	8004cbc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c96:	4b0b      	ldr	r3, [pc, #44]	@ (8004cc4 <HAL_RCC_ClockConfig+0x278>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0307 	and.w	r3, r3, #7
 8004c9e:	683a      	ldr	r2, [r7, #0]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d1ef      	bne.n	8004c84 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004ca4:	f000 f87e 	bl	8004da4 <HAL_RCC_GetHCLKFreq>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	4a07      	ldr	r2, [pc, #28]	@ (8004cc8 <HAL_RCC_ClockConfig+0x27c>)
 8004cac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8004cae:	f7fe fa97 	bl	80031e0 <HAL_GetTickPrio>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7fc fe7f 	bl	80019b8 <HAL_InitTick>
 8004cba:	4603      	mov	r3, r0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3710      	adds	r7, #16
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	58004000 	.word	0x58004000
 8004cc8:	20000014 	.word	0x20000014

08004ccc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ccc:	b590      	push	{r4, r7, lr}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cd2:	f7ff f9d6 	bl	8004082 <LL_RCC_GetSysClkSource>
 8004cd6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10a      	bne.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004cde:	f7ff f992 	bl	8004006 <LL_RCC_MSI_GetRange>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	091b      	lsrs	r3, r3, #4
 8004ce6:	f003 030f 	and.w	r3, r3, #15
 8004cea:	4a2b      	ldr	r2, [pc, #172]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cf0:	60fb      	str	r3, [r7, #12]
 8004cf2:	e04b      	b.n	8004d8c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2b04      	cmp	r3, #4
 8004cf8:	d102      	bne.n	8004d00 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004cfa:	4b28      	ldr	r3, [pc, #160]	@ (8004d9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	e045      	b.n	8004d8c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b08      	cmp	r3, #8
 8004d04:	d10a      	bne.n	8004d1c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004d06:	f7fe ffab 	bl	8003c60 <LL_RCC_HSE_IsEnabledDiv2>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d102      	bne.n	8004d16 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004d10:	4b22      	ldr	r3, [pc, #136]	@ (8004d9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004d12:	60fb      	str	r3, [r7, #12]
 8004d14:	e03a      	b.n	8004d8c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004d16:	4b22      	ldr	r3, [pc, #136]	@ (8004da0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004d18:	60fb      	str	r3, [r7, #12]
 8004d1a:	e037      	b.n	8004d8c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8004d1c:	f7ff faba 	bl	8004294 <LL_RCC_PLL_GetMainSource>
 8004d20:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d003      	beq.n	8004d30 <HAL_RCC_GetSysClockFreq+0x64>
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	2b03      	cmp	r3, #3
 8004d2c:	d003      	beq.n	8004d36 <HAL_RCC_GetSysClockFreq+0x6a>
 8004d2e:	e00d      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004d30:	4b1a      	ldr	r3, [pc, #104]	@ (8004d9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004d32:	60bb      	str	r3, [r7, #8]
        break;
 8004d34:	e015      	b.n	8004d62 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004d36:	f7fe ff93 	bl	8003c60 <LL_RCC_HSE_IsEnabledDiv2>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d102      	bne.n	8004d46 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004d40:	4b16      	ldr	r3, [pc, #88]	@ (8004d9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004d42:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004d44:	e00d      	b.n	8004d62 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8004d46:	4b16      	ldr	r3, [pc, #88]	@ (8004da0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004d48:	60bb      	str	r3, [r7, #8]
        break;
 8004d4a:	e00a      	b.n	8004d62 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004d4c:	f7ff f95b 	bl	8004006 <LL_RCC_MSI_GetRange>
 8004d50:	4603      	mov	r3, r0
 8004d52:	091b      	lsrs	r3, r3, #4
 8004d54:	f003 030f 	and.w	r3, r3, #15
 8004d58:	4a0f      	ldr	r2, [pc, #60]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d5e:	60bb      	str	r3, [r7, #8]
        break;
 8004d60:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8004d62:	f7ff fa72 	bl	800424a <LL_RCC_PLL_GetN>
 8004d66:	4602      	mov	r2, r0
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	fb03 f402 	mul.w	r4, r3, r2
 8004d6e:	f7ff fa85 	bl	800427c <LL_RCC_PLL_GetDivider>
 8004d72:	4603      	mov	r3, r0
 8004d74:	091b      	lsrs	r3, r3, #4
 8004d76:	3301      	adds	r3, #1
 8004d78:	fbb4 f4f3 	udiv	r4, r4, r3
 8004d7c:	f7ff fa72 	bl	8004264 <LL_RCC_PLL_GetR>
 8004d80:	4603      	mov	r3, r0
 8004d82:	0f5b      	lsrs	r3, r3, #29
 8004d84:	3301      	adds	r3, #1
 8004d86:	fbb4 f3f3 	udiv	r3, r4, r3
 8004d8a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd90      	pop	{r4, r7, pc}
 8004d96:	bf00      	nop
 8004d98:	0800c724 	.word	0x0800c724
 8004d9c:	00f42400 	.word	0x00f42400
 8004da0:	01e84800 	.word	0x01e84800

08004da4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004da4:	b598      	push	{r3, r4, r7, lr}
 8004da6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8004da8:	f7ff ff90 	bl	8004ccc <HAL_RCC_GetSysClockFreq>
 8004dac:	4604      	mov	r4, r0
 8004dae:	f7ff f9dd 	bl	800416c <LL_RCC_GetAHBPrescaler>
 8004db2:	4603      	mov	r3, r0
 8004db4:	091b      	lsrs	r3, r3, #4
 8004db6:	f003 030f 	and.w	r3, r3, #15
 8004dba:	4a03      	ldr	r2, [pc, #12]	@ (8004dc8 <HAL_RCC_GetHCLKFreq+0x24>)
 8004dbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dc0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	bd98      	pop	{r3, r4, r7, pc}
 8004dc8:	0800c6c4 	.word	0x0800c6c4

08004dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dcc:	b598      	push	{r3, r4, r7, lr}
 8004dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004dd0:	f7ff ffe8 	bl	8004da4 <HAL_RCC_GetHCLKFreq>
 8004dd4:	4604      	mov	r4, r0
 8004dd6:	f7ff f9f0 	bl	80041ba <LL_RCC_GetAPB1Prescaler>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	0a1b      	lsrs	r3, r3, #8
 8004dde:	f003 0307 	and.w	r3, r3, #7
 8004de2:	4a04      	ldr	r2, [pc, #16]	@ (8004df4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004de4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004de8:	f003 031f 	and.w	r3, r3, #31
 8004dec:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	bd98      	pop	{r3, r4, r7, pc}
 8004df4:	0800c704 	.word	0x0800c704

08004df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004df8:	b598      	push	{r3, r4, r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8004dfc:	f7ff ffd2 	bl	8004da4 <HAL_RCC_GetHCLKFreq>
 8004e00:	4604      	mov	r4, r0
 8004e02:	f7ff f9e6 	bl	80041d2 <LL_RCC_GetAPB2Prescaler>
 8004e06:	4603      	mov	r3, r0
 8004e08:	0adb      	lsrs	r3, r3, #11
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	4a04      	ldr	r2, [pc, #16]	@ (8004e20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e14:	f003 031f 	and.w	r3, r3, #31
 8004e18:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	bd98      	pop	{r3, r4, r7, pc}
 8004e20:	0800c704 	.word	0x0800c704

08004e24 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	226f      	movs	r2, #111	@ 0x6f
 8004e32:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8004e34:	f7ff f925 	bl	8004082 <LL_RCC_GetSysClkSource>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8004e3e:	f7ff f995 	bl	800416c <LL_RCC_GetAHBPrescaler>
 8004e42:	4602      	mov	r2, r0
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8004e48:	f7ff f9b7 	bl	80041ba <LL_RCC_GetAPB1Prescaler>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8004e52:	f7ff f9be 	bl	80041d2 <LL_RCC_GetAPB2Prescaler>
 8004e56:	4602      	mov	r2, r0
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8004e5c:	f7ff f992 	bl	8004184 <LL_C2_RCC_GetAHBPrescaler>
 8004e60:	4602      	mov	r2, r0
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8004e66:	f7ff f99a 	bl	800419e <LL_RCC_GetAHB4Prescaler>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004e70:	4b04      	ldr	r3, [pc, #16]	@ (8004e84 <HAL_RCC_GetClockConfig+0x60>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0207 	and.w	r2, r3, #7
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	601a      	str	r2, [r3, #0]
}
 8004e7c:	bf00      	nop
 8004e7e:	3708      	adds	r7, #8
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	58004000 	.word	0x58004000

08004e88 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8004e88:	b590      	push	{r4, r7, lr}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2bb0      	cmp	r3, #176	@ 0xb0
 8004e94:	d903      	bls.n	8004e9e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8004e96:	4b15      	ldr	r3, [pc, #84]	@ (8004eec <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e9a:	60fb      	str	r3, [r7, #12]
 8004e9c:	e007      	b.n	8004eae <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	091b      	lsrs	r3, r3, #4
 8004ea2:	f003 030f 	and.w	r3, r3, #15
 8004ea6:	4a11      	ldr	r2, [pc, #68]	@ (8004eec <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eac:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8004eae:	f7ff f976 	bl	800419e <LL_RCC_GetAHB4Prescaler>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	091b      	lsrs	r3, r3, #4
 8004eb6:	f003 030f 	and.w	r3, r3, #15
 8004eba:	4a0d      	ldr	r2, [pc, #52]	@ (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8004ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ec6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	4a0a      	ldr	r2, [pc, #40]	@ (8004ef4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8004ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed0:	0c9c      	lsrs	r4, r3, #18
 8004ed2:	f7fe feb7 	bl	8003c44 <HAL_PWREx_GetVoltageRange>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	4619      	mov	r1, r3
 8004eda:	4620      	mov	r0, r4
 8004edc:	f000 f80c 	bl	8004ef8 <RCC_SetFlashLatency>
 8004ee0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3714      	adds	r7, #20
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd90      	pop	{r4, r7, pc}
 8004eea:	bf00      	nop
 8004eec:	0800c724 	.word	0x0800c724
 8004ef0:	0800c6c4 	.word	0x0800c6c4
 8004ef4:	431bde83 	.word	0x431bde83

08004ef8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004ef8:	b590      	push	{r4, r7, lr}
 8004efa:	b093      	sub	sp, #76	@ 0x4c
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004f02:	4b37      	ldr	r3, [pc, #220]	@ (8004fe0 <RCC_SetFlashLatency+0xe8>)
 8004f04:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8004f08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004f0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8004f0e:	4a35      	ldr	r2, [pc, #212]	@ (8004fe4 <RCC_SetFlashLatency+0xec>)
 8004f10:	f107 031c 	add.w	r3, r7, #28
 8004f14:	ca07      	ldmia	r2, {r0, r1, r2}
 8004f16:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8004f1a:	4b33      	ldr	r3, [pc, #204]	@ (8004fe8 <RCC_SetFlashLatency+0xf0>)
 8004f1c:	f107 040c 	add.w	r4, r7, #12
 8004f20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004f22:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004f26:	2300      	movs	r3, #0
 8004f28:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f30:	d11a      	bne.n	8004f68 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004f32:	2300      	movs	r3, #0
 8004f34:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f36:	e013      	b.n	8004f60 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004f38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	3348      	adds	r3, #72	@ 0x48
 8004f3e:	443b      	add	r3, r7
 8004f40:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d807      	bhi.n	8004f5a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004f4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	3348      	adds	r3, #72	@ 0x48
 8004f50:	443b      	add	r3, r7
 8004f52:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004f56:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8004f58:	e020      	b.n	8004f9c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004f5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f62:	2b03      	cmp	r3, #3
 8004f64:	d9e8      	bls.n	8004f38 <RCC_SetFlashLatency+0x40>
 8004f66:	e019      	b.n	8004f9c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004f68:	2300      	movs	r3, #0
 8004f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f6c:	e013      	b.n	8004f96 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8004f6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	3348      	adds	r3, #72	@ 0x48
 8004f74:	443b      	add	r3, r7
 8004f76:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d807      	bhi.n	8004f90 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	3348      	adds	r3, #72	@ 0x48
 8004f86:	443b      	add	r3, r7
 8004f88:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004f8c:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8004f8e:	e005      	b.n	8004f9c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004f90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f92:	3301      	adds	r3, #1
 8004f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d9e8      	bls.n	8004f6e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8004f9c:	4b13      	ldr	r3, [pc, #76]	@ (8004fec <RCC_SetFlashLatency+0xf4>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f023 0207 	bic.w	r2, r3, #7
 8004fa4:	4911      	ldr	r1, [pc, #68]	@ (8004fec <RCC_SetFlashLatency+0xf4>)
 8004fa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004fac:	f7fe f90c 	bl	80031c8 <HAL_GetTick>
 8004fb0:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004fb2:	e008      	b.n	8004fc6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004fb4:	f7fe f908 	bl	80031c8 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d901      	bls.n	8004fc6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e007      	b.n	8004fd6 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004fc6:	4b09      	ldr	r3, [pc, #36]	@ (8004fec <RCC_SetFlashLatency+0xf4>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0307 	and.w	r3, r3, #7
 8004fce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d1ef      	bne.n	8004fb4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	374c      	adds	r7, #76	@ 0x4c
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd90      	pop	{r4, r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	0800c690 	.word	0x0800c690
 8004fe4:	0800c6a0 	.word	0x0800c6a0
 8004fe8:	0800c6ac 	.word	0x0800c6ac
 8004fec:	58004000 	.word	0x58004000

08004ff0 <LL_RCC_LSE_IsEnabled>:
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004ff4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ffc:	f003 0301 	and.w	r3, r3, #1
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <LL_RCC_LSE_IsEnabled+0x18>
 8005004:	2301      	movs	r3, #1
 8005006:	e000      	b.n	800500a <LL_RCC_LSE_IsEnabled+0x1a>
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <LL_RCC_LSE_IsReady>:
{
 8005014:	b480      	push	{r7}
 8005016:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005018:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800501c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005020:	f003 0302 	and.w	r3, r3, #2
 8005024:	2b02      	cmp	r3, #2
 8005026:	d101      	bne.n	800502c <LL_RCC_LSE_IsReady+0x18>
 8005028:	2301      	movs	r3, #1
 800502a:	e000      	b.n	800502e <LL_RCC_LSE_IsReady+0x1a>
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <LL_RCC_SetRFWKPClockSource>:
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005040:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005044:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005048:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800504c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4313      	orrs	r3, r2
 8005054:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <LL_RCC_SetSMPSClockSource>:
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800506c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	f023 0203 	bic.w	r2, r3, #3
 8005076:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4313      	orrs	r3, r2
 800507e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8005080:	bf00      	nop
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <LL_RCC_SetSMPSPrescaler>:
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8005094:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800509e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80050a8:	bf00      	nop
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <LL_RCC_SetUSARTClockSource>:
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80050bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c4:	f023 0203 	bic.w	r2, r3, #3
 80050c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <LL_RCC_SetLPUARTClockSource>:
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80050e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80050f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <LL_RCC_SetI2CClockSource>:
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005118:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	091b      	lsrs	r3, r3, #4
 8005120:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8005124:	43db      	mvns	r3, r3
 8005126:	401a      	ands	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	011b      	lsls	r3, r3, #4
 800512c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8005130:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005134:	4313      	orrs	r3, r2
 8005136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <LL_RCC_SetLPTIMClockSource>:
{
 8005146:	b480      	push	{r7}
 8005148:	b083      	sub	sp, #12
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800514e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005152:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	0c1b      	lsrs	r3, r3, #16
 800515a:	041b      	lsls	r3, r3, #16
 800515c:	43db      	mvns	r3, r3
 800515e:	401a      	ands	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	041b      	lsls	r3, r3, #16
 8005164:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005168:	4313      	orrs	r3, r2
 800516a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <LL_RCC_SetSAIClockSource>:
{
 800517a:	b480      	push	{r7}
 800517c:	b083      	sub	sp, #12
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8005182:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800518a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800518e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4313      	orrs	r3, r2
 8005196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800519a:	bf00      	nop
 800519c:	370c      	adds	r7, #12
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr

080051a6 <LL_RCC_SetRNGClockSource>:
{
 80051a6:	b480      	push	{r7}
 80051a8:	b083      	sub	sp, #12
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80051ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051b6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80051ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80051c6:	bf00      	nop
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr

080051d2 <LL_RCC_SetCLK48ClockSource>:
{
 80051d2:	b480      	push	{r7}
 80051d4:	b083      	sub	sp, #12
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80051da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80051f2:	bf00      	nop
 80051f4:	370c      	adds	r7, #12
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <LL_RCC_SetUSBClockSource>:
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b082      	sub	sp, #8
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7ff ffe3 	bl	80051d2 <LL_RCC_SetCLK48ClockSource>
}
 800520c:	bf00      	nop
 800520e:	3708      	adds	r7, #8
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <LL_RCC_SetADCClockSource>:
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800521c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005224:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005228:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4313      	orrs	r3, r2
 8005230:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <LL_RCC_SetRTCClockSource>:
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005248:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800524c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005250:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005254:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4313      	orrs	r3, r2
 800525c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr

0800526c <LL_RCC_GetRTCClockSource>:
{
 800526c:	b480      	push	{r7}
 800526e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005274:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005278:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800527c:	4618      	mov	r0, r3
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <LL_RCC_ForceBackupDomainReset>:
{
 8005286:	b480      	push	{r7}
 8005288:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800528a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800528e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005292:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005296:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800529a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800529e:	bf00      	nop
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr

080052a8 <LL_RCC_ReleaseBackupDomainReset>:
{
 80052a8:	b480      	push	{r7}
 80052aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80052ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80052c0:	bf00      	nop
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr

080052ca <LL_RCC_PLLSAI1_Enable>:
{
 80052ca:	b480      	push	{r7}
 80052cc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80052ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80052dc:	6013      	str	r3, [r2, #0]
}
 80052de:	bf00      	nop
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <LL_RCC_PLLSAI1_Disable>:
{
 80052e8:	b480      	push	{r7}
 80052ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80052ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80052fa:	6013      	str	r3, [r2, #0]
}
 80052fc:	bf00      	nop
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <LL_RCC_PLLSAI1_IsReady>:
{
 8005306:	b480      	push	{r7}
 8005308:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800530a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005314:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005318:	d101      	bne.n	800531e <LL_RCC_PLLSAI1_IsReady+0x18>
 800531a:	2301      	movs	r3, #1
 800531c:	e000      	b.n	8005320 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800532a:	b580      	push	{r7, lr}
 800532c:	b088      	sub	sp, #32
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005332:	2300      	movs	r3, #0
 8005334:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005336:	2300      	movs	r3, #0
 8005338:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005342:	2b00      	cmp	r3, #0
 8005344:	d034      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800534e:	d021      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8005350:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005354:	d81b      	bhi.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005356:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800535a:	d01d      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800535c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005360:	d815      	bhi.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00b      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x54>
 8005366:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800536a:	d110      	bne.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800536c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005376:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800537a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800537c:	e00d      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3304      	adds	r3, #4
 8005382:	4618      	mov	r0, r3
 8005384:	f000 f947 	bl	8005616 <RCCEx_PLLSAI1_ConfigNP>
 8005388:	4603      	mov	r3, r0
 800538a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800538c:	e005      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	77fb      	strb	r3, [r7, #31]
        break;
 8005392:	e002      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8005394:	bf00      	nop
 8005396:	e000      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8005398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800539a:	7ffb      	ldrb	r3, [r7, #31]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d105      	bne.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7ff fee8 	bl	800517a <LL_RCC_SetSAIClockSource>
 80053aa:	e001      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053ac:	7ffb      	ldrb	r3, [r7, #31]
 80053ae:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d046      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80053bc:	f7ff ff56 	bl	800526c <LL_RCC_GetRTCClockSource>
 80053c0:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c6:	69ba      	ldr	r2, [r7, #24]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d03c      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80053cc:	f7fe fc2a 	bl	8003c24 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d105      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053da:	4618      	mov	r0, r3
 80053dc:	f7ff ff30 	bl	8005240 <LL_RCC_SetRTCClockSource>
 80053e0:	e02e      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80053e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ea:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80053ec:	f7ff ff4b 	bl	8005286 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80053f0:	f7ff ff5a 	bl	80052a8 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053fe:	4313      	orrs	r3, r2
 8005400:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8005402:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800540c:	f7ff fdf0 	bl	8004ff0 <LL_RCC_LSE_IsEnabled>
 8005410:	4603      	mov	r3, r0
 8005412:	2b01      	cmp	r3, #1
 8005414:	d114      	bne.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005416:	f7fd fed7 	bl	80031c8 <HAL_GetTick>
 800541a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800541c:	e00b      	b.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800541e:	f7fd fed3 	bl	80031c8 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	f241 3288 	movw	r2, #5000	@ 0x1388
 800542c:	4293      	cmp	r3, r2
 800542e:	d902      	bls.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	77fb      	strb	r3, [r7, #31]
              break;
 8005434:	e004      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8005436:	f7ff fded 	bl	8005014 <LL_RCC_LSE_IsReady>
 800543a:	4603      	mov	r3, r0
 800543c:	2b01      	cmp	r3, #1
 800543e:	d1ee      	bne.n	800541e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8005440:	7ffb      	ldrb	r3, [r7, #31]
 8005442:	77bb      	strb	r3, [r7, #30]
 8005444:	e001      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005446:	7ffb      	ldrb	r3, [r7, #31]
 8005448:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0301 	and.w	r3, r3, #1
 8005452:	2b00      	cmp	r3, #0
 8005454:	d004      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	699b      	ldr	r3, [r3, #24]
 800545a:	4618      	mov	r0, r3
 800545c:	f7ff fe2a 	bl	80050b4 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d004      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	69db      	ldr	r3, [r3, #28]
 8005470:	4618      	mov	r0, r3
 8005472:	f7ff fe35 	bl	80050e0 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0310 	and.w	r3, r3, #16
 800547e:	2b00      	cmp	r3, #0
 8005480:	d004      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005486:	4618      	mov	r0, r3
 8005488:	f7ff fe5d 	bl	8005146 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0320 	and.w	r3, r3, #32
 8005494:	2b00      	cmp	r3, #0
 8005496:	d004      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549c:	4618      	mov	r0, r3
 800549e:	f7ff fe52 	bl	8005146 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0304 	and.w	r3, r3, #4
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d004      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7ff fe2a 	bl	800510c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d004      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff fe1f 	bl	800510c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d022      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054de:	4618      	mov	r0, r3
 80054e0:	f7ff fe8d 	bl	80051fe <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054ec:	d107      	bne.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80054ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80054fc:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005502:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005506:	d10b      	bne.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	3304      	adds	r3, #4
 800550c:	4618      	mov	r0, r3
 800550e:	f000 f8dd 	bl	80056cc <RCCEx_PLLSAI1_ConfigNQ>
 8005512:	4603      	mov	r3, r0
 8005514:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005516:	7ffb      	ldrb	r3, [r7, #31]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d001      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800551c:	7ffb      	ldrb	r3, [r7, #31]
 800551e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005528:	2b00      	cmp	r3, #0
 800552a:	d02b      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005534:	d008      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800553e:	d003      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005544:	2b00      	cmp	r3, #0
 8005546:	d105      	bne.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554c:	4618      	mov	r0, r3
 800554e:	f7ff fe2a 	bl	80051a6 <LL_RCC_SetRNGClockSource>
 8005552:	e00a      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x240>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005558:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800555c:	60fb      	str	r3, [r7, #12]
 800555e:	2000      	movs	r0, #0
 8005560:	f7ff fe21 	bl	80051a6 <LL_RCC_SetRNGClockSource>
 8005564:	68f8      	ldr	r0, [r7, #12]
 8005566:	f7ff fe34 	bl	80051d2 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005572:	d107      	bne.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800557e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005582:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800558c:	2b00      	cmp	r3, #0
 800558e:	d022      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005594:	4618      	mov	r0, r3
 8005596:	f7ff fe3d 	bl	8005214 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800559e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055a2:	d107      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80055ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055b2:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055bc:	d10b      	bne.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	3304      	adds	r3, #4
 80055c2:	4618      	mov	r0, r3
 80055c4:	f000 f8dd 	bl	8005782 <RCCEx_PLLSAI1_ConfigNR>
 80055c8:	4603      	mov	r3, r0
 80055ca:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80055cc:	7ffb      	ldrb	r3, [r7, #31]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80055d2:	7ffb      	ldrb	r3, [r7, #31]
 80055d4:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d004      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7ff fd26 	bl	8005038 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d009      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7ff fd45 	bl	800508c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005606:	4618      	mov	r0, r3
 8005608:	f7ff fd2c 	bl	8005064 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800560c:	7fbb      	ldrb	r3, [r7, #30]
}
 800560e:	4618      	mov	r0, r3
 8005610:	3720      	adds	r7, #32
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}

08005616 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005616:	b580      	push	{r7, lr}
 8005618:	b084      	sub	sp, #16
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800561e:	2300      	movs	r3, #0
 8005620:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005622:	f7ff fe61 	bl	80052e8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005626:	f7fd fdcf 	bl	80031c8 <HAL_GetTick>
 800562a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800562c:	e009      	b.n	8005642 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800562e:	f7fd fdcb 	bl	80031c8 <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	2b02      	cmp	r3, #2
 800563a:	d902      	bls.n	8005642 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	73fb      	strb	r3, [r7, #15]
      break;
 8005640:	e004      	b.n	800564c <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005642:	f7ff fe60 	bl	8005306 <LL_RCC_PLLSAI1_IsReady>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1f0      	bne.n	800562e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800564c:	7bfb      	ldrb	r3, [r7, #15]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d137      	bne.n	80056c2 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005652:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	021b      	lsls	r3, r3, #8
 8005662:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005666:	4313      	orrs	r3, r2
 8005668:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800566a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800567c:	4313      	orrs	r3, r2
 800567e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005680:	f7ff fe23 	bl	80052ca <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005684:	f7fd fda0 	bl	80031c8 <HAL_GetTick>
 8005688:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800568a:	e009      	b.n	80056a0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800568c:	f7fd fd9c 	bl	80031c8 <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	2b02      	cmp	r3, #2
 8005698:	d902      	bls.n	80056a0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	73fb      	strb	r3, [r7, #15]
        break;
 800569e:	e004      	b.n	80056aa <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80056a0:	f7ff fe31 	bl	8005306 <LL_RCC_PLLSAI1_IsReady>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d1f0      	bne.n	800568c <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80056aa:	7bfb      	ldrb	r3, [r7, #15]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d108      	bne.n	80056c2 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80056b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056b4:	691a      	ldr	r2, [r3, #16]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80056be:	4313      	orrs	r3, r2
 80056c0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80056c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3710      	adds	r7, #16
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80056d8:	f7ff fe06 	bl	80052e8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80056dc:	f7fd fd74 	bl	80031c8 <HAL_GetTick>
 80056e0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80056e2:	e009      	b.n	80056f8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056e4:	f7fd fd70 	bl	80031c8 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d902      	bls.n	80056f8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	73fb      	strb	r3, [r7, #15]
      break;
 80056f6:	e004      	b.n	8005702 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80056f8:	f7ff fe05 	bl	8005306 <LL_RCC_PLLSAI1_IsReady>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1f0      	bne.n	80056e4 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8005702:	7bfb      	ldrb	r3, [r7, #15]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d137      	bne.n	8005778 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	021b      	lsls	r3, r3, #8
 8005718:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800571c:	4313      	orrs	r3, r2
 800571e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8005720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005732:	4313      	orrs	r3, r2
 8005734:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005736:	f7ff fdc8 	bl	80052ca <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800573a:	f7fd fd45 	bl	80031c8 <HAL_GetTick>
 800573e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005740:	e009      	b.n	8005756 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005742:	f7fd fd41 	bl	80031c8 <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	2b02      	cmp	r3, #2
 800574e:	d902      	bls.n	8005756 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	73fb      	strb	r3, [r7, #15]
        break;
 8005754:	e004      	b.n	8005760 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005756:	f7ff fdd6 	bl	8005306 <LL_RCC_PLLSAI1_IsReady>
 800575a:	4603      	mov	r3, r0
 800575c:	2b01      	cmp	r3, #1
 800575e:	d1f0      	bne.n	8005742 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8005760:	7bfb      	ldrb	r3, [r7, #15]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d108      	bne.n	8005778 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005766:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800576a:	691a      	ldr	r2, [r3, #16]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005774:	4313      	orrs	r3, r2
 8005776:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005778:	7bfb      	ldrb	r3, [r7, #15]
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b084      	sub	sp, #16
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800578a:	2300      	movs	r3, #0
 800578c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800578e:	f7ff fdab 	bl	80052e8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005792:	f7fd fd19 	bl	80031c8 <HAL_GetTick>
 8005796:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005798:	e009      	b.n	80057ae <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800579a:	f7fd fd15 	bl	80031c8 <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d902      	bls.n	80057ae <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	73fb      	strb	r3, [r7, #15]
      break;
 80057ac:	e004      	b.n	80057b8 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80057ae:	f7ff fdaa 	bl	8005306 <LL_RCC_PLLSAI1_IsReady>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d1f0      	bne.n	800579a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80057b8:	7bfb      	ldrb	r3, [r7, #15]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d137      	bne.n	800582e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80057be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	021b      	lsls	r3, r3, #8
 80057ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80057d2:	4313      	orrs	r3, r2
 80057d4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80057d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80057e8:	4313      	orrs	r3, r2
 80057ea:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80057ec:	f7ff fd6d 	bl	80052ca <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057f0:	f7fd fcea 	bl	80031c8 <HAL_GetTick>
 80057f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80057f6:	e009      	b.n	800580c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057f8:	f7fd fce6 	bl	80031c8 <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d902      	bls.n	800580c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	73fb      	strb	r3, [r7, #15]
        break;
 800580a:	e004      	b.n	8005816 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800580c:	f7ff fd7b 	bl	8005306 <LL_RCC_PLLSAI1_IsReady>
 8005810:	4603      	mov	r3, r0
 8005812:	2b01      	cmp	r3, #1
 8005814:	d1f0      	bne.n	80057f8 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8005816:	7bfb      	ldrb	r3, [r7, #15]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d108      	bne.n	800582e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800581c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005820:	691a      	ldr	r2, [r3, #16]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800582a:	4313      	orrs	r3, r2
 800582c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800582e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005830:	4618      	mov	r0, r3
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e049      	b.n	80058de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b00      	cmp	r3, #0
 8005854:	d106      	bne.n	8005864 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f7fc fbee 	bl	8002040 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	3304      	adds	r3, #4
 8005874:	4619      	mov	r1, r3
 8005876:	4610      	mov	r0, r2
 8005878:	f000 fe48 	bl	800650c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3708      	adds	r7, #8
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
	...

080058e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d001      	beq.n	8005900 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e02e      	b.n	800595e <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2202      	movs	r2, #2
 8005904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a17      	ldr	r2, [pc, #92]	@ (800596c <HAL_TIM_Base_Start+0x84>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d004      	beq.n	800591c <HAL_TIM_Base_Start+0x34>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800591a:	d115      	bne.n	8005948 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	689a      	ldr	r2, [r3, #8]
 8005922:	4b13      	ldr	r3, [pc, #76]	@ (8005970 <HAL_TIM_Base_Start+0x88>)
 8005924:	4013      	ands	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2b06      	cmp	r3, #6
 800592c:	d015      	beq.n	800595a <HAL_TIM_Base_Start+0x72>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005934:	d011      	beq.n	800595a <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f042 0201 	orr.w	r2, r2, #1
 8005944:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005946:	e008      	b.n	800595a <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f042 0201 	orr.w	r2, r2, #1
 8005956:	601a      	str	r2, [r3, #0]
 8005958:	e000      	b.n	800595c <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800595a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40012c00 	.word	0x40012c00
 8005970:	00010007 	.word	0x00010007

08005974 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005982:	b2db      	uxtb	r3, r3
 8005984:	2b01      	cmp	r3, #1
 8005986:	d001      	beq.n	800598c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e036      	b.n	80059fa <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	68da      	ldr	r2, [r3, #12]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f042 0201 	orr.w	r2, r2, #1
 80059a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a17      	ldr	r2, [pc, #92]	@ (8005a08 <HAL_TIM_Base_Start_IT+0x94>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d004      	beq.n	80059b8 <HAL_TIM_Base_Start_IT+0x44>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b6:	d115      	bne.n	80059e4 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	4b13      	ldr	r3, [pc, #76]	@ (8005a0c <HAL_TIM_Base_Start_IT+0x98>)
 80059c0:	4013      	ands	r3, r2
 80059c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2b06      	cmp	r3, #6
 80059c8:	d015      	beq.n	80059f6 <HAL_TIM_Base_Start_IT+0x82>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059d0:	d011      	beq.n	80059f6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f042 0201 	orr.w	r2, r2, #1
 80059e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e2:	e008      	b.n	80059f6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f042 0201 	orr.w	r2, r2, #1
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	e000      	b.n	80059f8 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3714      	adds	r7, #20
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	40012c00 	.word	0x40012c00
 8005a0c:	00010007 	.word	0x00010007

08005a10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d101      	bne.n	8005a22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e049      	b.n	8005ab6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d106      	bne.n	8005a3c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f841 	bl	8005abe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	4610      	mov	r0, r2
 8005a50:	f000 fd5c 	bl	800650c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3708      	adds	r7, #8
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005abe:	b480      	push	{r7}
 8005ac0:	b083      	sub	sp, #12
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ac6:	bf00      	nop
 8005ac8:	370c      	adds	r7, #12
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
	...

08005ad4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d109      	bne.n	8005af8 <HAL_TIM_PWM_Start+0x24>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	bf14      	ite	ne
 8005af0:	2301      	movne	r3, #1
 8005af2:	2300      	moveq	r3, #0
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	e03c      	b.n	8005b72 <HAL_TIM_PWM_Start+0x9e>
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	2b04      	cmp	r3, #4
 8005afc:	d109      	bne.n	8005b12 <HAL_TIM_PWM_Start+0x3e>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	bf14      	ite	ne
 8005b0a:	2301      	movne	r3, #1
 8005b0c:	2300      	moveq	r3, #0
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	e02f      	b.n	8005b72 <HAL_TIM_PWM_Start+0x9e>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d109      	bne.n	8005b2c <HAL_TIM_PWM_Start+0x58>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	bf14      	ite	ne
 8005b24:	2301      	movne	r3, #1
 8005b26:	2300      	moveq	r3, #0
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	e022      	b.n	8005b72 <HAL_TIM_PWM_Start+0x9e>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	2b0c      	cmp	r3, #12
 8005b30:	d109      	bne.n	8005b46 <HAL_TIM_PWM_Start+0x72>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	bf14      	ite	ne
 8005b3e:	2301      	movne	r3, #1
 8005b40:	2300      	moveq	r3, #0
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	e015      	b.n	8005b72 <HAL_TIM_PWM_Start+0x9e>
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	2b10      	cmp	r3, #16
 8005b4a:	d109      	bne.n	8005b60 <HAL_TIM_PWM_Start+0x8c>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	bf14      	ite	ne
 8005b58:	2301      	movne	r3, #1
 8005b5a:	2300      	moveq	r3, #0
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	e008      	b.n	8005b72 <HAL_TIM_PWM_Start+0x9e>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	bf14      	ite	ne
 8005b6c:	2301      	movne	r3, #1
 8005b6e:	2300      	moveq	r3, #0
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e079      	b.n	8005c6e <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d104      	bne.n	8005b8a <HAL_TIM_PWM_Start+0xb6>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b88:	e023      	b.n	8005bd2 <HAL_TIM_PWM_Start+0xfe>
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b04      	cmp	r3, #4
 8005b8e:	d104      	bne.n	8005b9a <HAL_TIM_PWM_Start+0xc6>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2202      	movs	r2, #2
 8005b94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b98:	e01b      	b.n	8005bd2 <HAL_TIM_PWM_Start+0xfe>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d104      	bne.n	8005baa <HAL_TIM_PWM_Start+0xd6>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ba8:	e013      	b.n	8005bd2 <HAL_TIM_PWM_Start+0xfe>
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	2b0c      	cmp	r3, #12
 8005bae:	d104      	bne.n	8005bba <HAL_TIM_PWM_Start+0xe6>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bb8:	e00b      	b.n	8005bd2 <HAL_TIM_PWM_Start+0xfe>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b10      	cmp	r3, #16
 8005bbe:	d104      	bne.n	8005bca <HAL_TIM_PWM_Start+0xf6>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bc8:	e003      	b.n	8005bd2 <HAL_TIM_PWM_Start+0xfe>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2202      	movs	r2, #2
 8005bce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	6839      	ldr	r1, [r7, #0]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f001 f81a 	bl	8006c14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a24      	ldr	r2, [pc, #144]	@ (8005c78 <HAL_TIM_PWM_Start+0x1a4>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d009      	beq.n	8005bfe <HAL_TIM_PWM_Start+0x12a>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a23      	ldr	r2, [pc, #140]	@ (8005c7c <HAL_TIM_PWM_Start+0x1a8>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d004      	beq.n	8005bfe <HAL_TIM_PWM_Start+0x12a>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a21      	ldr	r2, [pc, #132]	@ (8005c80 <HAL_TIM_PWM_Start+0x1ac>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d101      	bne.n	8005c02 <HAL_TIM_PWM_Start+0x12e>
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e000      	b.n	8005c04 <HAL_TIM_PWM_Start+0x130>
 8005c02:	2300      	movs	r3, #0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d007      	beq.n	8005c18 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c16:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a16      	ldr	r2, [pc, #88]	@ (8005c78 <HAL_TIM_PWM_Start+0x1a4>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d004      	beq.n	8005c2c <HAL_TIM_PWM_Start+0x158>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c2a:	d115      	bne.n	8005c58 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	4b14      	ldr	r3, [pc, #80]	@ (8005c84 <HAL_TIM_PWM_Start+0x1b0>)
 8005c34:	4013      	ands	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2b06      	cmp	r3, #6
 8005c3c:	d015      	beq.n	8005c6a <HAL_TIM_PWM_Start+0x196>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c44:	d011      	beq.n	8005c6a <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f042 0201 	orr.w	r2, r2, #1
 8005c54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c56:	e008      	b.n	8005c6a <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f042 0201 	orr.w	r2, r2, #1
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	e000      	b.n	8005c6c <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c6a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3710      	adds	r7, #16
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	bf00      	nop
 8005c78:	40012c00 	.word	0x40012c00
 8005c7c:	40014400 	.word	0x40014400
 8005c80:	40014800 	.word	0x40014800
 8005c84:	00010007 	.word	0x00010007

08005c88 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b086      	sub	sp, #24
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d101      	bne.n	8005c9c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e097      	b.n	8005dcc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d106      	bne.n	8005cb6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f7fc f9e9 	bl	8002088 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2202      	movs	r2, #2
 8005cba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	6812      	ldr	r2, [r2, #0]
 8005cc8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005ccc:	f023 0307 	bic.w	r3, r3, #7
 8005cd0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	3304      	adds	r3, #4
 8005cda:	4619      	mov	r1, r3
 8005cdc:	4610      	mov	r0, r2
 8005cde:	f000 fc15 	bl	800650c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	6a1b      	ldr	r3, [r3, #32]
 8005cf8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d0a:	f023 0303 	bic.w	r3, r3, #3
 8005d0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	689a      	ldr	r2, [r3, #8]
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	021b      	lsls	r3, r3, #8
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005d28:	f023 030c 	bic.w	r3, r3, #12
 8005d2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	68da      	ldr	r2, [r3, #12]
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	021b      	lsls	r3, r3, #8
 8005d44:	4313      	orrs	r3, r2
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	011a      	lsls	r2, r3, #4
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	6a1b      	ldr	r3, [r3, #32]
 8005d56:	031b      	lsls	r3, r3, #12
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005d66:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005d6e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685a      	ldr	r2, [r3, #4]
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	011b      	lsls	r3, r3, #4
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2201      	movs	r2, #1
 8005da6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3718      	adds	r7, #24
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005de4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005dec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005df4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005dfc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d110      	bne.n	8005e26 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e04:	7bfb      	ldrb	r3, [r7, #15]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d102      	bne.n	8005e10 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e0a:	7b7b      	ldrb	r3, [r7, #13]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d001      	beq.n	8005e14 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e069      	b.n	8005ee8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2202      	movs	r2, #2
 8005e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e24:	e031      	b.n	8005e8a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	2b04      	cmp	r3, #4
 8005e2a:	d110      	bne.n	8005e4e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e2c:	7bbb      	ldrb	r3, [r7, #14]
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d102      	bne.n	8005e38 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e32:	7b3b      	ldrb	r3, [r7, #12]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d001      	beq.n	8005e3c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e055      	b.n	8005ee8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2202      	movs	r2, #2
 8005e48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e4c:	e01d      	b.n	8005e8a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e4e:	7bfb      	ldrb	r3, [r7, #15]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d108      	bne.n	8005e66 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e54:	7bbb      	ldrb	r3, [r7, #14]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d105      	bne.n	8005e66 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e5a:	7b7b      	ldrb	r3, [r7, #13]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d102      	bne.n	8005e66 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e60:	7b3b      	ldrb	r3, [r7, #12]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d001      	beq.n	8005e6a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e03e      	b.n	8005ee8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2202      	movs	r2, #2
 8005e6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2202      	movs	r2, #2
 8005e76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2202      	movs	r2, #2
 8005e7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2202      	movs	r2, #2
 8005e86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d003      	beq.n	8005e98 <HAL_TIM_Encoder_Start+0xc4>
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	2b04      	cmp	r3, #4
 8005e94:	d008      	beq.n	8005ea8 <HAL_TIM_Encoder_Start+0xd4>
 8005e96:	e00f      	b.n	8005eb8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f000 feb7 	bl	8006c14 <TIM_CCxChannelCmd>
      break;
 8005ea6:	e016      	b.n	8005ed6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2201      	movs	r2, #1
 8005eae:	2104      	movs	r1, #4
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f000 feaf 	bl	8006c14 <TIM_CCxChannelCmd>
      break;
 8005eb6:	e00e      	b.n	8005ed6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 fea7 	bl	8006c14 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	2104      	movs	r1, #4
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f000 fea0 	bl	8006c14 <TIM_CCxChannelCmd>
      break;
 8005ed4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f042 0201 	orr.w	r2, r2, #1
 8005ee4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005ee6:	2300      	movs	r3, #0
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3710      	adds	r7, #16
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}

08005ef0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	f003 0302 	and.w	r3, r3, #2
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d020      	beq.n	8005f54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f003 0302 	and.w	r3, r3, #2
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d01b      	beq.n	8005f54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f06f 0202 	mvn.w	r2, #2
 8005f24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	f003 0303 	and.w	r3, r3, #3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d003      	beq.n	8005f42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f000 fac7 	bl	80064ce <HAL_TIM_IC_CaptureCallback>
 8005f40:	e005      	b.n	8005f4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 fab9 	bl	80064ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 faca 	bl	80064e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	f003 0304 	and.w	r3, r3, #4
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d020      	beq.n	8005fa0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f003 0304 	and.w	r3, r3, #4
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d01b      	beq.n	8005fa0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f06f 0204 	mvn.w	r2, #4
 8005f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2202      	movs	r2, #2
 8005f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d003      	beq.n	8005f8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f000 faa1 	bl	80064ce <HAL_TIM_IC_CaptureCallback>
 8005f8c:	e005      	b.n	8005f9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 fa93 	bl	80064ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 faa4 	bl	80064e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	f003 0308 	and.w	r3, r3, #8
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d020      	beq.n	8005fec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f003 0308 	and.w	r3, r3, #8
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d01b      	beq.n	8005fec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f06f 0208 	mvn.w	r2, #8
 8005fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2204      	movs	r2, #4
 8005fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	69db      	ldr	r3, [r3, #28]
 8005fca:	f003 0303 	and.w	r3, r3, #3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d003      	beq.n	8005fda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fa7b 	bl	80064ce <HAL_TIM_IC_CaptureCallback>
 8005fd8:	e005      	b.n	8005fe6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 fa6d 	bl	80064ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f000 fa7e 	bl	80064e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f003 0310 	and.w	r3, r3, #16
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d020      	beq.n	8006038 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f003 0310 	and.w	r3, r3, #16
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d01b      	beq.n	8006038 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f06f 0210 	mvn.w	r2, #16
 8006008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2208      	movs	r2, #8
 800600e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	69db      	ldr	r3, [r3, #28]
 8006016:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800601a:	2b00      	cmp	r3, #0
 800601c:	d003      	beq.n	8006026 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f000 fa55 	bl	80064ce <HAL_TIM_IC_CaptureCallback>
 8006024:	e005      	b.n	8006032 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 fa47 	bl	80064ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fa58 	bl	80064e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	f003 0301 	and.w	r3, r3, #1
 800603e:	2b00      	cmp	r3, #0
 8006040:	d00c      	beq.n	800605c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f003 0301 	and.w	r3, r3, #1
 8006048:	2b00      	cmp	r3, #0
 800604a:	d007      	beq.n	800605c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f06f 0201 	mvn.w	r2, #1
 8006054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f7fb fc72 	bl	8001940 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006062:	2b00      	cmp	r3, #0
 8006064:	d104      	bne.n	8006070 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800606c:	2b00      	cmp	r3, #0
 800606e:	d00c      	beq.n	800608a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006076:	2b00      	cmp	r3, #0
 8006078:	d007      	beq.n	800608a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006082:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fedb 	bl	8006e40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00c      	beq.n	80060ae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800609a:	2b00      	cmp	r3, #0
 800609c:	d007      	beq.n	80060ae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80060a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 fed3 	bl	8006e54 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d00c      	beq.n	80060d2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d007      	beq.n	80060d2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80060ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 fa12 	bl	80064f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	f003 0320 	and.w	r3, r3, #32
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d00c      	beq.n	80060f6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f003 0320 	and.w	r3, r3, #32
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d007      	beq.n	80060f6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f06f 0220 	mvn.w	r2, #32
 80060ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 fe9b 	bl	8006e2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060f6:	bf00      	nop
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
	...

08006100 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b086      	sub	sp, #24
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800610c:	2300      	movs	r3, #0
 800610e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006116:	2b01      	cmp	r3, #1
 8006118:	d101      	bne.n	800611e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800611a:	2302      	movs	r3, #2
 800611c:	e0ff      	b.n	800631e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2b14      	cmp	r3, #20
 800612a:	f200 80f0 	bhi.w	800630e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800612e:	a201      	add	r2, pc, #4	@ (adr r2, 8006134 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006134:	08006189 	.word	0x08006189
 8006138:	0800630f 	.word	0x0800630f
 800613c:	0800630f 	.word	0x0800630f
 8006140:	0800630f 	.word	0x0800630f
 8006144:	080061c9 	.word	0x080061c9
 8006148:	0800630f 	.word	0x0800630f
 800614c:	0800630f 	.word	0x0800630f
 8006150:	0800630f 	.word	0x0800630f
 8006154:	0800620b 	.word	0x0800620b
 8006158:	0800630f 	.word	0x0800630f
 800615c:	0800630f 	.word	0x0800630f
 8006160:	0800630f 	.word	0x0800630f
 8006164:	0800624b 	.word	0x0800624b
 8006168:	0800630f 	.word	0x0800630f
 800616c:	0800630f 	.word	0x0800630f
 8006170:	0800630f 	.word	0x0800630f
 8006174:	0800628d 	.word	0x0800628d
 8006178:	0800630f 	.word	0x0800630f
 800617c:	0800630f 	.word	0x0800630f
 8006180:	0800630f 	.word	0x0800630f
 8006184:	080062cd 	.word	0x080062cd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68b9      	ldr	r1, [r7, #8]
 800618e:	4618      	mov	r0, r3
 8006190:	f000 fa26 	bl	80065e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699a      	ldr	r2, [r3, #24]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f042 0208 	orr.w	r2, r2, #8
 80061a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	699a      	ldr	r2, [r3, #24]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f022 0204 	bic.w	r2, r2, #4
 80061b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	6999      	ldr	r1, [r3, #24]
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	691a      	ldr	r2, [r3, #16]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	430a      	orrs	r2, r1
 80061c4:	619a      	str	r2, [r3, #24]
      break;
 80061c6:	e0a5      	b.n	8006314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68b9      	ldr	r1, [r7, #8]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f000 fa82 	bl	80066d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	699a      	ldr	r2, [r3, #24]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	699a      	ldr	r2, [r3, #24]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	6999      	ldr	r1, [r3, #24]
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	021a      	lsls	r2, r3, #8
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	430a      	orrs	r2, r1
 8006206:	619a      	str	r2, [r3, #24]
      break;
 8006208:	e084      	b.n	8006314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68b9      	ldr	r1, [r7, #8]
 8006210:	4618      	mov	r0, r3
 8006212:	f000 fadb 	bl	80067cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	69da      	ldr	r2, [r3, #28]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f042 0208 	orr.w	r2, r2, #8
 8006224:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	69da      	ldr	r2, [r3, #28]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f022 0204 	bic.w	r2, r2, #4
 8006234:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	69d9      	ldr	r1, [r3, #28]
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	691a      	ldr	r2, [r3, #16]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	430a      	orrs	r2, r1
 8006246:	61da      	str	r2, [r3, #28]
      break;
 8006248:	e064      	b.n	8006314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68b9      	ldr	r1, [r7, #8]
 8006250:	4618      	mov	r0, r3
 8006252:	f000 fb33 	bl	80068bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	69da      	ldr	r2, [r3, #28]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006264:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	69da      	ldr	r2, [r3, #28]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006274:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	69d9      	ldr	r1, [r3, #28]
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	021a      	lsls	r2, r3, #8
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	430a      	orrs	r2, r1
 8006288:	61da      	str	r2, [r3, #28]
      break;
 800628a:	e043      	b.n	8006314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68b9      	ldr	r1, [r7, #8]
 8006292:	4618      	mov	r0, r3
 8006294:	f000 fb70 	bl	8006978 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f042 0208 	orr.w	r2, r2, #8
 80062a6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0204 	bic.w	r2, r2, #4
 80062b6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	691a      	ldr	r2, [r3, #16]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80062ca:	e023      	b.n	8006314 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68b9      	ldr	r1, [r7, #8]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f000 fba8 	bl	8006a28 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062e6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062f6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	021a      	lsls	r2, r3, #8
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	430a      	orrs	r2, r1
 800630a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800630c:	e002      	b.n	8006314 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	75fb      	strb	r3, [r7, #23]
      break;
 8006312:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800631c:	7dfb      	ldrb	r3, [r7, #23]
}
 800631e:	4618      	mov	r0, r3
 8006320:	3718      	adds	r7, #24
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop

08006328 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006332:	2300      	movs	r3, #0
 8006334:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800633c:	2b01      	cmp	r3, #1
 800633e:	d101      	bne.n	8006344 <HAL_TIM_ConfigClockSource+0x1c>
 8006340:	2302      	movs	r3, #2
 8006342:	e0b6      	b.n	80064b2 <HAL_TIM_ConfigClockSource+0x18a>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006362:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006366:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800636e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68ba      	ldr	r2, [r7, #8]
 8006376:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006380:	d03e      	beq.n	8006400 <HAL_TIM_ConfigClockSource+0xd8>
 8006382:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006386:	f200 8087 	bhi.w	8006498 <HAL_TIM_ConfigClockSource+0x170>
 800638a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800638e:	f000 8086 	beq.w	800649e <HAL_TIM_ConfigClockSource+0x176>
 8006392:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006396:	d87f      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x170>
 8006398:	2b70      	cmp	r3, #112	@ 0x70
 800639a:	d01a      	beq.n	80063d2 <HAL_TIM_ConfigClockSource+0xaa>
 800639c:	2b70      	cmp	r3, #112	@ 0x70
 800639e:	d87b      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x170>
 80063a0:	2b60      	cmp	r3, #96	@ 0x60
 80063a2:	d050      	beq.n	8006446 <HAL_TIM_ConfigClockSource+0x11e>
 80063a4:	2b60      	cmp	r3, #96	@ 0x60
 80063a6:	d877      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x170>
 80063a8:	2b50      	cmp	r3, #80	@ 0x50
 80063aa:	d03c      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0xfe>
 80063ac:	2b50      	cmp	r3, #80	@ 0x50
 80063ae:	d873      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x170>
 80063b0:	2b40      	cmp	r3, #64	@ 0x40
 80063b2:	d058      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0x13e>
 80063b4:	2b40      	cmp	r3, #64	@ 0x40
 80063b6:	d86f      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x170>
 80063b8:	2b30      	cmp	r3, #48	@ 0x30
 80063ba:	d064      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x15e>
 80063bc:	2b30      	cmp	r3, #48	@ 0x30
 80063be:	d86b      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x170>
 80063c0:	2b20      	cmp	r3, #32
 80063c2:	d060      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x15e>
 80063c4:	2b20      	cmp	r3, #32
 80063c6:	d867      	bhi.n	8006498 <HAL_TIM_ConfigClockSource+0x170>
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d05c      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x15e>
 80063cc:	2b10      	cmp	r3, #16
 80063ce:	d05a      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x15e>
 80063d0:	e062      	b.n	8006498 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063e2:	f000 fbf7 	bl	8006bd4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68ba      	ldr	r2, [r7, #8]
 80063fc:	609a      	str	r2, [r3, #8]
      break;
 80063fe:	e04f      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006410:	f000 fbe0 	bl	8006bd4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689a      	ldr	r2, [r3, #8]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006422:	609a      	str	r2, [r3, #8]
      break;
 8006424:	e03c      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006432:	461a      	mov	r2, r3
 8006434:	f000 fb52 	bl	8006adc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2150      	movs	r1, #80	@ 0x50
 800643e:	4618      	mov	r0, r3
 8006440:	f000 fbab 	bl	8006b9a <TIM_ITRx_SetConfig>
      break;
 8006444:	e02c      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006452:	461a      	mov	r2, r3
 8006454:	f000 fb71 	bl	8006b3a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2160      	movs	r1, #96	@ 0x60
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fb9b 	bl	8006b9a <TIM_ITRx_SetConfig>
      break;
 8006464:	e01c      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006472:	461a      	mov	r2, r3
 8006474:	f000 fb32 	bl	8006adc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2140      	movs	r1, #64	@ 0x40
 800647e:	4618      	mov	r0, r3
 8006480:	f000 fb8b 	bl	8006b9a <TIM_ITRx_SetConfig>
      break;
 8006484:	e00c      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4619      	mov	r1, r3
 8006490:	4610      	mov	r0, r2
 8006492:	f000 fb82 	bl	8006b9a <TIM_ITRx_SetConfig>
      break;
 8006496:	e003      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	73fb      	strb	r3, [r7, #15]
      break;
 800649c:	e000      	b.n	80064a0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800649e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064ba:	b480      	push	{r7}
 80064bc:	b083      	sub	sp, #12
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064c2:	bf00      	nop
 80064c4:	370c      	adds	r7, #12
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b083      	sub	sp, #12
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064d6:	bf00      	nop
 80064d8:	370c      	adds	r7, #12
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr

080064e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064e2:	b480      	push	{r7}
 80064e4:	b083      	sub	sp, #12
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064ea:	bf00      	nop
 80064ec:	370c      	adds	r7, #12
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b083      	sub	sp, #12
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064fe:	bf00      	nop
 8006500:	370c      	adds	r7, #12
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr
	...

0800650c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a2d      	ldr	r2, [pc, #180]	@ (80065d4 <TIM_Base_SetConfig+0xc8>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d003      	beq.n	800652c <TIM_Base_SetConfig+0x20>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800652a:	d108      	bne.n	800653e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	68fa      	ldr	r2, [r7, #12]
 800653a:	4313      	orrs	r3, r2
 800653c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a24      	ldr	r2, [pc, #144]	@ (80065d4 <TIM_Base_SetConfig+0xc8>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d00b      	beq.n	800655e <TIM_Base_SetConfig+0x52>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800654c:	d007      	beq.n	800655e <TIM_Base_SetConfig+0x52>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a21      	ldr	r2, [pc, #132]	@ (80065d8 <TIM_Base_SetConfig+0xcc>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d003      	beq.n	800655e <TIM_Base_SetConfig+0x52>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a20      	ldr	r2, [pc, #128]	@ (80065dc <TIM_Base_SetConfig+0xd0>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d108      	bne.n	8006570 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	4313      	orrs	r3, r2
 800656e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	695b      	ldr	r3, [r3, #20]
 800657a:	4313      	orrs	r3, r2
 800657c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	689a      	ldr	r2, [r3, #8]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a10      	ldr	r2, [pc, #64]	@ (80065d4 <TIM_Base_SetConfig+0xc8>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d007      	beq.n	80065a6 <TIM_Base_SetConfig+0x9a>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a0f      	ldr	r2, [pc, #60]	@ (80065d8 <TIM_Base_SetConfig+0xcc>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d003      	beq.n	80065a6 <TIM_Base_SetConfig+0x9a>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a0e      	ldr	r2, [pc, #56]	@ (80065dc <TIM_Base_SetConfig+0xd0>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d103      	bne.n	80065ae <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	691a      	ldr	r2, [r3, #16]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f043 0204 	orr.w	r2, r3, #4
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2201      	movs	r2, #1
 80065be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68fa      	ldr	r2, [r7, #12]
 80065c4:	601a      	str	r2, [r3, #0]
}
 80065c6:	bf00      	nop
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40012c00 	.word	0x40012c00
 80065d8:	40014400 	.word	0x40014400
 80065dc:	40014800 	.word	0x40014800

080065e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b087      	sub	sp, #28
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	f023 0201 	bic.w	r2, r3, #1
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	699b      	ldr	r3, [r3, #24]
 8006606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800660e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0303 	bic.w	r3, r3, #3
 800661a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68fa      	ldr	r2, [r7, #12]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f023 0302 	bic.w	r3, r3, #2
 800662c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	697a      	ldr	r2, [r7, #20]
 8006634:	4313      	orrs	r3, r2
 8006636:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a24      	ldr	r2, [pc, #144]	@ (80066cc <TIM_OC1_SetConfig+0xec>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d007      	beq.n	8006650 <TIM_OC1_SetConfig+0x70>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a23      	ldr	r2, [pc, #140]	@ (80066d0 <TIM_OC1_SetConfig+0xf0>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d003      	beq.n	8006650 <TIM_OC1_SetConfig+0x70>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a22      	ldr	r2, [pc, #136]	@ (80066d4 <TIM_OC1_SetConfig+0xf4>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d10c      	bne.n	800666a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f023 0308 	bic.w	r3, r3, #8
 8006656:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	4313      	orrs	r3, r2
 8006660:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	f023 0304 	bic.w	r3, r3, #4
 8006668:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a17      	ldr	r2, [pc, #92]	@ (80066cc <TIM_OC1_SetConfig+0xec>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d007      	beq.n	8006682 <TIM_OC1_SetConfig+0xa2>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a17      	ldr	r2, [pc, #92]	@ (80066d4 <TIM_OC1_SetConfig+0xf4>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d003      	beq.n	8006682 <TIM_OC1_SetConfig+0xa2>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a14      	ldr	r2, [pc, #80]	@ (80066d0 <TIM_OC1_SetConfig+0xf0>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d111      	bne.n	80066a6 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006688:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006690:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	695b      	ldr	r3, [r3, #20]
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	4313      	orrs	r3, r2
 800669a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	693a      	ldr	r2, [r7, #16]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	693a      	ldr	r2, [r7, #16]
 80066aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	697a      	ldr	r2, [r7, #20]
 80066be:	621a      	str	r2, [r3, #32]
}
 80066c0:	bf00      	nop
 80066c2:	371c      	adds	r7, #28
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr
 80066cc:	40012c00 	.word	0x40012c00
 80066d0:	40014800 	.word	0x40014800
 80066d4:	40014400 	.word	0x40014400

080066d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066d8:	b480      	push	{r7}
 80066da:	b087      	sub	sp, #28
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a1b      	ldr	r3, [r3, #32]
 80066ec:	f023 0210 	bic.w	r2, r3, #16
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006706:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800670a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006712:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	021b      	lsls	r3, r3, #8
 800671a:	68fa      	ldr	r2, [r7, #12]
 800671c:	4313      	orrs	r3, r2
 800671e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	f023 0320 	bic.w	r3, r3, #32
 8006726:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	011b      	lsls	r3, r3, #4
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	4313      	orrs	r3, r2
 8006732:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a22      	ldr	r2, [pc, #136]	@ (80067c0 <TIM_OC2_SetConfig+0xe8>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d10d      	bne.n	8006758 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006742:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	011b      	lsls	r3, r3, #4
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	4313      	orrs	r3, r2
 800674e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006756:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a19      	ldr	r2, [pc, #100]	@ (80067c0 <TIM_OC2_SetConfig+0xe8>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d007      	beq.n	8006770 <TIM_OC2_SetConfig+0x98>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a18      	ldr	r2, [pc, #96]	@ (80067c4 <TIM_OC2_SetConfig+0xec>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d003      	beq.n	8006770 <TIM_OC2_SetConfig+0x98>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a17      	ldr	r2, [pc, #92]	@ (80067c8 <TIM_OC2_SetConfig+0xf0>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d113      	bne.n	8006798 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006776:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800677e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	695b      	ldr	r3, [r3, #20]
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	4313      	orrs	r3, r2
 800678a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	699b      	ldr	r3, [r3, #24]
 8006790:	009b      	lsls	r3, r3, #2
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	4313      	orrs	r3, r2
 8006796:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	693a      	ldr	r2, [r7, #16]
 800679c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685a      	ldr	r2, [r3, #4]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	621a      	str	r2, [r3, #32]
}
 80067b2:	bf00      	nop
 80067b4:	371c      	adds	r7, #28
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	40012c00 	.word	0x40012c00
 80067c4:	40014400 	.word	0x40014400
 80067c8:	40014800 	.word	0x40014800

080067cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a1b      	ldr	r3, [r3, #32]
 80067da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a1b      	ldr	r3, [r3, #32]
 80067e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	69db      	ldr	r3, [r3, #28]
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f023 0303 	bic.w	r3, r3, #3
 8006806:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68fa      	ldr	r2, [r7, #12]
 800680e:	4313      	orrs	r3, r2
 8006810:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006818:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	021b      	lsls	r3, r3, #8
 8006820:	697a      	ldr	r2, [r7, #20]
 8006822:	4313      	orrs	r3, r2
 8006824:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a21      	ldr	r2, [pc, #132]	@ (80068b0 <TIM_OC3_SetConfig+0xe4>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d10d      	bne.n	800684a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006834:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	021b      	lsls	r3, r3, #8
 800683c:	697a      	ldr	r2, [r7, #20]
 800683e:	4313      	orrs	r3, r2
 8006840:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006848:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a18      	ldr	r2, [pc, #96]	@ (80068b0 <TIM_OC3_SetConfig+0xe4>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d007      	beq.n	8006862 <TIM_OC3_SetConfig+0x96>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a17      	ldr	r2, [pc, #92]	@ (80068b4 <TIM_OC3_SetConfig+0xe8>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d003      	beq.n	8006862 <TIM_OC3_SetConfig+0x96>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a16      	ldr	r2, [pc, #88]	@ (80068b8 <TIM_OC3_SetConfig+0xec>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d113      	bne.n	800688a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006868:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006870:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	695b      	ldr	r3, [r3, #20]
 8006876:	011b      	lsls	r3, r3, #4
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	4313      	orrs	r3, r2
 800687c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	4313      	orrs	r3, r2
 8006888:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	697a      	ldr	r2, [r7, #20]
 80068a2:	621a      	str	r2, [r3, #32]
}
 80068a4:	bf00      	nop
 80068a6:	371c      	adds	r7, #28
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr
 80068b0:	40012c00 	.word	0x40012c00
 80068b4:	40014400 	.word	0x40014400
 80068b8:	40014800 	.word	0x40014800

080068bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068bc:	b480      	push	{r7}
 80068be:	b087      	sub	sp, #28
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6a1b      	ldr	r3, [r3, #32]
 80068d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	69db      	ldr	r3, [r3, #28]
 80068e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	021b      	lsls	r3, r3, #8
 80068fe:	68fa      	ldr	r2, [r7, #12]
 8006900:	4313      	orrs	r3, r2
 8006902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800690a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	031b      	lsls	r3, r3, #12
 8006912:	693a      	ldr	r2, [r7, #16]
 8006914:	4313      	orrs	r3, r2
 8006916:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a14      	ldr	r2, [pc, #80]	@ (800696c <TIM_OC4_SetConfig+0xb0>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d007      	beq.n	8006930 <TIM_OC4_SetConfig+0x74>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a13      	ldr	r2, [pc, #76]	@ (8006970 <TIM_OC4_SetConfig+0xb4>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d003      	beq.n	8006930 <TIM_OC4_SetConfig+0x74>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a12      	ldr	r2, [pc, #72]	@ (8006974 <TIM_OC4_SetConfig+0xb8>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d109      	bne.n	8006944 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006936:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	695b      	ldr	r3, [r3, #20]
 800693c:	019b      	lsls	r3, r3, #6
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	4313      	orrs	r3, r2
 8006942:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	685a      	ldr	r2, [r3, #4]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	621a      	str	r2, [r3, #32]
}
 800695e:	bf00      	nop
 8006960:	371c      	adds	r7, #28
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	40012c00 	.word	0x40012c00
 8006970:	40014400 	.word	0x40014400
 8006974:	40014800 	.word	0x40014800

08006978 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006978:	b480      	push	{r7}
 800697a:	b087      	sub	sp, #28
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6a1b      	ldr	r3, [r3, #32]
 800698c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800699e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80069bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	041b      	lsls	r3, r3, #16
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a13      	ldr	r2, [pc, #76]	@ (8006a1c <TIM_OC5_SetConfig+0xa4>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d007      	beq.n	80069e2 <TIM_OC5_SetConfig+0x6a>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a12      	ldr	r2, [pc, #72]	@ (8006a20 <TIM_OC5_SetConfig+0xa8>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d003      	beq.n	80069e2 <TIM_OC5_SetConfig+0x6a>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a11      	ldr	r2, [pc, #68]	@ (8006a24 <TIM_OC5_SetConfig+0xac>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d109      	bne.n	80069f6 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	021b      	lsls	r3, r3, #8
 80069f0:	697a      	ldr	r2, [r7, #20]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	697a      	ldr	r2, [r7, #20]
 80069fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	68fa      	ldr	r2, [r7, #12]
 8006a00:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	685a      	ldr	r2, [r3, #4]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	621a      	str	r2, [r3, #32]
}
 8006a10:	bf00      	nop
 8006a12:	371c      	adds	r7, #28
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr
 8006a1c:	40012c00 	.word	0x40012c00
 8006a20:	40014400 	.word	0x40014400
 8006a24:	40014800 	.word	0x40014800

08006a28 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b087      	sub	sp, #28
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a1b      	ldr	r3, [r3, #32]
 8006a36:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6a1b      	ldr	r3, [r3, #32]
 8006a3c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	021b      	lsls	r3, r3, #8
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	4313      	orrs	r3, r2
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	051b      	lsls	r3, r3, #20
 8006a76:	693a      	ldr	r2, [r7, #16]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a14      	ldr	r2, [pc, #80]	@ (8006ad0 <TIM_OC6_SetConfig+0xa8>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d007      	beq.n	8006a94 <TIM_OC6_SetConfig+0x6c>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a13      	ldr	r2, [pc, #76]	@ (8006ad4 <TIM_OC6_SetConfig+0xac>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d003      	beq.n	8006a94 <TIM_OC6_SetConfig+0x6c>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a12      	ldr	r2, [pc, #72]	@ (8006ad8 <TIM_OC6_SetConfig+0xb0>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d109      	bne.n	8006aa8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	695b      	ldr	r3, [r3, #20]
 8006aa0:	029b      	lsls	r3, r3, #10
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	697a      	ldr	r2, [r7, #20]
 8006aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	685a      	ldr	r2, [r3, #4]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	693a      	ldr	r2, [r7, #16]
 8006ac0:	621a      	str	r2, [r3, #32]
}
 8006ac2:	bf00      	nop
 8006ac4:	371c      	adds	r7, #28
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	40012c00 	.word	0x40012c00
 8006ad4:	40014400 	.word	0x40014400
 8006ad8:	40014800 	.word	0x40014800

08006adc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6a1b      	ldr	r3, [r3, #32]
 8006aec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	f023 0201 	bic.w	r2, r3, #1
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	699b      	ldr	r3, [r3, #24]
 8006afe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	011b      	lsls	r3, r3, #4
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f023 030a 	bic.w	r3, r3, #10
 8006b18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	621a      	str	r2, [r3, #32]
}
 8006b2e:	bf00      	nop
 8006b30:	371c      	adds	r7, #28
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr

08006b3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b3a:	b480      	push	{r7}
 8006b3c:	b087      	sub	sp, #28
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	60f8      	str	r0, [r7, #12]
 8006b42:	60b9      	str	r1, [r7, #8]
 8006b44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6a1b      	ldr	r3, [r3, #32]
 8006b4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6a1b      	ldr	r3, [r3, #32]
 8006b50:	f023 0210 	bic.w	r2, r3, #16
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	031b      	lsls	r3, r3, #12
 8006b6a:	693a      	ldr	r2, [r7, #16]
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b76:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	011b      	lsls	r3, r3, #4
 8006b7c:	697a      	ldr	r2, [r7, #20]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	693a      	ldr	r2, [r7, #16]
 8006b86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	697a      	ldr	r2, [r7, #20]
 8006b8c:	621a      	str	r2, [r3, #32]
}
 8006b8e:	bf00      	nop
 8006b90:	371c      	adds	r7, #28
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr

08006b9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b9a:	b480      	push	{r7}
 8006b9c:	b085      	sub	sp, #20
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
 8006ba2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006bb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bb6:	683a      	ldr	r2, [r7, #0]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	f043 0307 	orr.w	r3, r3, #7
 8006bc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	609a      	str	r2, [r3, #8]
}
 8006bc8:	bf00      	nop
 8006bca:	3714      	adds	r7, #20
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b087      	sub	sp, #28
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	60b9      	str	r1, [r7, #8]
 8006bde:	607a      	str	r2, [r7, #4]
 8006be0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006bee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	021a      	lsls	r2, r3, #8
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	431a      	orrs	r2, r3
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	697a      	ldr	r2, [r7, #20]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	609a      	str	r2, [r3, #8]
}
 8006c08:	bf00      	nop
 8006c0a:	371c      	adds	r7, #28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b087      	sub	sp, #28
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	f003 031f 	and.w	r3, r3, #31
 8006c26:	2201      	movs	r2, #1
 8006c28:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6a1a      	ldr	r2, [r3, #32]
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	43db      	mvns	r3, r3
 8006c36:	401a      	ands	r2, r3
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6a1a      	ldr	r2, [r3, #32]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	f003 031f 	and.w	r3, r3, #31
 8006c46:	6879      	ldr	r1, [r7, #4]
 8006c48:	fa01 f303 	lsl.w	r3, r1, r3
 8006c4c:	431a      	orrs	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	621a      	str	r2, [r3, #32]
}
 8006c52:	bf00      	nop
 8006c54:	371c      	adds	r7, #28
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr
	...

08006c60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b085      	sub	sp, #20
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d101      	bne.n	8006c78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c74:	2302      	movs	r3, #2
 8006c76:	e04a      	b.n	8006d0e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2202      	movs	r2, #2
 8006c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a1f      	ldr	r2, [pc, #124]	@ (8006d1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d108      	bne.n	8006cb4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ca8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	68fa      	ldr	r2, [r7, #12]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a12      	ldr	r2, [pc, #72]	@ (8006d1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d004      	beq.n	8006ce2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ce0:	d10c      	bne.n	8006cfc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ce8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	68ba      	ldr	r2, [r7, #8]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	68ba      	ldr	r2, [r7, #8]
 8006cfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3714      	adds	r7, #20
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	40012c00 	.word	0x40012c00

08006d20 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d101      	bne.n	8006d3c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006d38:	2302      	movs	r3, #2
 8006d3a:	e06e      	b.n	8006e1a <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	695b      	ldr	r3, [r3, #20]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da2:	4313      	orrs	r3, r2
 8006da4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	699b      	ldr	r3, [r3, #24]
 8006db0:	041b      	lsls	r3, r3, #16
 8006db2:	4313      	orrs	r3, r2
 8006db4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	69db      	ldr	r3, [r3, #28]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a17      	ldr	r2, [pc, #92]	@ (8006e28 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d11c      	bne.n	8006e08 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd8:	051b      	lsls	r3, r3, #20
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	6a1b      	ldr	r3, [r3, #32]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e04:	4313      	orrs	r3, r2
 8006e06:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3714      	adds	r7, #20
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	40012c00 	.word	0x40012c00

08006e2c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e34:	bf00      	nop
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e48:	bf00      	nop
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006e5c:	bf00      	nop
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <LL_RCC_GetUSARTClockSource>:
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8006e70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e74:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4013      	ands	r3, r2
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	370c      	adds	r7, #12
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <LL_RCC_GetLPUARTClockSource>:
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006e90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e94:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4013      	ands	r3, r2
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	370c      	adds	r7, #12
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr

08006ea8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b082      	sub	sp, #8
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d101      	bne.n	8006eba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e042      	b.n	8006f40 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d106      	bne.n	8006ed2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f7fb fa17 	bl	8002300 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2224      	movs	r2, #36	@ 0x24
 8006ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f022 0201 	bic.w	r2, r2, #1
 8006ee8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d002      	beq.n	8006ef8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 fb36 	bl	8007564 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 f90b 	bl	8007114 <UART_SetConfig>
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d101      	bne.n	8006f08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e01b      	b.n	8006f40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	685a      	ldr	r2, [r3, #4]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006f16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689a      	ldr	r2, [r3, #8]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f042 0201 	orr.w	r2, r2, #1
 8006f36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 fbb5 	bl	80076a8 <UART_CheckIdleState>
 8006f3e:	4603      	mov	r3, r0
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3708      	adds	r7, #8
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d101      	bne.n	8006f5a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e04a      	b.n	8006ff0 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d106      	bne.n	8006f72 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f7fb f9c7 	bl	8002300 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2224      	movs	r2, #36	@ 0x24
 8006f76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f022 0201 	bic.w	r2, r2, #1
 8006f88:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d002      	beq.n	8006f98 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 fae6 	bl	8007564 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 f8bb 	bl	8007114 <UART_SetConfig>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d101      	bne.n	8006fa8 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e023      	b.n	8006ff0 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	685a      	ldr	r2, [r3, #4]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006fb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	689a      	ldr	r2, [r3, #8]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8006fc6:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	689a      	ldr	r2, [r3, #8]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f042 0208 	orr.w	r2, r2, #8
 8006fd6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f042 0201 	orr.w	r2, r2, #1
 8006fe6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f000 fb5d 	bl	80076a8 <UART_CheckIdleState>
 8006fee:	4603      	mov	r3, r0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3708      	adds	r7, #8
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b08a      	sub	sp, #40	@ 0x28
 8006ffc:	af02      	add	r7, sp, #8
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	603b      	str	r3, [r7, #0]
 8007004:	4613      	mov	r3, r2
 8007006:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800700e:	2b20      	cmp	r3, #32
 8007010:	d17b      	bne.n	800710a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d002      	beq.n	800701e <HAL_UART_Transmit+0x26>
 8007018:	88fb      	ldrh	r3, [r7, #6]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d101      	bne.n	8007022 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e074      	b.n	800710c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2221      	movs	r2, #33	@ 0x21
 800702e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007032:	f7fc f8c9 	bl	80031c8 <HAL_GetTick>
 8007036:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	88fa      	ldrh	r2, [r7, #6]
 800703c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	88fa      	ldrh	r2, [r7, #6]
 8007044:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007050:	d108      	bne.n	8007064 <HAL_UART_Transmit+0x6c>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d104      	bne.n	8007064 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800705a:	2300      	movs	r3, #0
 800705c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	61bb      	str	r3, [r7, #24]
 8007062:	e003      	b.n	800706c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007068:	2300      	movs	r3, #0
 800706a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800706c:	e030      	b.n	80070d0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	9300      	str	r3, [sp, #0]
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	2200      	movs	r2, #0
 8007076:	2180      	movs	r1, #128	@ 0x80
 8007078:	68f8      	ldr	r0, [r7, #12]
 800707a:	f000 fbbf 	bl	80077fc <UART_WaitOnFlagUntilTimeout>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d005      	beq.n	8007090 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2220      	movs	r2, #32
 8007088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e03d      	b.n	800710c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007090:	69fb      	ldr	r3, [r7, #28]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10b      	bne.n	80070ae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	881b      	ldrh	r3, [r3, #0]
 800709a:	461a      	mov	r2, r3
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070a4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	3302      	adds	r3, #2
 80070aa:	61bb      	str	r3, [r7, #24]
 80070ac:	e007      	b.n	80070be <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80070ae:	69fb      	ldr	r3, [r7, #28]
 80070b0:	781a      	ldrb	r2, [r3, #0]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	3301      	adds	r3, #1
 80070bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	3b01      	subs	r3, #1
 80070c8:	b29a      	uxth	r2, r3
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1c8      	bne.n	800706e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	2200      	movs	r2, #0
 80070e4:	2140      	movs	r1, #64	@ 0x40
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 fb88 	bl	80077fc <UART_WaitOnFlagUntilTimeout>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d005      	beq.n	80070fe <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2220      	movs	r2, #32
 80070f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80070fa:	2303      	movs	r3, #3
 80070fc:	e006      	b.n	800710c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2220      	movs	r2, #32
 8007102:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007106:	2300      	movs	r3, #0
 8007108:	e000      	b.n	800710c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800710a:	2302      	movs	r3, #2
  }
}
 800710c:	4618      	mov	r0, r3
 800710e:	3720      	adds	r7, #32
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007114:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007118:	b08c      	sub	sp, #48	@ 0x30
 800711a:	af00      	add	r7, sp, #0
 800711c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800711e:	2300      	movs	r3, #0
 8007120:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	689a      	ldr	r2, [r3, #8]
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	691b      	ldr	r3, [r3, #16]
 800712c:	431a      	orrs	r2, r3
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	431a      	orrs	r2, r3
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	69db      	ldr	r3, [r3, #28]
 8007138:	4313      	orrs	r3, r2
 800713a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	4baf      	ldr	r3, [pc, #700]	@ (8007400 <UART_SetConfig+0x2ec>)
 8007144:	4013      	ands	r3, r2
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	6812      	ldr	r2, [r2, #0]
 800714a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800714c:	430b      	orrs	r3, r1
 800714e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	68da      	ldr	r2, [r3, #12]
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	430a      	orrs	r2, r1
 8007164:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	699b      	ldr	r3, [r3, #24]
 800716a:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4aa4      	ldr	r2, [pc, #656]	@ (8007404 <UART_SetConfig+0x2f0>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d004      	beq.n	8007180 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	6a1b      	ldr	r3, [r3, #32]
 800717a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800717c:	4313      	orrs	r3, r2
 800717e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800718a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	6812      	ldr	r2, [r2, #0]
 8007192:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007194:	430b      	orrs	r3, r1
 8007196:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800719e:	f023 010f 	bic.w	r1, r3, #15
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	430a      	orrs	r2, r1
 80071ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a95      	ldr	r2, [pc, #596]	@ (8007408 <UART_SetConfig+0x2f4>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d125      	bne.n	8007204 <UART_SetConfig+0xf0>
 80071b8:	2003      	movs	r0, #3
 80071ba:	f7ff fe55 	bl	8006e68 <LL_RCC_GetUSARTClockSource>
 80071be:	4603      	mov	r3, r0
 80071c0:	2b03      	cmp	r3, #3
 80071c2:	d81b      	bhi.n	80071fc <UART_SetConfig+0xe8>
 80071c4:	a201      	add	r2, pc, #4	@ (adr r2, 80071cc <UART_SetConfig+0xb8>)
 80071c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ca:	bf00      	nop
 80071cc:	080071dd 	.word	0x080071dd
 80071d0:	080071ed 	.word	0x080071ed
 80071d4:	080071e5 	.word	0x080071e5
 80071d8:	080071f5 	.word	0x080071f5
 80071dc:	2301      	movs	r3, #1
 80071de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071e2:	e042      	b.n	800726a <UART_SetConfig+0x156>
 80071e4:	2302      	movs	r3, #2
 80071e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ea:	e03e      	b.n	800726a <UART_SetConfig+0x156>
 80071ec:	2304      	movs	r3, #4
 80071ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071f2:	e03a      	b.n	800726a <UART_SetConfig+0x156>
 80071f4:	2308      	movs	r3, #8
 80071f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071fa:	e036      	b.n	800726a <UART_SetConfig+0x156>
 80071fc:	2310      	movs	r3, #16
 80071fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007202:	e032      	b.n	800726a <UART_SetConfig+0x156>
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a7e      	ldr	r2, [pc, #504]	@ (8007404 <UART_SetConfig+0x2f0>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d12a      	bne.n	8007264 <UART_SetConfig+0x150>
 800720e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8007212:	f7ff fe39 	bl	8006e88 <LL_RCC_GetLPUARTClockSource>
 8007216:	4603      	mov	r3, r0
 8007218:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800721c:	d01a      	beq.n	8007254 <UART_SetConfig+0x140>
 800721e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007222:	d81b      	bhi.n	800725c <UART_SetConfig+0x148>
 8007224:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007228:	d00c      	beq.n	8007244 <UART_SetConfig+0x130>
 800722a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800722e:	d815      	bhi.n	800725c <UART_SetConfig+0x148>
 8007230:	2b00      	cmp	r3, #0
 8007232:	d003      	beq.n	800723c <UART_SetConfig+0x128>
 8007234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007238:	d008      	beq.n	800724c <UART_SetConfig+0x138>
 800723a:	e00f      	b.n	800725c <UART_SetConfig+0x148>
 800723c:	2300      	movs	r3, #0
 800723e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007242:	e012      	b.n	800726a <UART_SetConfig+0x156>
 8007244:	2302      	movs	r3, #2
 8007246:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800724a:	e00e      	b.n	800726a <UART_SetConfig+0x156>
 800724c:	2304      	movs	r3, #4
 800724e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007252:	e00a      	b.n	800726a <UART_SetConfig+0x156>
 8007254:	2308      	movs	r3, #8
 8007256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800725a:	e006      	b.n	800726a <UART_SetConfig+0x156>
 800725c:	2310      	movs	r3, #16
 800725e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007262:	e002      	b.n	800726a <UART_SetConfig+0x156>
 8007264:	2310      	movs	r3, #16
 8007266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a65      	ldr	r2, [pc, #404]	@ (8007404 <UART_SetConfig+0x2f0>)
 8007270:	4293      	cmp	r3, r2
 8007272:	f040 8097 	bne.w	80073a4 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007276:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800727a:	2b08      	cmp	r3, #8
 800727c:	d823      	bhi.n	80072c6 <UART_SetConfig+0x1b2>
 800727e:	a201      	add	r2, pc, #4	@ (adr r2, 8007284 <UART_SetConfig+0x170>)
 8007280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007284:	080072a9 	.word	0x080072a9
 8007288:	080072c7 	.word	0x080072c7
 800728c:	080072b1 	.word	0x080072b1
 8007290:	080072c7 	.word	0x080072c7
 8007294:	080072b7 	.word	0x080072b7
 8007298:	080072c7 	.word	0x080072c7
 800729c:	080072c7 	.word	0x080072c7
 80072a0:	080072c7 	.word	0x080072c7
 80072a4:	080072bf 	.word	0x080072bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072a8:	f7fd fd90 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 80072ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072ae:	e010      	b.n	80072d2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072b0:	4b56      	ldr	r3, [pc, #344]	@ (800740c <UART_SetConfig+0x2f8>)
 80072b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072b4:	e00d      	b.n	80072d2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072b6:	f7fd fd09 	bl	8004ccc <HAL_RCC_GetSysClockFreq>
 80072ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072bc:	e009      	b.n	80072d2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072c4:	e005      	b.n	80072d2 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80072c6:	2300      	movs	r3, #0
 80072c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80072d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f000 812b 	beq.w	8007530 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072de:	4a4c      	ldr	r2, [pc, #304]	@ (8007410 <UART_SetConfig+0x2fc>)
 80072e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072e4:	461a      	mov	r2, r3
 80072e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80072ec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	685a      	ldr	r2, [r3, #4]
 80072f2:	4613      	mov	r3, r2
 80072f4:	005b      	lsls	r3, r3, #1
 80072f6:	4413      	add	r3, r2
 80072f8:	69ba      	ldr	r2, [r7, #24]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d305      	bcc.n	800730a <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007304:	69ba      	ldr	r2, [r7, #24]
 8007306:	429a      	cmp	r2, r3
 8007308:	d903      	bls.n	8007312 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007310:	e10e      	b.n	8007530 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007314:	2200      	movs	r2, #0
 8007316:	60bb      	str	r3, [r7, #8]
 8007318:	60fa      	str	r2, [r7, #12]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800731e:	4a3c      	ldr	r2, [pc, #240]	@ (8007410 <UART_SetConfig+0x2fc>)
 8007320:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007324:	b29b      	uxth	r3, r3
 8007326:	2200      	movs	r2, #0
 8007328:	603b      	str	r3, [r7, #0]
 800732a:	607a      	str	r2, [r7, #4]
 800732c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007330:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007334:	f7f9 fc60 	bl	8000bf8 <__aeabi_uldivmod>
 8007338:	4602      	mov	r2, r0
 800733a:	460b      	mov	r3, r1
 800733c:	4610      	mov	r0, r2
 800733e:	4619      	mov	r1, r3
 8007340:	f04f 0200 	mov.w	r2, #0
 8007344:	f04f 0300 	mov.w	r3, #0
 8007348:	020b      	lsls	r3, r1, #8
 800734a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800734e:	0202      	lsls	r2, r0, #8
 8007350:	6979      	ldr	r1, [r7, #20]
 8007352:	6849      	ldr	r1, [r1, #4]
 8007354:	0849      	lsrs	r1, r1, #1
 8007356:	2000      	movs	r0, #0
 8007358:	460c      	mov	r4, r1
 800735a:	4605      	mov	r5, r0
 800735c:	eb12 0804 	adds.w	r8, r2, r4
 8007360:	eb43 0905 	adc.w	r9, r3, r5
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	469a      	mov	sl, r3
 800736c:	4693      	mov	fp, r2
 800736e:	4652      	mov	r2, sl
 8007370:	465b      	mov	r3, fp
 8007372:	4640      	mov	r0, r8
 8007374:	4649      	mov	r1, r9
 8007376:	f7f9 fc3f 	bl	8000bf8 <__aeabi_uldivmod>
 800737a:	4602      	mov	r2, r0
 800737c:	460b      	mov	r3, r1
 800737e:	4613      	mov	r3, r2
 8007380:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007382:	6a3b      	ldr	r3, [r7, #32]
 8007384:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007388:	d308      	bcc.n	800739c <UART_SetConfig+0x288>
 800738a:	6a3b      	ldr	r3, [r7, #32]
 800738c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007390:	d204      	bcs.n	800739c <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	6a3a      	ldr	r2, [r7, #32]
 8007398:	60da      	str	r2, [r3, #12]
 800739a:	e0c9      	b.n	8007530 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80073a2:	e0c5      	b.n	8007530 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	69db      	ldr	r3, [r3, #28]
 80073a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073ac:	d16d      	bne.n	800748a <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80073ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073b2:	3b01      	subs	r3, #1
 80073b4:	2b07      	cmp	r3, #7
 80073b6:	d82d      	bhi.n	8007414 <UART_SetConfig+0x300>
 80073b8:	a201      	add	r2, pc, #4	@ (adr r2, 80073c0 <UART_SetConfig+0x2ac>)
 80073ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073be:	bf00      	nop
 80073c0:	080073e1 	.word	0x080073e1
 80073c4:	080073e9 	.word	0x080073e9
 80073c8:	08007415 	.word	0x08007415
 80073cc:	080073ef 	.word	0x080073ef
 80073d0:	08007415 	.word	0x08007415
 80073d4:	08007415 	.word	0x08007415
 80073d8:	08007415 	.word	0x08007415
 80073dc:	080073f7 	.word	0x080073f7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073e0:	f7fd fd0a 	bl	8004df8 <HAL_RCC_GetPCLK2Freq>
 80073e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073e6:	e01b      	b.n	8007420 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073e8:	4b08      	ldr	r3, [pc, #32]	@ (800740c <UART_SetConfig+0x2f8>)
 80073ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073ec:	e018      	b.n	8007420 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ee:	f7fd fc6d 	bl	8004ccc <HAL_RCC_GetSysClockFreq>
 80073f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073f4:	e014      	b.n	8007420 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073fc:	e010      	b.n	8007420 <UART_SetConfig+0x30c>
 80073fe:	bf00      	nop
 8007400:	cfff69f3 	.word	0xcfff69f3
 8007404:	40008000 	.word	0x40008000
 8007408:	40013800 	.word	0x40013800
 800740c:	00f42400 	.word	0x00f42400
 8007410:	0800c764 	.word	0x0800c764
      default:
        pclk = 0U;
 8007414:	2300      	movs	r3, #0
 8007416:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800741e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007422:	2b00      	cmp	r3, #0
 8007424:	f000 8084 	beq.w	8007530 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800742c:	4a4b      	ldr	r2, [pc, #300]	@ (800755c <UART_SetConfig+0x448>)
 800742e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007432:	461a      	mov	r2, r3
 8007434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007436:	fbb3 f3f2 	udiv	r3, r3, r2
 800743a:	005a      	lsls	r2, r3, #1
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	085b      	lsrs	r3, r3, #1
 8007442:	441a      	add	r2, r3
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	fbb2 f3f3 	udiv	r3, r2, r3
 800744c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	2b0f      	cmp	r3, #15
 8007452:	d916      	bls.n	8007482 <UART_SetConfig+0x36e>
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800745a:	d212      	bcs.n	8007482 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800745c:	6a3b      	ldr	r3, [r7, #32]
 800745e:	b29b      	uxth	r3, r3
 8007460:	f023 030f 	bic.w	r3, r3, #15
 8007464:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007466:	6a3b      	ldr	r3, [r7, #32]
 8007468:	085b      	lsrs	r3, r3, #1
 800746a:	b29b      	uxth	r3, r3
 800746c:	f003 0307 	and.w	r3, r3, #7
 8007470:	b29a      	uxth	r2, r3
 8007472:	8bfb      	ldrh	r3, [r7, #30]
 8007474:	4313      	orrs	r3, r2
 8007476:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	8bfa      	ldrh	r2, [r7, #30]
 800747e:	60da      	str	r2, [r3, #12]
 8007480:	e056      	b.n	8007530 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007488:	e052      	b.n	8007530 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800748a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800748e:	3b01      	subs	r3, #1
 8007490:	2b07      	cmp	r3, #7
 8007492:	d822      	bhi.n	80074da <UART_SetConfig+0x3c6>
 8007494:	a201      	add	r2, pc, #4	@ (adr r2, 800749c <UART_SetConfig+0x388>)
 8007496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749a:	bf00      	nop
 800749c:	080074bd 	.word	0x080074bd
 80074a0:	080074c5 	.word	0x080074c5
 80074a4:	080074db 	.word	0x080074db
 80074a8:	080074cb 	.word	0x080074cb
 80074ac:	080074db 	.word	0x080074db
 80074b0:	080074db 	.word	0x080074db
 80074b4:	080074db 	.word	0x080074db
 80074b8:	080074d3 	.word	0x080074d3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074bc:	f7fd fc9c 	bl	8004df8 <HAL_RCC_GetPCLK2Freq>
 80074c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074c2:	e010      	b.n	80074e6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074c4:	4b26      	ldr	r3, [pc, #152]	@ (8007560 <UART_SetConfig+0x44c>)
 80074c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074c8:	e00d      	b.n	80074e6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074ca:	f7fd fbff 	bl	8004ccc <HAL_RCC_GetSysClockFreq>
 80074ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074d0:	e009      	b.n	80074e6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074d8:	e005      	b.n	80074e6 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80074da:	2300      	movs	r3, #0
 80074dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80074e4:	bf00      	nop
    }

    if (pclk != 0U)
 80074e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d021      	beq.n	8007530 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074f0:	4a1a      	ldr	r2, [pc, #104]	@ (800755c <UART_SetConfig+0x448>)
 80074f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074f6:	461a      	mov	r2, r3
 80074f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	085b      	lsrs	r3, r3, #1
 8007504:	441a      	add	r2, r3
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	fbb2 f3f3 	udiv	r3, r2, r3
 800750e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007510:	6a3b      	ldr	r3, [r7, #32]
 8007512:	2b0f      	cmp	r3, #15
 8007514:	d909      	bls.n	800752a <UART_SetConfig+0x416>
 8007516:	6a3b      	ldr	r3, [r7, #32]
 8007518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800751c:	d205      	bcs.n	800752a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	b29a      	uxth	r2, r3
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	60da      	str	r2, [r3, #12]
 8007528:	e002      	b.n	8007530 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	2201      	movs	r2, #1
 8007534:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	2201      	movs	r2, #1
 800753c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	2200      	movs	r2, #0
 8007544:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	2200      	movs	r2, #0
 800754a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800754c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007550:	4618      	mov	r0, r3
 8007552:	3730      	adds	r7, #48	@ 0x30
 8007554:	46bd      	mov	sp, r7
 8007556:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800755a:	bf00      	nop
 800755c:	0800c764 	.word	0x0800c764
 8007560:	00f42400 	.word	0x00f42400

08007564 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007570:	f003 0308 	and.w	r3, r3, #8
 8007574:	2b00      	cmp	r3, #0
 8007576:	d00a      	beq.n	800758e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	430a      	orrs	r2, r1
 800758c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007592:	f003 0301 	and.w	r3, r3, #1
 8007596:	2b00      	cmp	r3, #0
 8007598:	d00a      	beq.n	80075b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	430a      	orrs	r2, r1
 80075ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075b4:	f003 0302 	and.w	r3, r3, #2
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00a      	beq.n	80075d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	430a      	orrs	r2, r1
 80075d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d6:	f003 0304 	and.w	r3, r3, #4
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d00a      	beq.n	80075f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	430a      	orrs	r2, r1
 80075f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f8:	f003 0310 	and.w	r3, r3, #16
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d00a      	beq.n	8007616 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	430a      	orrs	r2, r1
 8007614:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800761a:	f003 0320 	and.w	r3, r3, #32
 800761e:	2b00      	cmp	r3, #0
 8007620:	d00a      	beq.n	8007638 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	430a      	orrs	r2, r1
 8007636:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800763c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007640:	2b00      	cmp	r3, #0
 8007642:	d01a      	beq.n	800767a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	430a      	orrs	r2, r1
 8007658:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800765e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007662:	d10a      	bne.n	800767a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	430a      	orrs	r2, r1
 8007678:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800767e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00a      	beq.n	800769c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	430a      	orrs	r2, r1
 800769a:	605a      	str	r2, [r3, #4]
  }
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b098      	sub	sp, #96	@ 0x60
 80076ac:	af02      	add	r7, sp, #8
 80076ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80076b8:	f7fb fd86 	bl	80031c8 <HAL_GetTick>
 80076bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 0308 	and.w	r3, r3, #8
 80076c8:	2b08      	cmp	r3, #8
 80076ca:	d12f      	bne.n	800772c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076d0:	9300      	str	r3, [sp, #0]
 80076d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076d4:	2200      	movs	r2, #0
 80076d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f88e 	bl	80077fc <UART_WaitOnFlagUntilTimeout>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d022      	beq.n	800772c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ee:	e853 3f00 	ldrex	r3, [r3]
 80076f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	461a      	mov	r2, r3
 8007702:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007704:	647b      	str	r3, [r7, #68]	@ 0x44
 8007706:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007708:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800770a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800770c:	e841 2300 	strex	r3, r2, [r1]
 8007710:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007712:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007714:	2b00      	cmp	r3, #0
 8007716:	d1e6      	bne.n	80076e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2220      	movs	r2, #32
 800771c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007728:	2303      	movs	r3, #3
 800772a:	e063      	b.n	80077f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 0304 	and.w	r3, r3, #4
 8007736:	2b04      	cmp	r3, #4
 8007738:	d149      	bne.n	80077ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800773a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800773e:	9300      	str	r3, [sp, #0]
 8007740:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007742:	2200      	movs	r2, #0
 8007744:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f000 f857 	bl	80077fc <UART_WaitOnFlagUntilTimeout>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	d03c      	beq.n	80077ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800775c:	e853 3f00 	ldrex	r3, [r3]
 8007760:	623b      	str	r3, [r7, #32]
   return(result);
 8007762:	6a3b      	ldr	r3, [r7, #32]
 8007764:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007768:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	461a      	mov	r2, r3
 8007770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007772:	633b      	str	r3, [r7, #48]	@ 0x30
 8007774:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007776:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007778:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800777a:	e841 2300 	strex	r3, r2, [r1]
 800777e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007782:	2b00      	cmp	r3, #0
 8007784:	d1e6      	bne.n	8007754 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	3308      	adds	r3, #8
 800778c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	e853 3f00 	ldrex	r3, [r3]
 8007794:	60fb      	str	r3, [r7, #12]
   return(result);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f023 0301 	bic.w	r3, r3, #1
 800779c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	3308      	adds	r3, #8
 80077a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077a6:	61fa      	str	r2, [r7, #28]
 80077a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077aa:	69b9      	ldr	r1, [r7, #24]
 80077ac:	69fa      	ldr	r2, [r7, #28]
 80077ae:	e841 2300 	strex	r3, r2, [r1]
 80077b2:	617b      	str	r3, [r7, #20]
   return(result);
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d1e5      	bne.n	8007786 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2220      	movs	r2, #32
 80077be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	e012      	b.n	80077f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2220      	movs	r2, #32
 80077d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2220      	movs	r2, #32
 80077da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3758      	adds	r7, #88	@ 0x58
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	603b      	str	r3, [r7, #0]
 8007808:	4613      	mov	r3, r2
 800780a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800780c:	e04f      	b.n	80078ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007814:	d04b      	beq.n	80078ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007816:	f7fb fcd7 	bl	80031c8 <HAL_GetTick>
 800781a:	4602      	mov	r2, r0
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	69ba      	ldr	r2, [r7, #24]
 8007822:	429a      	cmp	r2, r3
 8007824:	d302      	bcc.n	800782c <UART_WaitOnFlagUntilTimeout+0x30>
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d101      	bne.n	8007830 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e04e      	b.n	80078ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 0304 	and.w	r3, r3, #4
 800783a:	2b00      	cmp	r3, #0
 800783c:	d037      	beq.n	80078ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	2b80      	cmp	r3, #128	@ 0x80
 8007842:	d034      	beq.n	80078ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	2b40      	cmp	r3, #64	@ 0x40
 8007848:	d031      	beq.n	80078ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	69db      	ldr	r3, [r3, #28]
 8007850:	f003 0308 	and.w	r3, r3, #8
 8007854:	2b08      	cmp	r3, #8
 8007856:	d110      	bne.n	800787a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2208      	movs	r2, #8
 800785e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f000 f838 	bl	80078d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2208      	movs	r2, #8
 800786a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	e029      	b.n	80078ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	69db      	ldr	r3, [r3, #28]
 8007880:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007884:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007888:	d111      	bne.n	80078ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007892:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f000 f81e 	bl	80078d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2220      	movs	r2, #32
 800789e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2200      	movs	r2, #0
 80078a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e00f      	b.n	80078ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	69da      	ldr	r2, [r3, #28]
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	4013      	ands	r3, r2
 80078b8:	68ba      	ldr	r2, [r7, #8]
 80078ba:	429a      	cmp	r2, r3
 80078bc:	bf0c      	ite	eq
 80078be:	2301      	moveq	r3, #1
 80078c0:	2300      	movne	r3, #0
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	461a      	mov	r2, r3
 80078c6:	79fb      	ldrb	r3, [r7, #7]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d0a0      	beq.n	800780e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078d6:	b480      	push	{r7}
 80078d8:	b095      	sub	sp, #84	@ 0x54
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078e6:	e853 3f00 	ldrex	r3, [r3]
 80078ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	461a      	mov	r2, r3
 80078fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80078fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007900:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007902:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007904:	e841 2300 	strex	r3, r2, [r1]
 8007908:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800790a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800790c:	2b00      	cmp	r3, #0
 800790e:	d1e6      	bne.n	80078de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	3308      	adds	r3, #8
 8007916:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007918:	6a3b      	ldr	r3, [r7, #32]
 800791a:	e853 3f00 	ldrex	r3, [r3]
 800791e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007920:	69fb      	ldr	r3, [r7, #28]
 8007922:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007926:	f023 0301 	bic.w	r3, r3, #1
 800792a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	3308      	adds	r3, #8
 8007932:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007934:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007936:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007938:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800793a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800793c:	e841 2300 	strex	r3, r2, [r1]
 8007940:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1e3      	bne.n	8007910 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800794c:	2b01      	cmp	r3, #1
 800794e:	d118      	bne.n	8007982 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	e853 3f00 	ldrex	r3, [r3]
 800795c:	60bb      	str	r3, [r7, #8]
   return(result);
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	f023 0310 	bic.w	r3, r3, #16
 8007964:	647b      	str	r3, [r7, #68]	@ 0x44
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	461a      	mov	r2, r3
 800796c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800796e:	61bb      	str	r3, [r7, #24]
 8007970:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007972:	6979      	ldr	r1, [r7, #20]
 8007974:	69ba      	ldr	r2, [r7, #24]
 8007976:	e841 2300 	strex	r3, r2, [r1]
 800797a:	613b      	str	r3, [r7, #16]
   return(result);
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d1e6      	bne.n	8007950 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2220      	movs	r2, #32
 8007986:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007996:	bf00      	nop
 8007998:	3754      	adds	r7, #84	@ 0x54
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr

080079a2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80079a2:	b480      	push	{r7}
 80079a4:	b085      	sub	sp, #20
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d101      	bne.n	80079b8 <HAL_UARTEx_DisableFifoMode+0x16>
 80079b4:	2302      	movs	r3, #2
 80079b6:	e027      	b.n	8007a08 <HAL_UARTEx_DisableFifoMode+0x66>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2224      	movs	r2, #36	@ 0x24
 80079c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f022 0201 	bic.w	r2, r2, #1
 80079de:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80079e6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	68fa      	ldr	r2, [r7, #12]
 80079f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2220      	movs	r2, #32
 80079fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a06:	2300      	movs	r3, #0
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3714      	adds	r7, #20
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr

08007a14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b084      	sub	sp, #16
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
 8007a1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d101      	bne.n	8007a2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007a28:	2302      	movs	r3, #2
 8007a2a:	e02d      	b.n	8007a88 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2224      	movs	r2, #36	@ 0x24
 8007a38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f022 0201 	bic.w	r2, r2, #1
 8007a52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	689b      	ldr	r3, [r3, #8]
 8007a5a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	683a      	ldr	r2, [r7, #0]
 8007a64:	430a      	orrs	r2, r1
 8007a66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 f84f 	bl	8007b0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	68fa      	ldr	r2, [r7, #12]
 8007a74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3710      	adds	r7, #16
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b084      	sub	sp, #16
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d101      	bne.n	8007aa8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007aa4:	2302      	movs	r3, #2
 8007aa6:	e02d      	b.n	8007b04 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2224      	movs	r2, #36	@ 0x24
 8007ab4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f022 0201 	bic.w	r2, r2, #1
 8007ace:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	683a      	ldr	r2, [r7, #0]
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 f811 	bl	8007b0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2220      	movs	r2, #32
 8007af6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b02:	2300      	movs	r3, #0
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3710      	adds	r7, #16
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}

08007b0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d108      	bne.n	8007b2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007b2c:	e031      	b.n	8007b92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007b2e:	2308      	movs	r3, #8
 8007b30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007b32:	2308      	movs	r3, #8
 8007b34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	0e5b      	lsrs	r3, r3, #25
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	f003 0307 	and.w	r3, r3, #7
 8007b44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	0f5b      	lsrs	r3, r3, #29
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	f003 0307 	and.w	r3, r3, #7
 8007b54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b56:	7bbb      	ldrb	r3, [r7, #14]
 8007b58:	7b3a      	ldrb	r2, [r7, #12]
 8007b5a:	4911      	ldr	r1, [pc, #68]	@ (8007ba0 <UARTEx_SetNbDataToProcess+0x94>)
 8007b5c:	5c8a      	ldrb	r2, [r1, r2]
 8007b5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007b62:	7b3a      	ldrb	r2, [r7, #12]
 8007b64:	490f      	ldr	r1, [pc, #60]	@ (8007ba4 <UARTEx_SetNbDataToProcess+0x98>)
 8007b66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b68:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b6c:	b29a      	uxth	r2, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b74:	7bfb      	ldrb	r3, [r7, #15]
 8007b76:	7b7a      	ldrb	r2, [r7, #13]
 8007b78:	4909      	ldr	r1, [pc, #36]	@ (8007ba0 <UARTEx_SetNbDataToProcess+0x94>)
 8007b7a:	5c8a      	ldrb	r2, [r1, r2]
 8007b7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007b80:	7b7a      	ldrb	r2, [r7, #13]
 8007b82:	4908      	ldr	r1, [pc, #32]	@ (8007ba4 <UARTEx_SetNbDataToProcess+0x98>)
 8007b84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b86:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b8a:	b29a      	uxth	r2, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007b92:	bf00      	nop
 8007b94:	3714      	adds	r7, #20
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr
 8007b9e:	bf00      	nop
 8007ba0:	0800c77c 	.word	0x0800c77c
 8007ba4:	0800c784 	.word	0x0800c784

08007ba8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b085      	sub	sp, #20
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	4603      	mov	r3, r0
 8007bb0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007bb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007bba:	2b84      	cmp	r3, #132	@ 0x84
 8007bbc:	d005      	beq.n	8007bca <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007bbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	3303      	adds	r3, #3
 8007bc8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007bca:	68fb      	ldr	r3, [r7, #12]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3714      	adds	r7, #20
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007bdc:	f000 fa74 	bl	80080c8 <vTaskStartScheduler>
  
  return osOK;
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	bd80      	pop	{r7, pc}

08007be6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007be6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007be8:	b087      	sub	sp, #28
 8007bea:	af02      	add	r7, sp, #8
 8007bec:	6078      	str	r0, [r7, #4]
 8007bee:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	685c      	ldr	r4, [r3, #4]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007bfc:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7ff ffcf 	bl	8007ba8 <makeFreeRtosPriority>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	f107 030c 	add.w	r3, r7, #12
 8007c10:	9301      	str	r3, [sp, #4]
 8007c12:	9200      	str	r2, [sp, #0]
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	4632      	mov	r2, r6
 8007c18:	4629      	mov	r1, r5
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	f000 f8d2 	bl	8007dc4 <xTaskCreate>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d001      	beq.n	8007c2a <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8007c26:	2300      	movs	r3, #0
 8007c28:	e000      	b.n	8007c2c <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3714      	adds	r7, #20
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007c34 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d001      	beq.n	8007c4a <osDelay+0x16>
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	e000      	b.n	8007c4c <osDelay+0x18>
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f000 fa05 	bl	800805c <vTaskDelay>
  
  return osOK;
 8007c52:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3710      	adds	r7, #16
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f103 0208 	add.w	r2, r3, #8
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f04f 32ff 	mov.w	r2, #4294967295
 8007c74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f103 0208 	add.w	r2, r3, #8
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f103 0208 	add.w	r2, r3, #8
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007c90:	bf00      	nop
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b083      	sub	sp, #12
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007caa:	bf00      	nop
 8007cac:	370c      	adds	r7, #12
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	b085      	sub	sp, #20
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
 8007cbe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	685b      	ldr	r3, [r3, #4]
 8007cc4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	68fa      	ldr	r2, [r7, #12]
 8007cca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	689a      	ldr	r2, [r3, #8]
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	683a      	ldr	r2, [r7, #0]
 8007cda:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	683a      	ldr	r2, [r7, #0]
 8007ce0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	687a      	ldr	r2, [r7, #4]
 8007ce6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	1c5a      	adds	r2, r3, #1
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	601a      	str	r2, [r3, #0]
}
 8007cf2:	bf00      	nop
 8007cf4:	3714      	adds	r7, #20
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr

08007cfe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007cfe:	b480      	push	{r7}
 8007d00:	b085      	sub	sp, #20
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
 8007d06:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d14:	d103      	bne.n	8007d1e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	60fb      	str	r3, [r7, #12]
 8007d1c:	e00c      	b.n	8007d38 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	3308      	adds	r3, #8
 8007d22:	60fb      	str	r3, [r7, #12]
 8007d24:	e002      	b.n	8007d2c <vListInsert+0x2e>
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	60fb      	str	r3, [r7, #12]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	68ba      	ldr	r2, [r7, #8]
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d2f6      	bcs.n	8007d26 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	685a      	ldr	r2, [r3, #4]
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	683a      	ldr	r2, [r7, #0]
 8007d46:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	683a      	ldr	r2, [r7, #0]
 8007d52:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	1c5a      	adds	r2, r3, #1
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	601a      	str	r2, [r3, #0]
}
 8007d64:	bf00      	nop
 8007d66:	3714      	adds	r7, #20
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	691b      	ldr	r3, [r3, #16]
 8007d7c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	6892      	ldr	r2, [r2, #8]
 8007d86:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	6852      	ldr	r2, [r2, #4]
 8007d90:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	687a      	ldr	r2, [r7, #4]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d103      	bne.n	8007da4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	689a      	ldr	r2, [r3, #8]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	1e5a      	subs	r2, r3, #1
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3714      	adds	r7, #20
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b08c      	sub	sp, #48	@ 0x30
 8007dc8:	af04      	add	r7, sp, #16
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	603b      	str	r3, [r7, #0]
 8007dd0:	4613      	mov	r3, r2
 8007dd2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007dd4:	88fb      	ldrh	r3, [r7, #6]
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f000 fec5 	bl	8008b68 <pvPortMalloc>
 8007dde:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d00e      	beq.n	8007e04 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007de6:	20a0      	movs	r0, #160	@ 0xa0
 8007de8:	f000 febe 	bl	8008b68 <pvPortMalloc>
 8007dec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007dee:	69fb      	ldr	r3, [r7, #28]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d003      	beq.n	8007dfc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	697a      	ldr	r2, [r7, #20]
 8007df8:	631a      	str	r2, [r3, #48]	@ 0x30
 8007dfa:	e005      	b.n	8007e08 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007dfc:	6978      	ldr	r0, [r7, #20]
 8007dfe:	f000 ff81 	bl	8008d04 <vPortFree>
 8007e02:	e001      	b.n	8007e08 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007e04:	2300      	movs	r3, #0
 8007e06:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007e08:	69fb      	ldr	r3, [r7, #28]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d013      	beq.n	8007e36 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007e0e:	88fa      	ldrh	r2, [r7, #6]
 8007e10:	2300      	movs	r3, #0
 8007e12:	9303      	str	r3, [sp, #12]
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	9302      	str	r3, [sp, #8]
 8007e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e1a:	9301      	str	r3, [sp, #4]
 8007e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1e:	9300      	str	r3, [sp, #0]
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	68b9      	ldr	r1, [r7, #8]
 8007e24:	68f8      	ldr	r0, [r7, #12]
 8007e26:	f000 f80f 	bl	8007e48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007e2a:	69f8      	ldr	r0, [r7, #28]
 8007e2c:	f000 f8ac 	bl	8007f88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007e30:	2301      	movs	r3, #1
 8007e32:	61bb      	str	r3, [r7, #24]
 8007e34:	e002      	b.n	8007e3c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007e36:	f04f 33ff 	mov.w	r3, #4294967295
 8007e3a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007e3c:	69bb      	ldr	r3, [r7, #24]
	}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3720      	adds	r7, #32
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}
	...

08007e48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b088      	sub	sp, #32
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
 8007e54:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007e60:	3b01      	subs	r3, #1
 8007e62:	009b      	lsls	r3, r3, #2
 8007e64:	4413      	add	r3, r2
 8007e66:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	f023 0307 	bic.w	r3, r3, #7
 8007e6e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007e70:	69bb      	ldr	r3, [r7, #24]
 8007e72:	f003 0307 	and.w	r3, r3, #7
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d00b      	beq.n	8007e92 <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e7e:	f383 8811 	msr	BASEPRI, r3
 8007e82:	f3bf 8f6f 	isb	sy
 8007e86:	f3bf 8f4f 	dsb	sy
 8007e8a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007e8c:	bf00      	nop
 8007e8e:	bf00      	nop
 8007e90:	e7fd      	b.n	8007e8e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d01f      	beq.n	8007ed8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e98:	2300      	movs	r3, #0
 8007e9a:	61fb      	str	r3, [r7, #28]
 8007e9c:	e012      	b.n	8007ec4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007e9e:	68ba      	ldr	r2, [r7, #8]
 8007ea0:	69fb      	ldr	r3, [r7, #28]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	7819      	ldrb	r1, [r3, #0]
 8007ea6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ea8:	69fb      	ldr	r3, [r7, #28]
 8007eaa:	4413      	add	r3, r2
 8007eac:	3334      	adds	r3, #52	@ 0x34
 8007eae:	460a      	mov	r2, r1
 8007eb0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	69fb      	ldr	r3, [r7, #28]
 8007eb6:	4413      	add	r3, r2
 8007eb8:	781b      	ldrb	r3, [r3, #0]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d006      	beq.n	8007ecc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ebe:	69fb      	ldr	r3, [r7, #28]
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	61fb      	str	r3, [r7, #28]
 8007ec4:	69fb      	ldr	r3, [r7, #28]
 8007ec6:	2b0f      	cmp	r3, #15
 8007ec8:	d9e9      	bls.n	8007e9e <prvInitialiseNewTask+0x56>
 8007eca:	e000      	b.n	8007ece <prvInitialiseNewTask+0x86>
			{
				break;
 8007ecc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ed6:	e003      	b.n	8007ee0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eda:	2200      	movs	r2, #0
 8007edc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ee2:	2b06      	cmp	r3, #6
 8007ee4:	d901      	bls.n	8007eea <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007ee6:	2306      	movs	r3, #6
 8007ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007eee:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ef4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef8:	2200      	movs	r2, #0
 8007efa:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007efe:	3304      	adds	r3, #4
 8007f00:	4618      	mov	r0, r3
 8007f02:	f7ff fecb 	bl	8007c9c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f08:	3318      	adds	r3, #24
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7ff fec6 	bl	8007c9c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f14:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f18:	f1c3 0207 	rsb	r2, r3, #7
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f24:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f30:	2200      	movs	r2, #0
 8007f32:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f38:	334c      	adds	r3, #76	@ 0x4c
 8007f3a:	224c      	movs	r2, #76	@ 0x4c
 8007f3c:	2100      	movs	r1, #0
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f001 fe60 	bl	8009c04 <memset>
 8007f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f46:	4a0d      	ldr	r2, [pc, #52]	@ (8007f7c <prvInitialiseNewTask+0x134>)
 8007f48:	651a      	str	r2, [r3, #80]	@ 0x50
 8007f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f4c:	4a0c      	ldr	r2, [pc, #48]	@ (8007f80 <prvInitialiseNewTask+0x138>)
 8007f4e:	655a      	str	r2, [r3, #84]	@ 0x54
 8007f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f52:	4a0c      	ldr	r2, [pc, #48]	@ (8007f84 <prvInitialiseNewTask+0x13c>)
 8007f54:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007f56:	683a      	ldr	r2, [r7, #0]
 8007f58:	68f9      	ldr	r1, [r7, #12]
 8007f5a:	69b8      	ldr	r0, [r7, #24]
 8007f5c:	f000 fbf2 	bl	8008744 <pxPortInitialiseStack>
 8007f60:	4602      	mov	r2, r0
 8007f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f64:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d002      	beq.n	8007f72 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f72:	bf00      	nop
 8007f74:	3720      	adds	r7, #32
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	200012c4 	.word	0x200012c4
 8007f80:	2000132c 	.word	0x2000132c
 8007f84:	20001394 	.word	0x20001394

08007f88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b082      	sub	sp, #8
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007f90:	f000 fd0a 	bl	80089a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007f94:	4b2a      	ldr	r3, [pc, #168]	@ (8008040 <prvAddNewTaskToReadyList+0xb8>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	4a29      	ldr	r2, [pc, #164]	@ (8008040 <prvAddNewTaskToReadyList+0xb8>)
 8007f9c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007f9e:	4b29      	ldr	r3, [pc, #164]	@ (8008044 <prvAddNewTaskToReadyList+0xbc>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d109      	bne.n	8007fba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007fa6:	4a27      	ldr	r2, [pc, #156]	@ (8008044 <prvAddNewTaskToReadyList+0xbc>)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007fac:	4b24      	ldr	r3, [pc, #144]	@ (8008040 <prvAddNewTaskToReadyList+0xb8>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d110      	bne.n	8007fd6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007fb4:	f000 fabc 	bl	8008530 <prvInitialiseTaskLists>
 8007fb8:	e00d      	b.n	8007fd6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007fba:	4b23      	ldr	r3, [pc, #140]	@ (8008048 <prvAddNewTaskToReadyList+0xc0>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d109      	bne.n	8007fd6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007fc2:	4b20      	ldr	r3, [pc, #128]	@ (8008044 <prvAddNewTaskToReadyList+0xbc>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d802      	bhi.n	8007fd6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007fd0:	4a1c      	ldr	r2, [pc, #112]	@ (8008044 <prvAddNewTaskToReadyList+0xbc>)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800804c <prvAddNewTaskToReadyList+0xc4>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3301      	adds	r3, #1
 8007fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800804c <prvAddNewTaskToReadyList+0xc4>)
 8007fde:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	409a      	lsls	r2, r3
 8007fe8:	4b19      	ldr	r3, [pc, #100]	@ (8008050 <prvAddNewTaskToReadyList+0xc8>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	4a18      	ldr	r2, [pc, #96]	@ (8008050 <prvAddNewTaskToReadyList+0xc8>)
 8007ff0:	6013      	str	r3, [r2, #0]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	4413      	add	r3, r2
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	4a15      	ldr	r2, [pc, #84]	@ (8008054 <prvAddNewTaskToReadyList+0xcc>)
 8008000:	441a      	add	r2, r3
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	3304      	adds	r3, #4
 8008006:	4619      	mov	r1, r3
 8008008:	4610      	mov	r0, r2
 800800a:	f7ff fe54 	bl	8007cb6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800800e:	f000 fcfd 	bl	8008a0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008012:	4b0d      	ldr	r3, [pc, #52]	@ (8008048 <prvAddNewTaskToReadyList+0xc0>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00e      	beq.n	8008038 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800801a:	4b0a      	ldr	r3, [pc, #40]	@ (8008044 <prvAddNewTaskToReadyList+0xbc>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008024:	429a      	cmp	r2, r3
 8008026:	d207      	bcs.n	8008038 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008028:	4b0b      	ldr	r3, [pc, #44]	@ (8008058 <prvAddNewTaskToReadyList+0xd0>)
 800802a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800802e:	601a      	str	r2, [r3, #0]
 8008030:	f3bf 8f4f 	dsb	sy
 8008034:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008038:	bf00      	nop
 800803a:	3708      	adds	r7, #8
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}
 8008040:	20000670 	.word	0x20000670
 8008044:	20000570 	.word	0x20000570
 8008048:	2000067c 	.word	0x2000067c
 800804c:	2000068c 	.word	0x2000068c
 8008050:	20000678 	.word	0x20000678
 8008054:	20000574 	.word	0x20000574
 8008058:	e000ed04 	.word	0xe000ed04

0800805c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008064:	2300      	movs	r3, #0
 8008066:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d018      	beq.n	80080a0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800806e:	4b14      	ldr	r3, [pc, #80]	@ (80080c0 <vTaskDelay+0x64>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00b      	beq.n	800808e <vTaskDelay+0x32>
	__asm volatile
 8008076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807a:	f383 8811 	msr	BASEPRI, r3
 800807e:	f3bf 8f6f 	isb	sy
 8008082:	f3bf 8f4f 	dsb	sy
 8008086:	60bb      	str	r3, [r7, #8]
}
 8008088:	bf00      	nop
 800808a:	bf00      	nop
 800808c:	e7fd      	b.n	800808a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800808e:	f000 f86d 	bl	800816c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008092:	2100      	movs	r1, #0
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 faef 	bl	8008678 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800809a:	f000 f875 	bl	8008188 <xTaskResumeAll>
 800809e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d107      	bne.n	80080b6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80080a6:	4b07      	ldr	r3, [pc, #28]	@ (80080c4 <vTaskDelay+0x68>)
 80080a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080ac:	601a      	str	r2, [r3, #0]
 80080ae:	f3bf 8f4f 	dsb	sy
 80080b2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80080b6:	bf00      	nop
 80080b8:	3710      	adds	r7, #16
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop
 80080c0:	20000698 	.word	0x20000698
 80080c4:	e000ed04 	.word	0xe000ed04

080080c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b086      	sub	sp, #24
 80080cc:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80080ce:	4b1f      	ldr	r3, [pc, #124]	@ (800814c <vTaskStartScheduler+0x84>)
 80080d0:	9301      	str	r3, [sp, #4]
 80080d2:	2300      	movs	r3, #0
 80080d4:	9300      	str	r3, [sp, #0]
 80080d6:	2300      	movs	r3, #0
 80080d8:	2280      	movs	r2, #128	@ 0x80
 80080da:	491d      	ldr	r1, [pc, #116]	@ (8008150 <vTaskStartScheduler+0x88>)
 80080dc:	481d      	ldr	r0, [pc, #116]	@ (8008154 <vTaskStartScheduler+0x8c>)
 80080de:	f7ff fe71 	bl	8007dc4 <xTaskCreate>
 80080e2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d11b      	bne.n	8008122 <vTaskStartScheduler+0x5a>
	__asm volatile
 80080ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ee:	f383 8811 	msr	BASEPRI, r3
 80080f2:	f3bf 8f6f 	isb	sy
 80080f6:	f3bf 8f4f 	dsb	sy
 80080fa:	60bb      	str	r3, [r7, #8]
}
 80080fc:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80080fe:	4b16      	ldr	r3, [pc, #88]	@ (8008158 <vTaskStartScheduler+0x90>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	334c      	adds	r3, #76	@ 0x4c
 8008104:	4a15      	ldr	r2, [pc, #84]	@ (800815c <vTaskStartScheduler+0x94>)
 8008106:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008108:	4b15      	ldr	r3, [pc, #84]	@ (8008160 <vTaskStartScheduler+0x98>)
 800810a:	f04f 32ff 	mov.w	r2, #4294967295
 800810e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008110:	4b14      	ldr	r3, [pc, #80]	@ (8008164 <vTaskStartScheduler+0x9c>)
 8008112:	2201      	movs	r2, #1
 8008114:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008116:	4b14      	ldr	r3, [pc, #80]	@ (8008168 <vTaskStartScheduler+0xa0>)
 8008118:	2200      	movs	r2, #0
 800811a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800811c:	f000 fba0 	bl	8008860 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008120:	e00f      	b.n	8008142 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008128:	d10b      	bne.n	8008142 <vTaskStartScheduler+0x7a>
	__asm volatile
 800812a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	607b      	str	r3, [r7, #4]
}
 800813c:	bf00      	nop
 800813e:	bf00      	nop
 8008140:	e7fd      	b.n	800813e <vTaskStartScheduler+0x76>
}
 8008142:	bf00      	nop
 8008144:	3710      	adds	r7, #16
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
 800814a:	bf00      	nop
 800814c:	20000694 	.word	0x20000694
 8008150:	0800c6bc 	.word	0x0800c6bc
 8008154:	08008501 	.word	0x08008501
 8008158:	20000570 	.word	0x20000570
 800815c:	20000030 	.word	0x20000030
 8008160:	20000690 	.word	0x20000690
 8008164:	2000067c 	.word	0x2000067c
 8008168:	20000674 	.word	0x20000674

0800816c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800816c:	b480      	push	{r7}
 800816e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008170:	4b04      	ldr	r3, [pc, #16]	@ (8008184 <vTaskSuspendAll+0x18>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	3301      	adds	r3, #1
 8008176:	4a03      	ldr	r2, [pc, #12]	@ (8008184 <vTaskSuspendAll+0x18>)
 8008178:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800817a:	bf00      	nop
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr
 8008184:	20000698 	.word	0x20000698

08008188 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800818e:	2300      	movs	r3, #0
 8008190:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008192:	2300      	movs	r3, #0
 8008194:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008196:	4b42      	ldr	r3, [pc, #264]	@ (80082a0 <xTaskResumeAll+0x118>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d10b      	bne.n	80081b6 <xTaskResumeAll+0x2e>
	__asm volatile
 800819e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081a2:	f383 8811 	msr	BASEPRI, r3
 80081a6:	f3bf 8f6f 	isb	sy
 80081aa:	f3bf 8f4f 	dsb	sy
 80081ae:	603b      	str	r3, [r7, #0]
}
 80081b0:	bf00      	nop
 80081b2:	bf00      	nop
 80081b4:	e7fd      	b.n	80081b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80081b6:	f000 fbf7 	bl	80089a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80081ba:	4b39      	ldr	r3, [pc, #228]	@ (80082a0 <xTaskResumeAll+0x118>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	3b01      	subs	r3, #1
 80081c0:	4a37      	ldr	r2, [pc, #220]	@ (80082a0 <xTaskResumeAll+0x118>)
 80081c2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081c4:	4b36      	ldr	r3, [pc, #216]	@ (80082a0 <xTaskResumeAll+0x118>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d161      	bne.n	8008290 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80081cc:	4b35      	ldr	r3, [pc, #212]	@ (80082a4 <xTaskResumeAll+0x11c>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d05d      	beq.n	8008290 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081d4:	e02e      	b.n	8008234 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081d6:	4b34      	ldr	r3, [pc, #208]	@ (80082a8 <xTaskResumeAll+0x120>)
 80081d8:	68db      	ldr	r3, [r3, #12]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	3318      	adds	r3, #24
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7ff fdc4 	bl	8007d70 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	3304      	adds	r3, #4
 80081ec:	4618      	mov	r0, r3
 80081ee:	f7ff fdbf 	bl	8007d70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f6:	2201      	movs	r2, #1
 80081f8:	409a      	lsls	r2, r3
 80081fa:	4b2c      	ldr	r3, [pc, #176]	@ (80082ac <xTaskResumeAll+0x124>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4313      	orrs	r3, r2
 8008200:	4a2a      	ldr	r2, [pc, #168]	@ (80082ac <xTaskResumeAll+0x124>)
 8008202:	6013      	str	r3, [r2, #0]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008208:	4613      	mov	r3, r2
 800820a:	009b      	lsls	r3, r3, #2
 800820c:	4413      	add	r3, r2
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	4a27      	ldr	r2, [pc, #156]	@ (80082b0 <xTaskResumeAll+0x128>)
 8008212:	441a      	add	r2, r3
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	3304      	adds	r3, #4
 8008218:	4619      	mov	r1, r3
 800821a:	4610      	mov	r0, r2
 800821c:	f7ff fd4b 	bl	8007cb6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008224:	4b23      	ldr	r3, [pc, #140]	@ (80082b4 <xTaskResumeAll+0x12c>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800822a:	429a      	cmp	r2, r3
 800822c:	d302      	bcc.n	8008234 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800822e:	4b22      	ldr	r3, [pc, #136]	@ (80082b8 <xTaskResumeAll+0x130>)
 8008230:	2201      	movs	r2, #1
 8008232:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008234:	4b1c      	ldr	r3, [pc, #112]	@ (80082a8 <xTaskResumeAll+0x120>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d1cc      	bne.n	80081d6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d001      	beq.n	8008246 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008242:	f000 f9f9 	bl	8008638 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008246:	4b1d      	ldr	r3, [pc, #116]	@ (80082bc <xTaskResumeAll+0x134>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d010      	beq.n	8008274 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008252:	f000 f837 	bl	80082c4 <xTaskIncrementTick>
 8008256:	4603      	mov	r3, r0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d002      	beq.n	8008262 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800825c:	4b16      	ldr	r3, [pc, #88]	@ (80082b8 <xTaskResumeAll+0x130>)
 800825e:	2201      	movs	r2, #1
 8008260:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	3b01      	subs	r3, #1
 8008266:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1f1      	bne.n	8008252 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800826e:	4b13      	ldr	r3, [pc, #76]	@ (80082bc <xTaskResumeAll+0x134>)
 8008270:	2200      	movs	r2, #0
 8008272:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008274:	4b10      	ldr	r3, [pc, #64]	@ (80082b8 <xTaskResumeAll+0x130>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d009      	beq.n	8008290 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800827c:	2301      	movs	r3, #1
 800827e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008280:	4b0f      	ldr	r3, [pc, #60]	@ (80082c0 <xTaskResumeAll+0x138>)
 8008282:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008286:	601a      	str	r2, [r3, #0]
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008290:	f000 fbbc 	bl	8008a0c <vPortExitCritical>

	return xAlreadyYielded;
 8008294:	68bb      	ldr	r3, [r7, #8]
}
 8008296:	4618      	mov	r0, r3
 8008298:	3710      	adds	r7, #16
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	20000698 	.word	0x20000698
 80082a4:	20000670 	.word	0x20000670
 80082a8:	20000630 	.word	0x20000630
 80082ac:	20000678 	.word	0x20000678
 80082b0:	20000574 	.word	0x20000574
 80082b4:	20000570 	.word	0x20000570
 80082b8:	20000684 	.word	0x20000684
 80082bc:	20000680 	.word	0x20000680
 80082c0:	e000ed04 	.word	0xe000ed04

080082c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b086      	sub	sp, #24
 80082c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80082ca:	2300      	movs	r3, #0
 80082cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082ce:	4b4f      	ldr	r3, [pc, #316]	@ (800840c <xTaskIncrementTick+0x148>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f040 808f 	bne.w	80083f6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80082d8:	4b4d      	ldr	r3, [pc, #308]	@ (8008410 <xTaskIncrementTick+0x14c>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	3301      	adds	r3, #1
 80082de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80082e0:	4a4b      	ldr	r2, [pc, #300]	@ (8008410 <xTaskIncrementTick+0x14c>)
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d121      	bne.n	8008330 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80082ec:	4b49      	ldr	r3, [pc, #292]	@ (8008414 <xTaskIncrementTick+0x150>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d00b      	beq.n	800830e <xTaskIncrementTick+0x4a>
	__asm volatile
 80082f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fa:	f383 8811 	msr	BASEPRI, r3
 80082fe:	f3bf 8f6f 	isb	sy
 8008302:	f3bf 8f4f 	dsb	sy
 8008306:	603b      	str	r3, [r7, #0]
}
 8008308:	bf00      	nop
 800830a:	bf00      	nop
 800830c:	e7fd      	b.n	800830a <xTaskIncrementTick+0x46>
 800830e:	4b41      	ldr	r3, [pc, #260]	@ (8008414 <xTaskIncrementTick+0x150>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	60fb      	str	r3, [r7, #12]
 8008314:	4b40      	ldr	r3, [pc, #256]	@ (8008418 <xTaskIncrementTick+0x154>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a3e      	ldr	r2, [pc, #248]	@ (8008414 <xTaskIncrementTick+0x150>)
 800831a:	6013      	str	r3, [r2, #0]
 800831c:	4a3e      	ldr	r2, [pc, #248]	@ (8008418 <xTaskIncrementTick+0x154>)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6013      	str	r3, [r2, #0]
 8008322:	4b3e      	ldr	r3, [pc, #248]	@ (800841c <xTaskIncrementTick+0x158>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	3301      	adds	r3, #1
 8008328:	4a3c      	ldr	r2, [pc, #240]	@ (800841c <xTaskIncrementTick+0x158>)
 800832a:	6013      	str	r3, [r2, #0]
 800832c:	f000 f984 	bl	8008638 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008330:	4b3b      	ldr	r3, [pc, #236]	@ (8008420 <xTaskIncrementTick+0x15c>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	693a      	ldr	r2, [r7, #16]
 8008336:	429a      	cmp	r2, r3
 8008338:	d348      	bcc.n	80083cc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800833a:	4b36      	ldr	r3, [pc, #216]	@ (8008414 <xTaskIncrementTick+0x150>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d104      	bne.n	800834e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008344:	4b36      	ldr	r3, [pc, #216]	@ (8008420 <xTaskIncrementTick+0x15c>)
 8008346:	f04f 32ff 	mov.w	r2, #4294967295
 800834a:	601a      	str	r2, [r3, #0]
					break;
 800834c:	e03e      	b.n	80083cc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800834e:	4b31      	ldr	r3, [pc, #196]	@ (8008414 <xTaskIncrementTick+0x150>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800835e:	693a      	ldr	r2, [r7, #16]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	429a      	cmp	r2, r3
 8008364:	d203      	bcs.n	800836e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008366:	4a2e      	ldr	r2, [pc, #184]	@ (8008420 <xTaskIncrementTick+0x15c>)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800836c:	e02e      	b.n	80083cc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	3304      	adds	r3, #4
 8008372:	4618      	mov	r0, r3
 8008374:	f7ff fcfc 	bl	8007d70 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800837c:	2b00      	cmp	r3, #0
 800837e:	d004      	beq.n	800838a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	3318      	adds	r3, #24
 8008384:	4618      	mov	r0, r3
 8008386:	f7ff fcf3 	bl	8007d70 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800838e:	2201      	movs	r2, #1
 8008390:	409a      	lsls	r2, r3
 8008392:	4b24      	ldr	r3, [pc, #144]	@ (8008424 <xTaskIncrementTick+0x160>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4313      	orrs	r3, r2
 8008398:	4a22      	ldr	r2, [pc, #136]	@ (8008424 <xTaskIncrementTick+0x160>)
 800839a:	6013      	str	r3, [r2, #0]
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083a0:	4613      	mov	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4413      	add	r3, r2
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	4a1f      	ldr	r2, [pc, #124]	@ (8008428 <xTaskIncrementTick+0x164>)
 80083aa:	441a      	add	r2, r3
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	3304      	adds	r3, #4
 80083b0:	4619      	mov	r1, r3
 80083b2:	4610      	mov	r0, r2
 80083b4:	f7ff fc7f 	bl	8007cb6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083bc:	4b1b      	ldr	r3, [pc, #108]	@ (800842c <xTaskIncrementTick+0x168>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d3b9      	bcc.n	800833a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80083c6:	2301      	movs	r3, #1
 80083c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083ca:	e7b6      	b.n	800833a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80083cc:	4b17      	ldr	r3, [pc, #92]	@ (800842c <xTaskIncrementTick+0x168>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083d2:	4915      	ldr	r1, [pc, #84]	@ (8008428 <xTaskIncrementTick+0x164>)
 80083d4:	4613      	mov	r3, r2
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	4413      	add	r3, r2
 80083da:	009b      	lsls	r3, r3, #2
 80083dc:	440b      	add	r3, r1
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d901      	bls.n	80083e8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80083e4:	2301      	movs	r3, #1
 80083e6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80083e8:	4b11      	ldr	r3, [pc, #68]	@ (8008430 <xTaskIncrementTick+0x16c>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d007      	beq.n	8008400 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80083f0:	2301      	movs	r3, #1
 80083f2:	617b      	str	r3, [r7, #20]
 80083f4:	e004      	b.n	8008400 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80083f6:	4b0f      	ldr	r3, [pc, #60]	@ (8008434 <xTaskIncrementTick+0x170>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	3301      	adds	r3, #1
 80083fc:	4a0d      	ldr	r2, [pc, #52]	@ (8008434 <xTaskIncrementTick+0x170>)
 80083fe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008400:	697b      	ldr	r3, [r7, #20]
}
 8008402:	4618      	mov	r0, r3
 8008404:	3718      	adds	r7, #24
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}
 800840a:	bf00      	nop
 800840c:	20000698 	.word	0x20000698
 8008410:	20000674 	.word	0x20000674
 8008414:	20000628 	.word	0x20000628
 8008418:	2000062c 	.word	0x2000062c
 800841c:	20000688 	.word	0x20000688
 8008420:	20000690 	.word	0x20000690
 8008424:	20000678 	.word	0x20000678
 8008428:	20000574 	.word	0x20000574
 800842c:	20000570 	.word	0x20000570
 8008430:	20000684 	.word	0x20000684
 8008434:	20000680 	.word	0x20000680

08008438 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008438:	b480      	push	{r7}
 800843a:	b087      	sub	sp, #28
 800843c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800843e:	4b2a      	ldr	r3, [pc, #168]	@ (80084e8 <vTaskSwitchContext+0xb0>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d003      	beq.n	800844e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008446:	4b29      	ldr	r3, [pc, #164]	@ (80084ec <vTaskSwitchContext+0xb4>)
 8008448:	2201      	movs	r2, #1
 800844a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800844c:	e045      	b.n	80084da <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800844e:	4b27      	ldr	r3, [pc, #156]	@ (80084ec <vTaskSwitchContext+0xb4>)
 8008450:	2200      	movs	r2, #0
 8008452:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008454:	4b26      	ldr	r3, [pc, #152]	@ (80084f0 <vTaskSwitchContext+0xb8>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	fab3 f383 	clz	r3, r3
 8008460:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008462:	7afb      	ldrb	r3, [r7, #11]
 8008464:	f1c3 031f 	rsb	r3, r3, #31
 8008468:	617b      	str	r3, [r7, #20]
 800846a:	4922      	ldr	r1, [pc, #136]	@ (80084f4 <vTaskSwitchContext+0xbc>)
 800846c:	697a      	ldr	r2, [r7, #20]
 800846e:	4613      	mov	r3, r2
 8008470:	009b      	lsls	r3, r3, #2
 8008472:	4413      	add	r3, r2
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	440b      	add	r3, r1
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d10b      	bne.n	8008496 <vTaskSwitchContext+0x5e>
	__asm volatile
 800847e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008482:	f383 8811 	msr	BASEPRI, r3
 8008486:	f3bf 8f6f 	isb	sy
 800848a:	f3bf 8f4f 	dsb	sy
 800848e:	607b      	str	r3, [r7, #4]
}
 8008490:	bf00      	nop
 8008492:	bf00      	nop
 8008494:	e7fd      	b.n	8008492 <vTaskSwitchContext+0x5a>
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	4613      	mov	r3, r2
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	4413      	add	r3, r2
 800849e:	009b      	lsls	r3, r3, #2
 80084a0:	4a14      	ldr	r2, [pc, #80]	@ (80084f4 <vTaskSwitchContext+0xbc>)
 80084a2:	4413      	add	r3, r2
 80084a4:	613b      	str	r3, [r7, #16]
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	685a      	ldr	r2, [r3, #4]
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	605a      	str	r2, [r3, #4]
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	685a      	ldr	r2, [r3, #4]
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	3308      	adds	r3, #8
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d104      	bne.n	80084c6 <vTaskSwitchContext+0x8e>
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	685a      	ldr	r2, [r3, #4]
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	605a      	str	r2, [r3, #4]
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	68db      	ldr	r3, [r3, #12]
 80084cc:	4a0a      	ldr	r2, [pc, #40]	@ (80084f8 <vTaskSwitchContext+0xc0>)
 80084ce:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80084d0:	4b09      	ldr	r3, [pc, #36]	@ (80084f8 <vTaskSwitchContext+0xc0>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	334c      	adds	r3, #76	@ 0x4c
 80084d6:	4a09      	ldr	r2, [pc, #36]	@ (80084fc <vTaskSwitchContext+0xc4>)
 80084d8:	6013      	str	r3, [r2, #0]
}
 80084da:	bf00      	nop
 80084dc:	371c      	adds	r7, #28
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop
 80084e8:	20000698 	.word	0x20000698
 80084ec:	20000684 	.word	0x20000684
 80084f0:	20000678 	.word	0x20000678
 80084f4:	20000574 	.word	0x20000574
 80084f8:	20000570 	.word	0x20000570
 80084fc:	20000030 	.word	0x20000030

08008500 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b082      	sub	sp, #8
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008508:	f000 f852 	bl	80085b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800850c:	4b06      	ldr	r3, [pc, #24]	@ (8008528 <prvIdleTask+0x28>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	2b01      	cmp	r3, #1
 8008512:	d9f9      	bls.n	8008508 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008514:	4b05      	ldr	r3, [pc, #20]	@ (800852c <prvIdleTask+0x2c>)
 8008516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800851a:	601a      	str	r2, [r3, #0]
 800851c:	f3bf 8f4f 	dsb	sy
 8008520:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008524:	e7f0      	b.n	8008508 <prvIdleTask+0x8>
 8008526:	bf00      	nop
 8008528:	20000574 	.word	0x20000574
 800852c:	e000ed04 	.word	0xe000ed04

08008530 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008536:	2300      	movs	r3, #0
 8008538:	607b      	str	r3, [r7, #4]
 800853a:	e00c      	b.n	8008556 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	4613      	mov	r3, r2
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	4413      	add	r3, r2
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	4a12      	ldr	r2, [pc, #72]	@ (8008590 <prvInitialiseTaskLists+0x60>)
 8008548:	4413      	add	r3, r2
 800854a:	4618      	mov	r0, r3
 800854c:	f7ff fb86 	bl	8007c5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	3301      	adds	r3, #1
 8008554:	607b      	str	r3, [r7, #4]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2b06      	cmp	r3, #6
 800855a:	d9ef      	bls.n	800853c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800855c:	480d      	ldr	r0, [pc, #52]	@ (8008594 <prvInitialiseTaskLists+0x64>)
 800855e:	f7ff fb7d 	bl	8007c5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008562:	480d      	ldr	r0, [pc, #52]	@ (8008598 <prvInitialiseTaskLists+0x68>)
 8008564:	f7ff fb7a 	bl	8007c5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008568:	480c      	ldr	r0, [pc, #48]	@ (800859c <prvInitialiseTaskLists+0x6c>)
 800856a:	f7ff fb77 	bl	8007c5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800856e:	480c      	ldr	r0, [pc, #48]	@ (80085a0 <prvInitialiseTaskLists+0x70>)
 8008570:	f7ff fb74 	bl	8007c5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008574:	480b      	ldr	r0, [pc, #44]	@ (80085a4 <prvInitialiseTaskLists+0x74>)
 8008576:	f7ff fb71 	bl	8007c5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800857a:	4b0b      	ldr	r3, [pc, #44]	@ (80085a8 <prvInitialiseTaskLists+0x78>)
 800857c:	4a05      	ldr	r2, [pc, #20]	@ (8008594 <prvInitialiseTaskLists+0x64>)
 800857e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008580:	4b0a      	ldr	r3, [pc, #40]	@ (80085ac <prvInitialiseTaskLists+0x7c>)
 8008582:	4a05      	ldr	r2, [pc, #20]	@ (8008598 <prvInitialiseTaskLists+0x68>)
 8008584:	601a      	str	r2, [r3, #0]
}
 8008586:	bf00      	nop
 8008588:	3708      	adds	r7, #8
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	20000574 	.word	0x20000574
 8008594:	20000600 	.word	0x20000600
 8008598:	20000614 	.word	0x20000614
 800859c:	20000630 	.word	0x20000630
 80085a0:	20000644 	.word	0x20000644
 80085a4:	2000065c 	.word	0x2000065c
 80085a8:	20000628 	.word	0x20000628
 80085ac:	2000062c 	.word	0x2000062c

080085b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80085b6:	e019      	b.n	80085ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80085b8:	f000 f9f6 	bl	80089a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085bc:	4b10      	ldr	r3, [pc, #64]	@ (8008600 <prvCheckTasksWaitingTermination+0x50>)
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	68db      	ldr	r3, [r3, #12]
 80085c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	3304      	adds	r3, #4
 80085c8:	4618      	mov	r0, r3
 80085ca:	f7ff fbd1 	bl	8007d70 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80085ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008604 <prvCheckTasksWaitingTermination+0x54>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	3b01      	subs	r3, #1
 80085d4:	4a0b      	ldr	r2, [pc, #44]	@ (8008604 <prvCheckTasksWaitingTermination+0x54>)
 80085d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80085d8:	4b0b      	ldr	r3, [pc, #44]	@ (8008608 <prvCheckTasksWaitingTermination+0x58>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	3b01      	subs	r3, #1
 80085de:	4a0a      	ldr	r2, [pc, #40]	@ (8008608 <prvCheckTasksWaitingTermination+0x58>)
 80085e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80085e2:	f000 fa13 	bl	8008a0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 f810 	bl	800860c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80085ec:	4b06      	ldr	r3, [pc, #24]	@ (8008608 <prvCheckTasksWaitingTermination+0x58>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d1e1      	bne.n	80085b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80085f4:	bf00      	nop
 80085f6:	bf00      	nop
 80085f8:	3708      	adds	r7, #8
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	bf00      	nop
 8008600:	20000644 	.word	0x20000644
 8008604:	20000670 	.word	0x20000670
 8008608:	20000658 	.word	0x20000658

0800860c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	334c      	adds	r3, #76	@ 0x4c
 8008618:	4618      	mov	r0, r3
 800861a:	f001 fb0f 	bl	8009c3c <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008622:	4618      	mov	r0, r3
 8008624:	f000 fb6e 	bl	8008d04 <vPortFree>
			vPortFree( pxTCB );
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 fb6b 	bl	8008d04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800862e:	bf00      	nop
 8008630:	3708      	adds	r7, #8
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
	...

08008638 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008638:	b480      	push	{r7}
 800863a:	b083      	sub	sp, #12
 800863c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800863e:	4b0c      	ldr	r3, [pc, #48]	@ (8008670 <prvResetNextTaskUnblockTime+0x38>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d104      	bne.n	8008652 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008648:	4b0a      	ldr	r3, [pc, #40]	@ (8008674 <prvResetNextTaskUnblockTime+0x3c>)
 800864a:	f04f 32ff 	mov.w	r2, #4294967295
 800864e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008650:	e008      	b.n	8008664 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008652:	4b07      	ldr	r3, [pc, #28]	@ (8008670 <prvResetNextTaskUnblockTime+0x38>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68db      	ldr	r3, [r3, #12]
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	4a04      	ldr	r2, [pc, #16]	@ (8008674 <prvResetNextTaskUnblockTime+0x3c>)
 8008662:	6013      	str	r3, [r2, #0]
}
 8008664:	bf00      	nop
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr
 8008670:	20000628 	.word	0x20000628
 8008674:	20000690 	.word	0x20000690

08008678 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008682:	4b29      	ldr	r3, [pc, #164]	@ (8008728 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008688:	4b28      	ldr	r3, [pc, #160]	@ (800872c <prvAddCurrentTaskToDelayedList+0xb4>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	3304      	adds	r3, #4
 800868e:	4618      	mov	r0, r3
 8008690:	f7ff fb6e 	bl	8007d70 <uxListRemove>
 8008694:	4603      	mov	r3, r0
 8008696:	2b00      	cmp	r3, #0
 8008698:	d10b      	bne.n	80086b2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800869a:	4b24      	ldr	r3, [pc, #144]	@ (800872c <prvAddCurrentTaskToDelayedList+0xb4>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086a0:	2201      	movs	r2, #1
 80086a2:	fa02 f303 	lsl.w	r3, r2, r3
 80086a6:	43da      	mvns	r2, r3
 80086a8:	4b21      	ldr	r3, [pc, #132]	@ (8008730 <prvAddCurrentTaskToDelayedList+0xb8>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4013      	ands	r3, r2
 80086ae:	4a20      	ldr	r2, [pc, #128]	@ (8008730 <prvAddCurrentTaskToDelayedList+0xb8>)
 80086b0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b8:	d10a      	bne.n	80086d0 <prvAddCurrentTaskToDelayedList+0x58>
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d007      	beq.n	80086d0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086c0:	4b1a      	ldr	r3, [pc, #104]	@ (800872c <prvAddCurrentTaskToDelayedList+0xb4>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	3304      	adds	r3, #4
 80086c6:	4619      	mov	r1, r3
 80086c8:	481a      	ldr	r0, [pc, #104]	@ (8008734 <prvAddCurrentTaskToDelayedList+0xbc>)
 80086ca:	f7ff faf4 	bl	8007cb6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80086ce:	e026      	b.n	800871e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80086d0:	68fa      	ldr	r2, [r7, #12]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	4413      	add	r3, r2
 80086d6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80086d8:	4b14      	ldr	r3, [pc, #80]	@ (800872c <prvAddCurrentTaskToDelayedList+0xb4>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	68ba      	ldr	r2, [r7, #8]
 80086de:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80086e0:	68ba      	ldr	r2, [r7, #8]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d209      	bcs.n	80086fc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086e8:	4b13      	ldr	r3, [pc, #76]	@ (8008738 <prvAddCurrentTaskToDelayedList+0xc0>)
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	4b0f      	ldr	r3, [pc, #60]	@ (800872c <prvAddCurrentTaskToDelayedList+0xb4>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	3304      	adds	r3, #4
 80086f2:	4619      	mov	r1, r3
 80086f4:	4610      	mov	r0, r2
 80086f6:	f7ff fb02 	bl	8007cfe <vListInsert>
}
 80086fa:	e010      	b.n	800871e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086fc:	4b0f      	ldr	r3, [pc, #60]	@ (800873c <prvAddCurrentTaskToDelayedList+0xc4>)
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	4b0a      	ldr	r3, [pc, #40]	@ (800872c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	3304      	adds	r3, #4
 8008706:	4619      	mov	r1, r3
 8008708:	4610      	mov	r0, r2
 800870a:	f7ff faf8 	bl	8007cfe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800870e:	4b0c      	ldr	r3, [pc, #48]	@ (8008740 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68ba      	ldr	r2, [r7, #8]
 8008714:	429a      	cmp	r2, r3
 8008716:	d202      	bcs.n	800871e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008718:	4a09      	ldr	r2, [pc, #36]	@ (8008740 <prvAddCurrentTaskToDelayedList+0xc8>)
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	6013      	str	r3, [r2, #0]
}
 800871e:	bf00      	nop
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	20000674 	.word	0x20000674
 800872c:	20000570 	.word	0x20000570
 8008730:	20000678 	.word	0x20000678
 8008734:	2000065c 	.word	0x2000065c
 8008738:	2000062c 	.word	0x2000062c
 800873c:	20000628 	.word	0x20000628
 8008740:	20000690 	.word	0x20000690

08008744 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	3b04      	subs	r3, #4
 8008754:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800875c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	3b04      	subs	r3, #4
 8008762:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	f023 0201 	bic.w	r2, r3, #1
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	3b04      	subs	r3, #4
 8008772:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008774:	4a0c      	ldr	r2, [pc, #48]	@ (80087a8 <pxPortInitialiseStack+0x64>)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	3b14      	subs	r3, #20
 800877e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	3b04      	subs	r3, #4
 800878a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f06f 0202 	mvn.w	r2, #2
 8008792:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	3b20      	subs	r3, #32
 8008798:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800879a:	68fb      	ldr	r3, [r7, #12]
}
 800879c:	4618      	mov	r0, r3
 800879e:	3714      	adds	r7, #20
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr
 80087a8:	080087ad 	.word	0x080087ad

080087ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80087ac:	b480      	push	{r7}
 80087ae:	b085      	sub	sp, #20
 80087b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80087b2:	2300      	movs	r3, #0
 80087b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80087b6:	4b13      	ldr	r3, [pc, #76]	@ (8008804 <prvTaskExitError+0x58>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087be:	d00b      	beq.n	80087d8 <prvTaskExitError+0x2c>
	__asm volatile
 80087c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c4:	f383 8811 	msr	BASEPRI, r3
 80087c8:	f3bf 8f6f 	isb	sy
 80087cc:	f3bf 8f4f 	dsb	sy
 80087d0:	60fb      	str	r3, [r7, #12]
}
 80087d2:	bf00      	nop
 80087d4:	bf00      	nop
 80087d6:	e7fd      	b.n	80087d4 <prvTaskExitError+0x28>
	__asm volatile
 80087d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087dc:	f383 8811 	msr	BASEPRI, r3
 80087e0:	f3bf 8f6f 	isb	sy
 80087e4:	f3bf 8f4f 	dsb	sy
 80087e8:	60bb      	str	r3, [r7, #8]
}
 80087ea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80087ec:	bf00      	nop
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d0fc      	beq.n	80087ee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80087f4:	bf00      	nop
 80087f6:	bf00      	nop
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	20000020 	.word	0x20000020
	...

08008810 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008810:	4b07      	ldr	r3, [pc, #28]	@ (8008830 <pxCurrentTCBConst2>)
 8008812:	6819      	ldr	r1, [r3, #0]
 8008814:	6808      	ldr	r0, [r1, #0]
 8008816:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800881a:	f380 8809 	msr	PSP, r0
 800881e:	f3bf 8f6f 	isb	sy
 8008822:	f04f 0000 	mov.w	r0, #0
 8008826:	f380 8811 	msr	BASEPRI, r0
 800882a:	4770      	bx	lr
 800882c:	f3af 8000 	nop.w

08008830 <pxCurrentTCBConst2>:
 8008830:	20000570 	.word	0x20000570
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008834:	bf00      	nop
 8008836:	bf00      	nop

08008838 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008838:	4808      	ldr	r0, [pc, #32]	@ (800885c <prvPortStartFirstTask+0x24>)
 800883a:	6800      	ldr	r0, [r0, #0]
 800883c:	6800      	ldr	r0, [r0, #0]
 800883e:	f380 8808 	msr	MSP, r0
 8008842:	f04f 0000 	mov.w	r0, #0
 8008846:	f380 8814 	msr	CONTROL, r0
 800884a:	b662      	cpsie	i
 800884c:	b661      	cpsie	f
 800884e:	f3bf 8f4f 	dsb	sy
 8008852:	f3bf 8f6f 	isb	sy
 8008856:	df00      	svc	0
 8008858:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800885a:	bf00      	nop
 800885c:	e000ed08 	.word	0xe000ed08

08008860 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b086      	sub	sp, #24
 8008864:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008866:	4b47      	ldr	r3, [pc, #284]	@ (8008984 <xPortStartScheduler+0x124>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a47      	ldr	r2, [pc, #284]	@ (8008988 <xPortStartScheduler+0x128>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d10b      	bne.n	8008888 <xPortStartScheduler+0x28>
	__asm volatile
 8008870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008874:	f383 8811 	msr	BASEPRI, r3
 8008878:	f3bf 8f6f 	isb	sy
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	60fb      	str	r3, [r7, #12]
}
 8008882:	bf00      	nop
 8008884:	bf00      	nop
 8008886:	e7fd      	b.n	8008884 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008888:	4b3e      	ldr	r3, [pc, #248]	@ (8008984 <xPortStartScheduler+0x124>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a3f      	ldr	r2, [pc, #252]	@ (800898c <xPortStartScheduler+0x12c>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d10b      	bne.n	80088aa <xPortStartScheduler+0x4a>
	__asm volatile
 8008892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008896:	f383 8811 	msr	BASEPRI, r3
 800889a:	f3bf 8f6f 	isb	sy
 800889e:	f3bf 8f4f 	dsb	sy
 80088a2:	613b      	str	r3, [r7, #16]
}
 80088a4:	bf00      	nop
 80088a6:	bf00      	nop
 80088a8:	e7fd      	b.n	80088a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80088aa:	4b39      	ldr	r3, [pc, #228]	@ (8008990 <xPortStartScheduler+0x130>)
 80088ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	22ff      	movs	r2, #255	@ 0xff
 80088ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80088c4:	78fb      	ldrb	r3, [r7, #3]
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80088cc:	b2da      	uxtb	r2, r3
 80088ce:	4b31      	ldr	r3, [pc, #196]	@ (8008994 <xPortStartScheduler+0x134>)
 80088d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80088d2:	4b31      	ldr	r3, [pc, #196]	@ (8008998 <xPortStartScheduler+0x138>)
 80088d4:	2207      	movs	r2, #7
 80088d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088d8:	e009      	b.n	80088ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80088da:	4b2f      	ldr	r3, [pc, #188]	@ (8008998 <xPortStartScheduler+0x138>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	3b01      	subs	r3, #1
 80088e0:	4a2d      	ldr	r2, [pc, #180]	@ (8008998 <xPortStartScheduler+0x138>)
 80088e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80088e4:	78fb      	ldrb	r3, [r7, #3]
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	005b      	lsls	r3, r3, #1
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088ee:	78fb      	ldrb	r3, [r7, #3]
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088f6:	2b80      	cmp	r3, #128	@ 0x80
 80088f8:	d0ef      	beq.n	80088da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80088fa:	4b27      	ldr	r3, [pc, #156]	@ (8008998 <xPortStartScheduler+0x138>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f1c3 0307 	rsb	r3, r3, #7
 8008902:	2b04      	cmp	r3, #4
 8008904:	d00b      	beq.n	800891e <xPortStartScheduler+0xbe>
	__asm volatile
 8008906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800890a:	f383 8811 	msr	BASEPRI, r3
 800890e:	f3bf 8f6f 	isb	sy
 8008912:	f3bf 8f4f 	dsb	sy
 8008916:	60bb      	str	r3, [r7, #8]
}
 8008918:	bf00      	nop
 800891a:	bf00      	nop
 800891c:	e7fd      	b.n	800891a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800891e:	4b1e      	ldr	r3, [pc, #120]	@ (8008998 <xPortStartScheduler+0x138>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	021b      	lsls	r3, r3, #8
 8008924:	4a1c      	ldr	r2, [pc, #112]	@ (8008998 <xPortStartScheduler+0x138>)
 8008926:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008928:	4b1b      	ldr	r3, [pc, #108]	@ (8008998 <xPortStartScheduler+0x138>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008930:	4a19      	ldr	r2, [pc, #100]	@ (8008998 <xPortStartScheduler+0x138>)
 8008932:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	b2da      	uxtb	r2, r3
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800893c:	4b17      	ldr	r3, [pc, #92]	@ (800899c <xPortStartScheduler+0x13c>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a16      	ldr	r2, [pc, #88]	@ (800899c <xPortStartScheduler+0x13c>)
 8008942:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008946:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008948:	4b14      	ldr	r3, [pc, #80]	@ (800899c <xPortStartScheduler+0x13c>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a13      	ldr	r2, [pc, #76]	@ (800899c <xPortStartScheduler+0x13c>)
 800894e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008952:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008954:	f000 f8da 	bl	8008b0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008958:	4b11      	ldr	r3, [pc, #68]	@ (80089a0 <xPortStartScheduler+0x140>)
 800895a:	2200      	movs	r2, #0
 800895c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800895e:	f000 f8f9 	bl	8008b54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008962:	4b10      	ldr	r3, [pc, #64]	@ (80089a4 <xPortStartScheduler+0x144>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a0f      	ldr	r2, [pc, #60]	@ (80089a4 <xPortStartScheduler+0x144>)
 8008968:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800896c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800896e:	f7ff ff63 	bl	8008838 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008972:	f7ff fd61 	bl	8008438 <vTaskSwitchContext>
	prvTaskExitError();
 8008976:	f7ff ff19 	bl	80087ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800897a:	2300      	movs	r3, #0
}
 800897c:	4618      	mov	r0, r3
 800897e:	3718      	adds	r7, #24
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}
 8008984:	e000ed00 	.word	0xe000ed00
 8008988:	410fc271 	.word	0x410fc271
 800898c:	410fc270 	.word	0x410fc270
 8008990:	e000e400 	.word	0xe000e400
 8008994:	2000069c 	.word	0x2000069c
 8008998:	200006a0 	.word	0x200006a0
 800899c:	e000ed20 	.word	0xe000ed20
 80089a0:	20000020 	.word	0x20000020
 80089a4:	e000ef34 	.word	0xe000ef34

080089a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
	__asm volatile
 80089ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b2:	f383 8811 	msr	BASEPRI, r3
 80089b6:	f3bf 8f6f 	isb	sy
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	607b      	str	r3, [r7, #4]
}
 80089c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80089c2:	4b10      	ldr	r3, [pc, #64]	@ (8008a04 <vPortEnterCritical+0x5c>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	3301      	adds	r3, #1
 80089c8:	4a0e      	ldr	r2, [pc, #56]	@ (8008a04 <vPortEnterCritical+0x5c>)
 80089ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80089cc:	4b0d      	ldr	r3, [pc, #52]	@ (8008a04 <vPortEnterCritical+0x5c>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d110      	bne.n	80089f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80089d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008a08 <vPortEnterCritical+0x60>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00b      	beq.n	80089f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80089de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e2:	f383 8811 	msr	BASEPRI, r3
 80089e6:	f3bf 8f6f 	isb	sy
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	603b      	str	r3, [r7, #0]
}
 80089f0:	bf00      	nop
 80089f2:	bf00      	nop
 80089f4:	e7fd      	b.n	80089f2 <vPortEnterCritical+0x4a>
	}
}
 80089f6:	bf00      	nop
 80089f8:	370c      	adds	r7, #12
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr
 8008a02:	bf00      	nop
 8008a04:	20000020 	.word	0x20000020
 8008a08:	e000ed04 	.word	0xe000ed04

08008a0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008a12:	4b12      	ldr	r3, [pc, #72]	@ (8008a5c <vPortExitCritical+0x50>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d10b      	bne.n	8008a32 <vPortExitCritical+0x26>
	__asm volatile
 8008a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1e:	f383 8811 	msr	BASEPRI, r3
 8008a22:	f3bf 8f6f 	isb	sy
 8008a26:	f3bf 8f4f 	dsb	sy
 8008a2a:	607b      	str	r3, [r7, #4]
}
 8008a2c:	bf00      	nop
 8008a2e:	bf00      	nop
 8008a30:	e7fd      	b.n	8008a2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008a32:	4b0a      	ldr	r3, [pc, #40]	@ (8008a5c <vPortExitCritical+0x50>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	3b01      	subs	r3, #1
 8008a38:	4a08      	ldr	r2, [pc, #32]	@ (8008a5c <vPortExitCritical+0x50>)
 8008a3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008a3c:	4b07      	ldr	r3, [pc, #28]	@ (8008a5c <vPortExitCritical+0x50>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d105      	bne.n	8008a50 <vPortExitCritical+0x44>
 8008a44:	2300      	movs	r3, #0
 8008a46:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008a4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008a50:	bf00      	nop
 8008a52:	370c      	adds	r7, #12
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr
 8008a5c:	20000020 	.word	0x20000020

08008a60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008a60:	f3ef 8009 	mrs	r0, PSP
 8008a64:	f3bf 8f6f 	isb	sy
 8008a68:	4b15      	ldr	r3, [pc, #84]	@ (8008ac0 <pxCurrentTCBConst>)
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	f01e 0f10 	tst.w	lr, #16
 8008a70:	bf08      	it	eq
 8008a72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008a76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7a:	6010      	str	r0, [r2, #0]
 8008a7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008a80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008a84:	f380 8811 	msr	BASEPRI, r0
 8008a88:	f3bf 8f4f 	dsb	sy
 8008a8c:	f3bf 8f6f 	isb	sy
 8008a90:	f7ff fcd2 	bl	8008438 <vTaskSwitchContext>
 8008a94:	f04f 0000 	mov.w	r0, #0
 8008a98:	f380 8811 	msr	BASEPRI, r0
 8008a9c:	bc09      	pop	{r0, r3}
 8008a9e:	6819      	ldr	r1, [r3, #0]
 8008aa0:	6808      	ldr	r0, [r1, #0]
 8008aa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa6:	f01e 0f10 	tst.w	lr, #16
 8008aaa:	bf08      	it	eq
 8008aac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008ab0:	f380 8809 	msr	PSP, r0
 8008ab4:	f3bf 8f6f 	isb	sy
 8008ab8:	4770      	bx	lr
 8008aba:	bf00      	nop
 8008abc:	f3af 8000 	nop.w

08008ac0 <pxCurrentTCBConst>:
 8008ac0:	20000570 	.word	0x20000570
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ac4:	bf00      	nop
 8008ac6:	bf00      	nop

08008ac8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
	__asm volatile
 8008ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad2:	f383 8811 	msr	BASEPRI, r3
 8008ad6:	f3bf 8f6f 	isb	sy
 8008ada:	f3bf 8f4f 	dsb	sy
 8008ade:	607b      	str	r3, [r7, #4]
}
 8008ae0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ae2:	f7ff fbef 	bl	80082c4 <xTaskIncrementTick>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d003      	beq.n	8008af4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008aec:	4b06      	ldr	r3, [pc, #24]	@ (8008b08 <SysTick_Handler+0x40>)
 8008aee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008af2:	601a      	str	r2, [r3, #0]
 8008af4:	2300      	movs	r3, #0
 8008af6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	f383 8811 	msr	BASEPRI, r3
}
 8008afe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008b00:	bf00      	nop
 8008b02:	3708      	adds	r7, #8
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}
 8008b08:	e000ed04 	.word	0xe000ed04

08008b0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b10:	4b0b      	ldr	r3, [pc, #44]	@ (8008b40 <vPortSetupTimerInterrupt+0x34>)
 8008b12:	2200      	movs	r2, #0
 8008b14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b16:	4b0b      	ldr	r3, [pc, #44]	@ (8008b44 <vPortSetupTimerInterrupt+0x38>)
 8008b18:	2200      	movs	r2, #0
 8008b1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b48 <vPortSetupTimerInterrupt+0x3c>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	4a0a      	ldr	r2, [pc, #40]	@ (8008b4c <vPortSetupTimerInterrupt+0x40>)
 8008b22:	fba2 2303 	umull	r2, r3, r2, r3
 8008b26:	099b      	lsrs	r3, r3, #6
 8008b28:	4a09      	ldr	r2, [pc, #36]	@ (8008b50 <vPortSetupTimerInterrupt+0x44>)
 8008b2a:	3b01      	subs	r3, #1
 8008b2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008b2e:	4b04      	ldr	r3, [pc, #16]	@ (8008b40 <vPortSetupTimerInterrupt+0x34>)
 8008b30:	2207      	movs	r2, #7
 8008b32:	601a      	str	r2, [r3, #0]
}
 8008b34:	bf00      	nop
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop
 8008b40:	e000e010 	.word	0xe000e010
 8008b44:	e000e018 	.word	0xe000e018
 8008b48:	20000014 	.word	0x20000014
 8008b4c:	10624dd3 	.word	0x10624dd3
 8008b50:	e000e014 	.word	0xe000e014

08008b54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008b54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008b64 <vPortEnableVFP+0x10>
 8008b58:	6801      	ldr	r1, [r0, #0]
 8008b5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008b5e:	6001      	str	r1, [r0, #0]
 8008b60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008b62:	bf00      	nop
 8008b64:	e000ed88 	.word	0xe000ed88

08008b68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b08a      	sub	sp, #40	@ 0x28
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b70:	2300      	movs	r3, #0
 8008b72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b74:	f7ff fafa 	bl	800816c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b78:	4b5c      	ldr	r3, [pc, #368]	@ (8008cec <pvPortMalloc+0x184>)
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d101      	bne.n	8008b84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b80:	f000 f924 	bl	8008dcc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b84:	4b5a      	ldr	r3, [pc, #360]	@ (8008cf0 <pvPortMalloc+0x188>)
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	f040 8095 	bne.w	8008cbc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d01e      	beq.n	8008bd6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008b98:	2208      	movs	r2, #8
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f003 0307 	and.w	r3, r3, #7
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d015      	beq.n	8008bd6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f023 0307 	bic.w	r3, r3, #7
 8008bb0:	3308      	adds	r3, #8
 8008bb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f003 0307 	and.w	r3, r3, #7
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d00b      	beq.n	8008bd6 <pvPortMalloc+0x6e>
	__asm volatile
 8008bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc2:	f383 8811 	msr	BASEPRI, r3
 8008bc6:	f3bf 8f6f 	isb	sy
 8008bca:	f3bf 8f4f 	dsb	sy
 8008bce:	617b      	str	r3, [r7, #20]
}
 8008bd0:	bf00      	nop
 8008bd2:	bf00      	nop
 8008bd4:	e7fd      	b.n	8008bd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d06f      	beq.n	8008cbc <pvPortMalloc+0x154>
 8008bdc:	4b45      	ldr	r3, [pc, #276]	@ (8008cf4 <pvPortMalloc+0x18c>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d86a      	bhi.n	8008cbc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008be6:	4b44      	ldr	r3, [pc, #272]	@ (8008cf8 <pvPortMalloc+0x190>)
 8008be8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008bea:	4b43      	ldr	r3, [pc, #268]	@ (8008cf8 <pvPortMalloc+0x190>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bf0:	e004      	b.n	8008bfc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	687a      	ldr	r2, [r7, #4]
 8008c02:	429a      	cmp	r2, r3
 8008c04:	d903      	bls.n	8008c0e <pvPortMalloc+0xa6>
 8008c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d1f1      	bne.n	8008bf2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008c0e:	4b37      	ldr	r3, [pc, #220]	@ (8008cec <pvPortMalloc+0x184>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d051      	beq.n	8008cbc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c18:	6a3b      	ldr	r3, [r7, #32]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2208      	movs	r2, #8
 8008c1e:	4413      	add	r3, r2
 8008c20:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c24:	681a      	ldr	r2, [r3, #0]
 8008c26:	6a3b      	ldr	r3, [r7, #32]
 8008c28:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c2c:	685a      	ldr	r2, [r3, #4]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	1ad2      	subs	r2, r2, r3
 8008c32:	2308      	movs	r3, #8
 8008c34:	005b      	lsls	r3, r3, #1
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d920      	bls.n	8008c7c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	4413      	add	r3, r2
 8008c40:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	f003 0307 	and.w	r3, r3, #7
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d00b      	beq.n	8008c64 <pvPortMalloc+0xfc>
	__asm volatile
 8008c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c50:	f383 8811 	msr	BASEPRI, r3
 8008c54:	f3bf 8f6f 	isb	sy
 8008c58:	f3bf 8f4f 	dsb	sy
 8008c5c:	613b      	str	r3, [r7, #16]
}
 8008c5e:	bf00      	nop
 8008c60:	bf00      	nop
 8008c62:	e7fd      	b.n	8008c60 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c66:	685a      	ldr	r2, [r3, #4]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	1ad2      	subs	r2, r2, r3
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c72:	687a      	ldr	r2, [r7, #4]
 8008c74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c76:	69b8      	ldr	r0, [r7, #24]
 8008c78:	f000 f90a 	bl	8008e90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8008cf4 <pvPortMalloc+0x18c>)
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	1ad3      	subs	r3, r2, r3
 8008c86:	4a1b      	ldr	r2, [pc, #108]	@ (8008cf4 <pvPortMalloc+0x18c>)
 8008c88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8008cf4 <pvPortMalloc+0x18c>)
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8008cfc <pvPortMalloc+0x194>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d203      	bcs.n	8008c9e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c96:	4b17      	ldr	r3, [pc, #92]	@ (8008cf4 <pvPortMalloc+0x18c>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a18      	ldr	r2, [pc, #96]	@ (8008cfc <pvPortMalloc+0x194>)
 8008c9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca0:	685a      	ldr	r2, [r3, #4]
 8008ca2:	4b13      	ldr	r3, [pc, #76]	@ (8008cf0 <pvPortMalloc+0x188>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	431a      	orrs	r2, r3
 8008ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008caa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cae:	2200      	movs	r2, #0
 8008cb0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008cb2:	4b13      	ldr	r3, [pc, #76]	@ (8008d00 <pvPortMalloc+0x198>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	4a11      	ldr	r2, [pc, #68]	@ (8008d00 <pvPortMalloc+0x198>)
 8008cba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008cbc:	f7ff fa64 	bl	8008188 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cc0:	69fb      	ldr	r3, [r7, #28]
 8008cc2:	f003 0307 	and.w	r3, r3, #7
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d00b      	beq.n	8008ce2 <pvPortMalloc+0x17a>
	__asm volatile
 8008cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cce:	f383 8811 	msr	BASEPRI, r3
 8008cd2:	f3bf 8f6f 	isb	sy
 8008cd6:	f3bf 8f4f 	dsb	sy
 8008cda:	60fb      	str	r3, [r7, #12]
}
 8008cdc:	bf00      	nop
 8008cde:	bf00      	nop
 8008ce0:	e7fd      	b.n	8008cde <pvPortMalloc+0x176>
	return pvReturn;
 8008ce2:	69fb      	ldr	r3, [r7, #28]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3728      	adds	r7, #40	@ 0x28
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	200012ac 	.word	0x200012ac
 8008cf0:	200012c0 	.word	0x200012c0
 8008cf4:	200012b0 	.word	0x200012b0
 8008cf8:	200012a4 	.word	0x200012a4
 8008cfc:	200012b4 	.word	0x200012b4
 8008d00:	200012b8 	.word	0x200012b8

08008d04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b086      	sub	sp, #24
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d04f      	beq.n	8008db6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008d16:	2308      	movs	r3, #8
 8008d18:	425b      	negs	r3, r3
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	685a      	ldr	r2, [r3, #4]
 8008d28:	4b25      	ldr	r3, [pc, #148]	@ (8008dc0 <vPortFree+0xbc>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d10b      	bne.n	8008d4a <vPortFree+0x46>
	__asm volatile
 8008d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d36:	f383 8811 	msr	BASEPRI, r3
 8008d3a:	f3bf 8f6f 	isb	sy
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	60fb      	str	r3, [r7, #12]
}
 8008d44:	bf00      	nop
 8008d46:	bf00      	nop
 8008d48:	e7fd      	b.n	8008d46 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d00b      	beq.n	8008d6a <vPortFree+0x66>
	__asm volatile
 8008d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d56:	f383 8811 	msr	BASEPRI, r3
 8008d5a:	f3bf 8f6f 	isb	sy
 8008d5e:	f3bf 8f4f 	dsb	sy
 8008d62:	60bb      	str	r3, [r7, #8]
}
 8008d64:	bf00      	nop
 8008d66:	bf00      	nop
 8008d68:	e7fd      	b.n	8008d66 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	685a      	ldr	r2, [r3, #4]
 8008d6e:	4b14      	ldr	r3, [pc, #80]	@ (8008dc0 <vPortFree+0xbc>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4013      	ands	r3, r2
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d01e      	beq.n	8008db6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d11a      	bne.n	8008db6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	4b0e      	ldr	r3, [pc, #56]	@ (8008dc0 <vPortFree+0xbc>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	43db      	mvns	r3, r3
 8008d8a:	401a      	ands	r2, r3
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d90:	f7ff f9ec 	bl	800816c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	685a      	ldr	r2, [r3, #4]
 8008d98:	4b0a      	ldr	r3, [pc, #40]	@ (8008dc4 <vPortFree+0xc0>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	4a09      	ldr	r2, [pc, #36]	@ (8008dc4 <vPortFree+0xc0>)
 8008da0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008da2:	6938      	ldr	r0, [r7, #16]
 8008da4:	f000 f874 	bl	8008e90 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008da8:	4b07      	ldr	r3, [pc, #28]	@ (8008dc8 <vPortFree+0xc4>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	3301      	adds	r3, #1
 8008dae:	4a06      	ldr	r2, [pc, #24]	@ (8008dc8 <vPortFree+0xc4>)
 8008db0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008db2:	f7ff f9e9 	bl	8008188 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008db6:	bf00      	nop
 8008db8:	3718      	adds	r7, #24
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}
 8008dbe:	bf00      	nop
 8008dc0:	200012c0 	.word	0x200012c0
 8008dc4:	200012b0 	.word	0x200012b0
 8008dc8:	200012bc 	.word	0x200012bc

08008dcc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008dd2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8008dd6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008dd8:	4b27      	ldr	r3, [pc, #156]	@ (8008e78 <prvHeapInit+0xac>)
 8008dda:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f003 0307 	and.w	r3, r3, #7
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d00c      	beq.n	8008e00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	3307      	adds	r3, #7
 8008dea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f023 0307 	bic.w	r3, r3, #7
 8008df2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008df4:	68ba      	ldr	r2, [r7, #8]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	1ad3      	subs	r3, r2, r3
 8008dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8008e78 <prvHeapInit+0xac>)
 8008dfc:	4413      	add	r3, r2
 8008dfe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008e04:	4a1d      	ldr	r2, [pc, #116]	@ (8008e7c <prvHeapInit+0xb0>)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008e0a:	4b1c      	ldr	r3, [pc, #112]	@ (8008e7c <prvHeapInit+0xb0>)
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	4413      	add	r3, r2
 8008e16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008e18:	2208      	movs	r2, #8
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	1a9b      	subs	r3, r3, r2
 8008e1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f023 0307 	bic.w	r3, r3, #7
 8008e26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	4a15      	ldr	r2, [pc, #84]	@ (8008e80 <prvHeapInit+0xb4>)
 8008e2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008e2e:	4b14      	ldr	r3, [pc, #80]	@ (8008e80 <prvHeapInit+0xb4>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2200      	movs	r2, #0
 8008e34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008e36:	4b12      	ldr	r3, [pc, #72]	@ (8008e80 <prvHeapInit+0xb4>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	1ad2      	subs	r2, r2, r3
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8008e80 <prvHeapInit+0xb4>)
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	4a0a      	ldr	r2, [pc, #40]	@ (8008e84 <prvHeapInit+0xb8>)
 8008e5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	4a09      	ldr	r2, [pc, #36]	@ (8008e88 <prvHeapInit+0xbc>)
 8008e62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008e64:	4b09      	ldr	r3, [pc, #36]	@ (8008e8c <prvHeapInit+0xc0>)
 8008e66:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008e6a:	601a      	str	r2, [r3, #0]
}
 8008e6c:	bf00      	nop
 8008e6e:	3714      	adds	r7, #20
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr
 8008e78:	200006a4 	.word	0x200006a4
 8008e7c:	200012a4 	.word	0x200012a4
 8008e80:	200012ac 	.word	0x200012ac
 8008e84:	200012b4 	.word	0x200012b4
 8008e88:	200012b0 	.word	0x200012b0
 8008e8c:	200012c0 	.word	0x200012c0

08008e90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e90:	b480      	push	{r7}
 8008e92:	b085      	sub	sp, #20
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e98:	4b28      	ldr	r3, [pc, #160]	@ (8008f3c <prvInsertBlockIntoFreeList+0xac>)
 8008e9a:	60fb      	str	r3, [r7, #12]
 8008e9c:	e002      	b.n	8008ea4 <prvInsertBlockIntoFreeList+0x14>
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	60fb      	str	r3, [r7, #12]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d8f7      	bhi.n	8008e9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	68ba      	ldr	r2, [r7, #8]
 8008eb8:	4413      	add	r3, r2
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	429a      	cmp	r2, r3
 8008ebe:	d108      	bne.n	8008ed2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	685a      	ldr	r2, [r3, #4]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	441a      	add	r2, r3
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	68ba      	ldr	r2, [r7, #8]
 8008edc:	441a      	add	r2, r3
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d118      	bne.n	8008f18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	4b15      	ldr	r3, [pc, #84]	@ (8008f40 <prvInsertBlockIntoFreeList+0xb0>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d00d      	beq.n	8008f0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	685a      	ldr	r2, [r3, #4]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	441a      	add	r2, r3
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	601a      	str	r2, [r3, #0]
 8008f0c:	e008      	b.n	8008f20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8008f40 <prvInsertBlockIntoFreeList+0xb0>)
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	601a      	str	r2, [r3, #0]
 8008f16:	e003      	b.n	8008f20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d002      	beq.n	8008f2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f2e:	bf00      	nop
 8008f30:	3714      	adds	r7, #20
 8008f32:	46bd      	mov	sp, r7
 8008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f38:	4770      	bx	lr
 8008f3a:	bf00      	nop
 8008f3c:	200012a4 	.word	0x200012a4
 8008f40:	200012ac 	.word	0x200012ac

08008f44 <__cvt>:
 8008f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f48:	ec57 6b10 	vmov	r6, r7, d0
 8008f4c:	2f00      	cmp	r7, #0
 8008f4e:	460c      	mov	r4, r1
 8008f50:	4619      	mov	r1, r3
 8008f52:	463b      	mov	r3, r7
 8008f54:	bfbb      	ittet	lt
 8008f56:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008f5a:	461f      	movlt	r7, r3
 8008f5c:	2300      	movge	r3, #0
 8008f5e:	232d      	movlt	r3, #45	@ 0x2d
 8008f60:	700b      	strb	r3, [r1, #0]
 8008f62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f64:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008f68:	4691      	mov	r9, r2
 8008f6a:	f023 0820 	bic.w	r8, r3, #32
 8008f6e:	bfbc      	itt	lt
 8008f70:	4632      	movlt	r2, r6
 8008f72:	4616      	movlt	r6, r2
 8008f74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008f78:	d005      	beq.n	8008f86 <__cvt+0x42>
 8008f7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008f7e:	d100      	bne.n	8008f82 <__cvt+0x3e>
 8008f80:	3401      	adds	r4, #1
 8008f82:	2102      	movs	r1, #2
 8008f84:	e000      	b.n	8008f88 <__cvt+0x44>
 8008f86:	2103      	movs	r1, #3
 8008f88:	ab03      	add	r3, sp, #12
 8008f8a:	9301      	str	r3, [sp, #4]
 8008f8c:	ab02      	add	r3, sp, #8
 8008f8e:	9300      	str	r3, [sp, #0]
 8008f90:	ec47 6b10 	vmov	d0, r6, r7
 8008f94:	4653      	mov	r3, sl
 8008f96:	4622      	mov	r2, r4
 8008f98:	f000 ffaa 	bl	8009ef0 <_dtoa_r>
 8008f9c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008fa0:	4605      	mov	r5, r0
 8008fa2:	d119      	bne.n	8008fd8 <__cvt+0x94>
 8008fa4:	f019 0f01 	tst.w	r9, #1
 8008fa8:	d00e      	beq.n	8008fc8 <__cvt+0x84>
 8008faa:	eb00 0904 	add.w	r9, r0, r4
 8008fae:	2200      	movs	r2, #0
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	4639      	mov	r1, r7
 8008fb6:	f7f7 fd5f 	bl	8000a78 <__aeabi_dcmpeq>
 8008fba:	b108      	cbz	r0, 8008fc0 <__cvt+0x7c>
 8008fbc:	f8cd 900c 	str.w	r9, [sp, #12]
 8008fc0:	2230      	movs	r2, #48	@ 0x30
 8008fc2:	9b03      	ldr	r3, [sp, #12]
 8008fc4:	454b      	cmp	r3, r9
 8008fc6:	d31e      	bcc.n	8009006 <__cvt+0xc2>
 8008fc8:	9b03      	ldr	r3, [sp, #12]
 8008fca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fcc:	1b5b      	subs	r3, r3, r5
 8008fce:	4628      	mov	r0, r5
 8008fd0:	6013      	str	r3, [r2, #0]
 8008fd2:	b004      	add	sp, #16
 8008fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008fdc:	eb00 0904 	add.w	r9, r0, r4
 8008fe0:	d1e5      	bne.n	8008fae <__cvt+0x6a>
 8008fe2:	7803      	ldrb	r3, [r0, #0]
 8008fe4:	2b30      	cmp	r3, #48	@ 0x30
 8008fe6:	d10a      	bne.n	8008ffe <__cvt+0xba>
 8008fe8:	2200      	movs	r2, #0
 8008fea:	2300      	movs	r3, #0
 8008fec:	4630      	mov	r0, r6
 8008fee:	4639      	mov	r1, r7
 8008ff0:	f7f7 fd42 	bl	8000a78 <__aeabi_dcmpeq>
 8008ff4:	b918      	cbnz	r0, 8008ffe <__cvt+0xba>
 8008ff6:	f1c4 0401 	rsb	r4, r4, #1
 8008ffa:	f8ca 4000 	str.w	r4, [sl]
 8008ffe:	f8da 3000 	ldr.w	r3, [sl]
 8009002:	4499      	add	r9, r3
 8009004:	e7d3      	b.n	8008fae <__cvt+0x6a>
 8009006:	1c59      	adds	r1, r3, #1
 8009008:	9103      	str	r1, [sp, #12]
 800900a:	701a      	strb	r2, [r3, #0]
 800900c:	e7d9      	b.n	8008fc2 <__cvt+0x7e>

0800900e <__exponent>:
 800900e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009010:	2900      	cmp	r1, #0
 8009012:	bfba      	itte	lt
 8009014:	4249      	neglt	r1, r1
 8009016:	232d      	movlt	r3, #45	@ 0x2d
 8009018:	232b      	movge	r3, #43	@ 0x2b
 800901a:	2909      	cmp	r1, #9
 800901c:	7002      	strb	r2, [r0, #0]
 800901e:	7043      	strb	r3, [r0, #1]
 8009020:	dd29      	ble.n	8009076 <__exponent+0x68>
 8009022:	f10d 0307 	add.w	r3, sp, #7
 8009026:	461d      	mov	r5, r3
 8009028:	270a      	movs	r7, #10
 800902a:	461a      	mov	r2, r3
 800902c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009030:	fb07 1416 	mls	r4, r7, r6, r1
 8009034:	3430      	adds	r4, #48	@ 0x30
 8009036:	f802 4c01 	strb.w	r4, [r2, #-1]
 800903a:	460c      	mov	r4, r1
 800903c:	2c63      	cmp	r4, #99	@ 0x63
 800903e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009042:	4631      	mov	r1, r6
 8009044:	dcf1      	bgt.n	800902a <__exponent+0x1c>
 8009046:	3130      	adds	r1, #48	@ 0x30
 8009048:	1e94      	subs	r4, r2, #2
 800904a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800904e:	1c41      	adds	r1, r0, #1
 8009050:	4623      	mov	r3, r4
 8009052:	42ab      	cmp	r3, r5
 8009054:	d30a      	bcc.n	800906c <__exponent+0x5e>
 8009056:	f10d 0309 	add.w	r3, sp, #9
 800905a:	1a9b      	subs	r3, r3, r2
 800905c:	42ac      	cmp	r4, r5
 800905e:	bf88      	it	hi
 8009060:	2300      	movhi	r3, #0
 8009062:	3302      	adds	r3, #2
 8009064:	4403      	add	r3, r0
 8009066:	1a18      	subs	r0, r3, r0
 8009068:	b003      	add	sp, #12
 800906a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800906c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009070:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009074:	e7ed      	b.n	8009052 <__exponent+0x44>
 8009076:	2330      	movs	r3, #48	@ 0x30
 8009078:	3130      	adds	r1, #48	@ 0x30
 800907a:	7083      	strb	r3, [r0, #2]
 800907c:	70c1      	strb	r1, [r0, #3]
 800907e:	1d03      	adds	r3, r0, #4
 8009080:	e7f1      	b.n	8009066 <__exponent+0x58>
	...

08009084 <_printf_float>:
 8009084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009088:	b08d      	sub	sp, #52	@ 0x34
 800908a:	460c      	mov	r4, r1
 800908c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009090:	4616      	mov	r6, r2
 8009092:	461f      	mov	r7, r3
 8009094:	4605      	mov	r5, r0
 8009096:	f000 fdbd 	bl	8009c14 <_localeconv_r>
 800909a:	6803      	ldr	r3, [r0, #0]
 800909c:	9304      	str	r3, [sp, #16]
 800909e:	4618      	mov	r0, r3
 80090a0:	f7f7 f8be 	bl	8000220 <strlen>
 80090a4:	2300      	movs	r3, #0
 80090a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80090a8:	f8d8 3000 	ldr.w	r3, [r8]
 80090ac:	9005      	str	r0, [sp, #20]
 80090ae:	3307      	adds	r3, #7
 80090b0:	f023 0307 	bic.w	r3, r3, #7
 80090b4:	f103 0208 	add.w	r2, r3, #8
 80090b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80090bc:	f8d4 b000 	ldr.w	fp, [r4]
 80090c0:	f8c8 2000 	str.w	r2, [r8]
 80090c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80090cc:	9307      	str	r3, [sp, #28]
 80090ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80090d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80090d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090da:	4b9c      	ldr	r3, [pc, #624]	@ (800934c <_printf_float+0x2c8>)
 80090dc:	f04f 32ff 	mov.w	r2, #4294967295
 80090e0:	f7f7 fcfc 	bl	8000adc <__aeabi_dcmpun>
 80090e4:	bb70      	cbnz	r0, 8009144 <_printf_float+0xc0>
 80090e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090ea:	4b98      	ldr	r3, [pc, #608]	@ (800934c <_printf_float+0x2c8>)
 80090ec:	f04f 32ff 	mov.w	r2, #4294967295
 80090f0:	f7f7 fcd6 	bl	8000aa0 <__aeabi_dcmple>
 80090f4:	bb30      	cbnz	r0, 8009144 <_printf_float+0xc0>
 80090f6:	2200      	movs	r2, #0
 80090f8:	2300      	movs	r3, #0
 80090fa:	4640      	mov	r0, r8
 80090fc:	4649      	mov	r1, r9
 80090fe:	f7f7 fcc5 	bl	8000a8c <__aeabi_dcmplt>
 8009102:	b110      	cbz	r0, 800910a <_printf_float+0x86>
 8009104:	232d      	movs	r3, #45	@ 0x2d
 8009106:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800910a:	4a91      	ldr	r2, [pc, #580]	@ (8009350 <_printf_float+0x2cc>)
 800910c:	4b91      	ldr	r3, [pc, #580]	@ (8009354 <_printf_float+0x2d0>)
 800910e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009112:	bf8c      	ite	hi
 8009114:	4690      	movhi	r8, r2
 8009116:	4698      	movls	r8, r3
 8009118:	2303      	movs	r3, #3
 800911a:	6123      	str	r3, [r4, #16]
 800911c:	f02b 0304 	bic.w	r3, fp, #4
 8009120:	6023      	str	r3, [r4, #0]
 8009122:	f04f 0900 	mov.w	r9, #0
 8009126:	9700      	str	r7, [sp, #0]
 8009128:	4633      	mov	r3, r6
 800912a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800912c:	4621      	mov	r1, r4
 800912e:	4628      	mov	r0, r5
 8009130:	f000 f9d2 	bl	80094d8 <_printf_common>
 8009134:	3001      	adds	r0, #1
 8009136:	f040 808d 	bne.w	8009254 <_printf_float+0x1d0>
 800913a:	f04f 30ff 	mov.w	r0, #4294967295
 800913e:	b00d      	add	sp, #52	@ 0x34
 8009140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009144:	4642      	mov	r2, r8
 8009146:	464b      	mov	r3, r9
 8009148:	4640      	mov	r0, r8
 800914a:	4649      	mov	r1, r9
 800914c:	f7f7 fcc6 	bl	8000adc <__aeabi_dcmpun>
 8009150:	b140      	cbz	r0, 8009164 <_printf_float+0xe0>
 8009152:	464b      	mov	r3, r9
 8009154:	2b00      	cmp	r3, #0
 8009156:	bfbc      	itt	lt
 8009158:	232d      	movlt	r3, #45	@ 0x2d
 800915a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800915e:	4a7e      	ldr	r2, [pc, #504]	@ (8009358 <_printf_float+0x2d4>)
 8009160:	4b7e      	ldr	r3, [pc, #504]	@ (800935c <_printf_float+0x2d8>)
 8009162:	e7d4      	b.n	800910e <_printf_float+0x8a>
 8009164:	6863      	ldr	r3, [r4, #4]
 8009166:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800916a:	9206      	str	r2, [sp, #24]
 800916c:	1c5a      	adds	r2, r3, #1
 800916e:	d13b      	bne.n	80091e8 <_printf_float+0x164>
 8009170:	2306      	movs	r3, #6
 8009172:	6063      	str	r3, [r4, #4]
 8009174:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009178:	2300      	movs	r3, #0
 800917a:	6022      	str	r2, [r4, #0]
 800917c:	9303      	str	r3, [sp, #12]
 800917e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009180:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009184:	ab09      	add	r3, sp, #36	@ 0x24
 8009186:	9300      	str	r3, [sp, #0]
 8009188:	6861      	ldr	r1, [r4, #4]
 800918a:	ec49 8b10 	vmov	d0, r8, r9
 800918e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009192:	4628      	mov	r0, r5
 8009194:	f7ff fed6 	bl	8008f44 <__cvt>
 8009198:	9b06      	ldr	r3, [sp, #24]
 800919a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800919c:	2b47      	cmp	r3, #71	@ 0x47
 800919e:	4680      	mov	r8, r0
 80091a0:	d129      	bne.n	80091f6 <_printf_float+0x172>
 80091a2:	1cc8      	adds	r0, r1, #3
 80091a4:	db02      	blt.n	80091ac <_printf_float+0x128>
 80091a6:	6863      	ldr	r3, [r4, #4]
 80091a8:	4299      	cmp	r1, r3
 80091aa:	dd41      	ble.n	8009230 <_printf_float+0x1ac>
 80091ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80091b0:	fa5f fa8a 	uxtb.w	sl, sl
 80091b4:	3901      	subs	r1, #1
 80091b6:	4652      	mov	r2, sl
 80091b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80091bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80091be:	f7ff ff26 	bl	800900e <__exponent>
 80091c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091c4:	1813      	adds	r3, r2, r0
 80091c6:	2a01      	cmp	r2, #1
 80091c8:	4681      	mov	r9, r0
 80091ca:	6123      	str	r3, [r4, #16]
 80091cc:	dc02      	bgt.n	80091d4 <_printf_float+0x150>
 80091ce:	6822      	ldr	r2, [r4, #0]
 80091d0:	07d2      	lsls	r2, r2, #31
 80091d2:	d501      	bpl.n	80091d8 <_printf_float+0x154>
 80091d4:	3301      	adds	r3, #1
 80091d6:	6123      	str	r3, [r4, #16]
 80091d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d0a2      	beq.n	8009126 <_printf_float+0xa2>
 80091e0:	232d      	movs	r3, #45	@ 0x2d
 80091e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091e6:	e79e      	b.n	8009126 <_printf_float+0xa2>
 80091e8:	9a06      	ldr	r2, [sp, #24]
 80091ea:	2a47      	cmp	r2, #71	@ 0x47
 80091ec:	d1c2      	bne.n	8009174 <_printf_float+0xf0>
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1c0      	bne.n	8009174 <_printf_float+0xf0>
 80091f2:	2301      	movs	r3, #1
 80091f4:	e7bd      	b.n	8009172 <_printf_float+0xee>
 80091f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80091fa:	d9db      	bls.n	80091b4 <_printf_float+0x130>
 80091fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009200:	d118      	bne.n	8009234 <_printf_float+0x1b0>
 8009202:	2900      	cmp	r1, #0
 8009204:	6863      	ldr	r3, [r4, #4]
 8009206:	dd0b      	ble.n	8009220 <_printf_float+0x19c>
 8009208:	6121      	str	r1, [r4, #16]
 800920a:	b913      	cbnz	r3, 8009212 <_printf_float+0x18e>
 800920c:	6822      	ldr	r2, [r4, #0]
 800920e:	07d0      	lsls	r0, r2, #31
 8009210:	d502      	bpl.n	8009218 <_printf_float+0x194>
 8009212:	3301      	adds	r3, #1
 8009214:	440b      	add	r3, r1
 8009216:	6123      	str	r3, [r4, #16]
 8009218:	65a1      	str	r1, [r4, #88]	@ 0x58
 800921a:	f04f 0900 	mov.w	r9, #0
 800921e:	e7db      	b.n	80091d8 <_printf_float+0x154>
 8009220:	b913      	cbnz	r3, 8009228 <_printf_float+0x1a4>
 8009222:	6822      	ldr	r2, [r4, #0]
 8009224:	07d2      	lsls	r2, r2, #31
 8009226:	d501      	bpl.n	800922c <_printf_float+0x1a8>
 8009228:	3302      	adds	r3, #2
 800922a:	e7f4      	b.n	8009216 <_printf_float+0x192>
 800922c:	2301      	movs	r3, #1
 800922e:	e7f2      	b.n	8009216 <_printf_float+0x192>
 8009230:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009236:	4299      	cmp	r1, r3
 8009238:	db05      	blt.n	8009246 <_printf_float+0x1c2>
 800923a:	6823      	ldr	r3, [r4, #0]
 800923c:	6121      	str	r1, [r4, #16]
 800923e:	07d8      	lsls	r0, r3, #31
 8009240:	d5ea      	bpl.n	8009218 <_printf_float+0x194>
 8009242:	1c4b      	adds	r3, r1, #1
 8009244:	e7e7      	b.n	8009216 <_printf_float+0x192>
 8009246:	2900      	cmp	r1, #0
 8009248:	bfd4      	ite	le
 800924a:	f1c1 0202 	rsble	r2, r1, #2
 800924e:	2201      	movgt	r2, #1
 8009250:	4413      	add	r3, r2
 8009252:	e7e0      	b.n	8009216 <_printf_float+0x192>
 8009254:	6823      	ldr	r3, [r4, #0]
 8009256:	055a      	lsls	r2, r3, #21
 8009258:	d407      	bmi.n	800926a <_printf_float+0x1e6>
 800925a:	6923      	ldr	r3, [r4, #16]
 800925c:	4642      	mov	r2, r8
 800925e:	4631      	mov	r1, r6
 8009260:	4628      	mov	r0, r5
 8009262:	47b8      	blx	r7
 8009264:	3001      	adds	r0, #1
 8009266:	d12b      	bne.n	80092c0 <_printf_float+0x23c>
 8009268:	e767      	b.n	800913a <_printf_float+0xb6>
 800926a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800926e:	f240 80dd 	bls.w	800942c <_printf_float+0x3a8>
 8009272:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009276:	2200      	movs	r2, #0
 8009278:	2300      	movs	r3, #0
 800927a:	f7f7 fbfd 	bl	8000a78 <__aeabi_dcmpeq>
 800927e:	2800      	cmp	r0, #0
 8009280:	d033      	beq.n	80092ea <_printf_float+0x266>
 8009282:	4a37      	ldr	r2, [pc, #220]	@ (8009360 <_printf_float+0x2dc>)
 8009284:	2301      	movs	r3, #1
 8009286:	4631      	mov	r1, r6
 8009288:	4628      	mov	r0, r5
 800928a:	47b8      	blx	r7
 800928c:	3001      	adds	r0, #1
 800928e:	f43f af54 	beq.w	800913a <_printf_float+0xb6>
 8009292:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009296:	4543      	cmp	r3, r8
 8009298:	db02      	blt.n	80092a0 <_printf_float+0x21c>
 800929a:	6823      	ldr	r3, [r4, #0]
 800929c:	07d8      	lsls	r0, r3, #31
 800929e:	d50f      	bpl.n	80092c0 <_printf_float+0x23c>
 80092a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092a4:	4631      	mov	r1, r6
 80092a6:	4628      	mov	r0, r5
 80092a8:	47b8      	blx	r7
 80092aa:	3001      	adds	r0, #1
 80092ac:	f43f af45 	beq.w	800913a <_printf_float+0xb6>
 80092b0:	f04f 0900 	mov.w	r9, #0
 80092b4:	f108 38ff 	add.w	r8, r8, #4294967295
 80092b8:	f104 0a1a 	add.w	sl, r4, #26
 80092bc:	45c8      	cmp	r8, r9
 80092be:	dc09      	bgt.n	80092d4 <_printf_float+0x250>
 80092c0:	6823      	ldr	r3, [r4, #0]
 80092c2:	079b      	lsls	r3, r3, #30
 80092c4:	f100 8103 	bmi.w	80094ce <_printf_float+0x44a>
 80092c8:	68e0      	ldr	r0, [r4, #12]
 80092ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092cc:	4298      	cmp	r0, r3
 80092ce:	bfb8      	it	lt
 80092d0:	4618      	movlt	r0, r3
 80092d2:	e734      	b.n	800913e <_printf_float+0xba>
 80092d4:	2301      	movs	r3, #1
 80092d6:	4652      	mov	r2, sl
 80092d8:	4631      	mov	r1, r6
 80092da:	4628      	mov	r0, r5
 80092dc:	47b8      	blx	r7
 80092de:	3001      	adds	r0, #1
 80092e0:	f43f af2b 	beq.w	800913a <_printf_float+0xb6>
 80092e4:	f109 0901 	add.w	r9, r9, #1
 80092e8:	e7e8      	b.n	80092bc <_printf_float+0x238>
 80092ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	dc39      	bgt.n	8009364 <_printf_float+0x2e0>
 80092f0:	4a1b      	ldr	r2, [pc, #108]	@ (8009360 <_printf_float+0x2dc>)
 80092f2:	2301      	movs	r3, #1
 80092f4:	4631      	mov	r1, r6
 80092f6:	4628      	mov	r0, r5
 80092f8:	47b8      	blx	r7
 80092fa:	3001      	adds	r0, #1
 80092fc:	f43f af1d 	beq.w	800913a <_printf_float+0xb6>
 8009300:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009304:	ea59 0303 	orrs.w	r3, r9, r3
 8009308:	d102      	bne.n	8009310 <_printf_float+0x28c>
 800930a:	6823      	ldr	r3, [r4, #0]
 800930c:	07d9      	lsls	r1, r3, #31
 800930e:	d5d7      	bpl.n	80092c0 <_printf_float+0x23c>
 8009310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009314:	4631      	mov	r1, r6
 8009316:	4628      	mov	r0, r5
 8009318:	47b8      	blx	r7
 800931a:	3001      	adds	r0, #1
 800931c:	f43f af0d 	beq.w	800913a <_printf_float+0xb6>
 8009320:	f04f 0a00 	mov.w	sl, #0
 8009324:	f104 0b1a 	add.w	fp, r4, #26
 8009328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800932a:	425b      	negs	r3, r3
 800932c:	4553      	cmp	r3, sl
 800932e:	dc01      	bgt.n	8009334 <_printf_float+0x2b0>
 8009330:	464b      	mov	r3, r9
 8009332:	e793      	b.n	800925c <_printf_float+0x1d8>
 8009334:	2301      	movs	r3, #1
 8009336:	465a      	mov	r2, fp
 8009338:	4631      	mov	r1, r6
 800933a:	4628      	mov	r0, r5
 800933c:	47b8      	blx	r7
 800933e:	3001      	adds	r0, #1
 8009340:	f43f aefb 	beq.w	800913a <_printf_float+0xb6>
 8009344:	f10a 0a01 	add.w	sl, sl, #1
 8009348:	e7ee      	b.n	8009328 <_printf_float+0x2a4>
 800934a:	bf00      	nop
 800934c:	7fefffff 	.word	0x7fefffff
 8009350:	0800c891 	.word	0x0800c891
 8009354:	0800c88d 	.word	0x0800c88d
 8009358:	0800c899 	.word	0x0800c899
 800935c:	0800c895 	.word	0x0800c895
 8009360:	0800c89d 	.word	0x0800c89d
 8009364:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009366:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800936a:	4553      	cmp	r3, sl
 800936c:	bfa8      	it	ge
 800936e:	4653      	movge	r3, sl
 8009370:	2b00      	cmp	r3, #0
 8009372:	4699      	mov	r9, r3
 8009374:	dc36      	bgt.n	80093e4 <_printf_float+0x360>
 8009376:	f04f 0b00 	mov.w	fp, #0
 800937a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800937e:	f104 021a 	add.w	r2, r4, #26
 8009382:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009384:	9306      	str	r3, [sp, #24]
 8009386:	eba3 0309 	sub.w	r3, r3, r9
 800938a:	455b      	cmp	r3, fp
 800938c:	dc31      	bgt.n	80093f2 <_printf_float+0x36e>
 800938e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009390:	459a      	cmp	sl, r3
 8009392:	dc3a      	bgt.n	800940a <_printf_float+0x386>
 8009394:	6823      	ldr	r3, [r4, #0]
 8009396:	07da      	lsls	r2, r3, #31
 8009398:	d437      	bmi.n	800940a <_printf_float+0x386>
 800939a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800939c:	ebaa 0903 	sub.w	r9, sl, r3
 80093a0:	9b06      	ldr	r3, [sp, #24]
 80093a2:	ebaa 0303 	sub.w	r3, sl, r3
 80093a6:	4599      	cmp	r9, r3
 80093a8:	bfa8      	it	ge
 80093aa:	4699      	movge	r9, r3
 80093ac:	f1b9 0f00 	cmp.w	r9, #0
 80093b0:	dc33      	bgt.n	800941a <_printf_float+0x396>
 80093b2:	f04f 0800 	mov.w	r8, #0
 80093b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093ba:	f104 0b1a 	add.w	fp, r4, #26
 80093be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c0:	ebaa 0303 	sub.w	r3, sl, r3
 80093c4:	eba3 0309 	sub.w	r3, r3, r9
 80093c8:	4543      	cmp	r3, r8
 80093ca:	f77f af79 	ble.w	80092c0 <_printf_float+0x23c>
 80093ce:	2301      	movs	r3, #1
 80093d0:	465a      	mov	r2, fp
 80093d2:	4631      	mov	r1, r6
 80093d4:	4628      	mov	r0, r5
 80093d6:	47b8      	blx	r7
 80093d8:	3001      	adds	r0, #1
 80093da:	f43f aeae 	beq.w	800913a <_printf_float+0xb6>
 80093de:	f108 0801 	add.w	r8, r8, #1
 80093e2:	e7ec      	b.n	80093be <_printf_float+0x33a>
 80093e4:	4642      	mov	r2, r8
 80093e6:	4631      	mov	r1, r6
 80093e8:	4628      	mov	r0, r5
 80093ea:	47b8      	blx	r7
 80093ec:	3001      	adds	r0, #1
 80093ee:	d1c2      	bne.n	8009376 <_printf_float+0x2f2>
 80093f0:	e6a3      	b.n	800913a <_printf_float+0xb6>
 80093f2:	2301      	movs	r3, #1
 80093f4:	4631      	mov	r1, r6
 80093f6:	4628      	mov	r0, r5
 80093f8:	9206      	str	r2, [sp, #24]
 80093fa:	47b8      	blx	r7
 80093fc:	3001      	adds	r0, #1
 80093fe:	f43f ae9c 	beq.w	800913a <_printf_float+0xb6>
 8009402:	9a06      	ldr	r2, [sp, #24]
 8009404:	f10b 0b01 	add.w	fp, fp, #1
 8009408:	e7bb      	b.n	8009382 <_printf_float+0x2fe>
 800940a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800940e:	4631      	mov	r1, r6
 8009410:	4628      	mov	r0, r5
 8009412:	47b8      	blx	r7
 8009414:	3001      	adds	r0, #1
 8009416:	d1c0      	bne.n	800939a <_printf_float+0x316>
 8009418:	e68f      	b.n	800913a <_printf_float+0xb6>
 800941a:	9a06      	ldr	r2, [sp, #24]
 800941c:	464b      	mov	r3, r9
 800941e:	4442      	add	r2, r8
 8009420:	4631      	mov	r1, r6
 8009422:	4628      	mov	r0, r5
 8009424:	47b8      	blx	r7
 8009426:	3001      	adds	r0, #1
 8009428:	d1c3      	bne.n	80093b2 <_printf_float+0x32e>
 800942a:	e686      	b.n	800913a <_printf_float+0xb6>
 800942c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009430:	f1ba 0f01 	cmp.w	sl, #1
 8009434:	dc01      	bgt.n	800943a <_printf_float+0x3b6>
 8009436:	07db      	lsls	r3, r3, #31
 8009438:	d536      	bpl.n	80094a8 <_printf_float+0x424>
 800943a:	2301      	movs	r3, #1
 800943c:	4642      	mov	r2, r8
 800943e:	4631      	mov	r1, r6
 8009440:	4628      	mov	r0, r5
 8009442:	47b8      	blx	r7
 8009444:	3001      	adds	r0, #1
 8009446:	f43f ae78 	beq.w	800913a <_printf_float+0xb6>
 800944a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800944e:	4631      	mov	r1, r6
 8009450:	4628      	mov	r0, r5
 8009452:	47b8      	blx	r7
 8009454:	3001      	adds	r0, #1
 8009456:	f43f ae70 	beq.w	800913a <_printf_float+0xb6>
 800945a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800945e:	2200      	movs	r2, #0
 8009460:	2300      	movs	r3, #0
 8009462:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009466:	f7f7 fb07 	bl	8000a78 <__aeabi_dcmpeq>
 800946a:	b9c0      	cbnz	r0, 800949e <_printf_float+0x41a>
 800946c:	4653      	mov	r3, sl
 800946e:	f108 0201 	add.w	r2, r8, #1
 8009472:	4631      	mov	r1, r6
 8009474:	4628      	mov	r0, r5
 8009476:	47b8      	blx	r7
 8009478:	3001      	adds	r0, #1
 800947a:	d10c      	bne.n	8009496 <_printf_float+0x412>
 800947c:	e65d      	b.n	800913a <_printf_float+0xb6>
 800947e:	2301      	movs	r3, #1
 8009480:	465a      	mov	r2, fp
 8009482:	4631      	mov	r1, r6
 8009484:	4628      	mov	r0, r5
 8009486:	47b8      	blx	r7
 8009488:	3001      	adds	r0, #1
 800948a:	f43f ae56 	beq.w	800913a <_printf_float+0xb6>
 800948e:	f108 0801 	add.w	r8, r8, #1
 8009492:	45d0      	cmp	r8, sl
 8009494:	dbf3      	blt.n	800947e <_printf_float+0x3fa>
 8009496:	464b      	mov	r3, r9
 8009498:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800949c:	e6df      	b.n	800925e <_printf_float+0x1da>
 800949e:	f04f 0800 	mov.w	r8, #0
 80094a2:	f104 0b1a 	add.w	fp, r4, #26
 80094a6:	e7f4      	b.n	8009492 <_printf_float+0x40e>
 80094a8:	2301      	movs	r3, #1
 80094aa:	4642      	mov	r2, r8
 80094ac:	e7e1      	b.n	8009472 <_printf_float+0x3ee>
 80094ae:	2301      	movs	r3, #1
 80094b0:	464a      	mov	r2, r9
 80094b2:	4631      	mov	r1, r6
 80094b4:	4628      	mov	r0, r5
 80094b6:	47b8      	blx	r7
 80094b8:	3001      	adds	r0, #1
 80094ba:	f43f ae3e 	beq.w	800913a <_printf_float+0xb6>
 80094be:	f108 0801 	add.w	r8, r8, #1
 80094c2:	68e3      	ldr	r3, [r4, #12]
 80094c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094c6:	1a5b      	subs	r3, r3, r1
 80094c8:	4543      	cmp	r3, r8
 80094ca:	dcf0      	bgt.n	80094ae <_printf_float+0x42a>
 80094cc:	e6fc      	b.n	80092c8 <_printf_float+0x244>
 80094ce:	f04f 0800 	mov.w	r8, #0
 80094d2:	f104 0919 	add.w	r9, r4, #25
 80094d6:	e7f4      	b.n	80094c2 <_printf_float+0x43e>

080094d8 <_printf_common>:
 80094d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094dc:	4616      	mov	r6, r2
 80094de:	4698      	mov	r8, r3
 80094e0:	688a      	ldr	r2, [r1, #8]
 80094e2:	690b      	ldr	r3, [r1, #16]
 80094e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80094e8:	4293      	cmp	r3, r2
 80094ea:	bfb8      	it	lt
 80094ec:	4613      	movlt	r3, r2
 80094ee:	6033      	str	r3, [r6, #0]
 80094f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80094f4:	4607      	mov	r7, r0
 80094f6:	460c      	mov	r4, r1
 80094f8:	b10a      	cbz	r2, 80094fe <_printf_common+0x26>
 80094fa:	3301      	adds	r3, #1
 80094fc:	6033      	str	r3, [r6, #0]
 80094fe:	6823      	ldr	r3, [r4, #0]
 8009500:	0699      	lsls	r1, r3, #26
 8009502:	bf42      	ittt	mi
 8009504:	6833      	ldrmi	r3, [r6, #0]
 8009506:	3302      	addmi	r3, #2
 8009508:	6033      	strmi	r3, [r6, #0]
 800950a:	6825      	ldr	r5, [r4, #0]
 800950c:	f015 0506 	ands.w	r5, r5, #6
 8009510:	d106      	bne.n	8009520 <_printf_common+0x48>
 8009512:	f104 0a19 	add.w	sl, r4, #25
 8009516:	68e3      	ldr	r3, [r4, #12]
 8009518:	6832      	ldr	r2, [r6, #0]
 800951a:	1a9b      	subs	r3, r3, r2
 800951c:	42ab      	cmp	r3, r5
 800951e:	dc26      	bgt.n	800956e <_printf_common+0x96>
 8009520:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009524:	6822      	ldr	r2, [r4, #0]
 8009526:	3b00      	subs	r3, #0
 8009528:	bf18      	it	ne
 800952a:	2301      	movne	r3, #1
 800952c:	0692      	lsls	r2, r2, #26
 800952e:	d42b      	bmi.n	8009588 <_printf_common+0xb0>
 8009530:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009534:	4641      	mov	r1, r8
 8009536:	4638      	mov	r0, r7
 8009538:	47c8      	blx	r9
 800953a:	3001      	adds	r0, #1
 800953c:	d01e      	beq.n	800957c <_printf_common+0xa4>
 800953e:	6823      	ldr	r3, [r4, #0]
 8009540:	6922      	ldr	r2, [r4, #16]
 8009542:	f003 0306 	and.w	r3, r3, #6
 8009546:	2b04      	cmp	r3, #4
 8009548:	bf02      	ittt	eq
 800954a:	68e5      	ldreq	r5, [r4, #12]
 800954c:	6833      	ldreq	r3, [r6, #0]
 800954e:	1aed      	subeq	r5, r5, r3
 8009550:	68a3      	ldr	r3, [r4, #8]
 8009552:	bf0c      	ite	eq
 8009554:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009558:	2500      	movne	r5, #0
 800955a:	4293      	cmp	r3, r2
 800955c:	bfc4      	itt	gt
 800955e:	1a9b      	subgt	r3, r3, r2
 8009560:	18ed      	addgt	r5, r5, r3
 8009562:	2600      	movs	r6, #0
 8009564:	341a      	adds	r4, #26
 8009566:	42b5      	cmp	r5, r6
 8009568:	d11a      	bne.n	80095a0 <_printf_common+0xc8>
 800956a:	2000      	movs	r0, #0
 800956c:	e008      	b.n	8009580 <_printf_common+0xa8>
 800956e:	2301      	movs	r3, #1
 8009570:	4652      	mov	r2, sl
 8009572:	4641      	mov	r1, r8
 8009574:	4638      	mov	r0, r7
 8009576:	47c8      	blx	r9
 8009578:	3001      	adds	r0, #1
 800957a:	d103      	bne.n	8009584 <_printf_common+0xac>
 800957c:	f04f 30ff 	mov.w	r0, #4294967295
 8009580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009584:	3501      	adds	r5, #1
 8009586:	e7c6      	b.n	8009516 <_printf_common+0x3e>
 8009588:	18e1      	adds	r1, r4, r3
 800958a:	1c5a      	adds	r2, r3, #1
 800958c:	2030      	movs	r0, #48	@ 0x30
 800958e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009592:	4422      	add	r2, r4
 8009594:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009598:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800959c:	3302      	adds	r3, #2
 800959e:	e7c7      	b.n	8009530 <_printf_common+0x58>
 80095a0:	2301      	movs	r3, #1
 80095a2:	4622      	mov	r2, r4
 80095a4:	4641      	mov	r1, r8
 80095a6:	4638      	mov	r0, r7
 80095a8:	47c8      	blx	r9
 80095aa:	3001      	adds	r0, #1
 80095ac:	d0e6      	beq.n	800957c <_printf_common+0xa4>
 80095ae:	3601      	adds	r6, #1
 80095b0:	e7d9      	b.n	8009566 <_printf_common+0x8e>
	...

080095b4 <_printf_i>:
 80095b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095b8:	7e0f      	ldrb	r7, [r1, #24]
 80095ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80095bc:	2f78      	cmp	r7, #120	@ 0x78
 80095be:	4691      	mov	r9, r2
 80095c0:	4680      	mov	r8, r0
 80095c2:	460c      	mov	r4, r1
 80095c4:	469a      	mov	sl, r3
 80095c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80095ca:	d807      	bhi.n	80095dc <_printf_i+0x28>
 80095cc:	2f62      	cmp	r7, #98	@ 0x62
 80095ce:	d80a      	bhi.n	80095e6 <_printf_i+0x32>
 80095d0:	2f00      	cmp	r7, #0
 80095d2:	f000 80d1 	beq.w	8009778 <_printf_i+0x1c4>
 80095d6:	2f58      	cmp	r7, #88	@ 0x58
 80095d8:	f000 80b8 	beq.w	800974c <_printf_i+0x198>
 80095dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80095e4:	e03a      	b.n	800965c <_printf_i+0xa8>
 80095e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80095ea:	2b15      	cmp	r3, #21
 80095ec:	d8f6      	bhi.n	80095dc <_printf_i+0x28>
 80095ee:	a101      	add	r1, pc, #4	@ (adr r1, 80095f4 <_printf_i+0x40>)
 80095f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095f4:	0800964d 	.word	0x0800964d
 80095f8:	08009661 	.word	0x08009661
 80095fc:	080095dd 	.word	0x080095dd
 8009600:	080095dd 	.word	0x080095dd
 8009604:	080095dd 	.word	0x080095dd
 8009608:	080095dd 	.word	0x080095dd
 800960c:	08009661 	.word	0x08009661
 8009610:	080095dd 	.word	0x080095dd
 8009614:	080095dd 	.word	0x080095dd
 8009618:	080095dd 	.word	0x080095dd
 800961c:	080095dd 	.word	0x080095dd
 8009620:	0800975f 	.word	0x0800975f
 8009624:	0800968b 	.word	0x0800968b
 8009628:	08009719 	.word	0x08009719
 800962c:	080095dd 	.word	0x080095dd
 8009630:	080095dd 	.word	0x080095dd
 8009634:	08009781 	.word	0x08009781
 8009638:	080095dd 	.word	0x080095dd
 800963c:	0800968b 	.word	0x0800968b
 8009640:	080095dd 	.word	0x080095dd
 8009644:	080095dd 	.word	0x080095dd
 8009648:	08009721 	.word	0x08009721
 800964c:	6833      	ldr	r3, [r6, #0]
 800964e:	1d1a      	adds	r2, r3, #4
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	6032      	str	r2, [r6, #0]
 8009654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009658:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800965c:	2301      	movs	r3, #1
 800965e:	e09c      	b.n	800979a <_printf_i+0x1e6>
 8009660:	6833      	ldr	r3, [r6, #0]
 8009662:	6820      	ldr	r0, [r4, #0]
 8009664:	1d19      	adds	r1, r3, #4
 8009666:	6031      	str	r1, [r6, #0]
 8009668:	0606      	lsls	r6, r0, #24
 800966a:	d501      	bpl.n	8009670 <_printf_i+0xbc>
 800966c:	681d      	ldr	r5, [r3, #0]
 800966e:	e003      	b.n	8009678 <_printf_i+0xc4>
 8009670:	0645      	lsls	r5, r0, #25
 8009672:	d5fb      	bpl.n	800966c <_printf_i+0xb8>
 8009674:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009678:	2d00      	cmp	r5, #0
 800967a:	da03      	bge.n	8009684 <_printf_i+0xd0>
 800967c:	232d      	movs	r3, #45	@ 0x2d
 800967e:	426d      	negs	r5, r5
 8009680:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009684:	4858      	ldr	r0, [pc, #352]	@ (80097e8 <_printf_i+0x234>)
 8009686:	230a      	movs	r3, #10
 8009688:	e011      	b.n	80096ae <_printf_i+0xfa>
 800968a:	6821      	ldr	r1, [r4, #0]
 800968c:	6833      	ldr	r3, [r6, #0]
 800968e:	0608      	lsls	r0, r1, #24
 8009690:	f853 5b04 	ldr.w	r5, [r3], #4
 8009694:	d402      	bmi.n	800969c <_printf_i+0xe8>
 8009696:	0649      	lsls	r1, r1, #25
 8009698:	bf48      	it	mi
 800969a:	b2ad      	uxthmi	r5, r5
 800969c:	2f6f      	cmp	r7, #111	@ 0x6f
 800969e:	4852      	ldr	r0, [pc, #328]	@ (80097e8 <_printf_i+0x234>)
 80096a0:	6033      	str	r3, [r6, #0]
 80096a2:	bf14      	ite	ne
 80096a4:	230a      	movne	r3, #10
 80096a6:	2308      	moveq	r3, #8
 80096a8:	2100      	movs	r1, #0
 80096aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80096ae:	6866      	ldr	r6, [r4, #4]
 80096b0:	60a6      	str	r6, [r4, #8]
 80096b2:	2e00      	cmp	r6, #0
 80096b4:	db05      	blt.n	80096c2 <_printf_i+0x10e>
 80096b6:	6821      	ldr	r1, [r4, #0]
 80096b8:	432e      	orrs	r6, r5
 80096ba:	f021 0104 	bic.w	r1, r1, #4
 80096be:	6021      	str	r1, [r4, #0]
 80096c0:	d04b      	beq.n	800975a <_printf_i+0x1a6>
 80096c2:	4616      	mov	r6, r2
 80096c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80096c8:	fb03 5711 	mls	r7, r3, r1, r5
 80096cc:	5dc7      	ldrb	r7, [r0, r7]
 80096ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80096d2:	462f      	mov	r7, r5
 80096d4:	42bb      	cmp	r3, r7
 80096d6:	460d      	mov	r5, r1
 80096d8:	d9f4      	bls.n	80096c4 <_printf_i+0x110>
 80096da:	2b08      	cmp	r3, #8
 80096dc:	d10b      	bne.n	80096f6 <_printf_i+0x142>
 80096de:	6823      	ldr	r3, [r4, #0]
 80096e0:	07df      	lsls	r7, r3, #31
 80096e2:	d508      	bpl.n	80096f6 <_printf_i+0x142>
 80096e4:	6923      	ldr	r3, [r4, #16]
 80096e6:	6861      	ldr	r1, [r4, #4]
 80096e8:	4299      	cmp	r1, r3
 80096ea:	bfde      	ittt	le
 80096ec:	2330      	movle	r3, #48	@ 0x30
 80096ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80096f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80096f6:	1b92      	subs	r2, r2, r6
 80096f8:	6122      	str	r2, [r4, #16]
 80096fa:	f8cd a000 	str.w	sl, [sp]
 80096fe:	464b      	mov	r3, r9
 8009700:	aa03      	add	r2, sp, #12
 8009702:	4621      	mov	r1, r4
 8009704:	4640      	mov	r0, r8
 8009706:	f7ff fee7 	bl	80094d8 <_printf_common>
 800970a:	3001      	adds	r0, #1
 800970c:	d14a      	bne.n	80097a4 <_printf_i+0x1f0>
 800970e:	f04f 30ff 	mov.w	r0, #4294967295
 8009712:	b004      	add	sp, #16
 8009714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009718:	6823      	ldr	r3, [r4, #0]
 800971a:	f043 0320 	orr.w	r3, r3, #32
 800971e:	6023      	str	r3, [r4, #0]
 8009720:	4832      	ldr	r0, [pc, #200]	@ (80097ec <_printf_i+0x238>)
 8009722:	2778      	movs	r7, #120	@ 0x78
 8009724:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009728:	6823      	ldr	r3, [r4, #0]
 800972a:	6831      	ldr	r1, [r6, #0]
 800972c:	061f      	lsls	r7, r3, #24
 800972e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009732:	d402      	bmi.n	800973a <_printf_i+0x186>
 8009734:	065f      	lsls	r7, r3, #25
 8009736:	bf48      	it	mi
 8009738:	b2ad      	uxthmi	r5, r5
 800973a:	6031      	str	r1, [r6, #0]
 800973c:	07d9      	lsls	r1, r3, #31
 800973e:	bf44      	itt	mi
 8009740:	f043 0320 	orrmi.w	r3, r3, #32
 8009744:	6023      	strmi	r3, [r4, #0]
 8009746:	b11d      	cbz	r5, 8009750 <_printf_i+0x19c>
 8009748:	2310      	movs	r3, #16
 800974a:	e7ad      	b.n	80096a8 <_printf_i+0xf4>
 800974c:	4826      	ldr	r0, [pc, #152]	@ (80097e8 <_printf_i+0x234>)
 800974e:	e7e9      	b.n	8009724 <_printf_i+0x170>
 8009750:	6823      	ldr	r3, [r4, #0]
 8009752:	f023 0320 	bic.w	r3, r3, #32
 8009756:	6023      	str	r3, [r4, #0]
 8009758:	e7f6      	b.n	8009748 <_printf_i+0x194>
 800975a:	4616      	mov	r6, r2
 800975c:	e7bd      	b.n	80096da <_printf_i+0x126>
 800975e:	6833      	ldr	r3, [r6, #0]
 8009760:	6825      	ldr	r5, [r4, #0]
 8009762:	6961      	ldr	r1, [r4, #20]
 8009764:	1d18      	adds	r0, r3, #4
 8009766:	6030      	str	r0, [r6, #0]
 8009768:	062e      	lsls	r6, r5, #24
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	d501      	bpl.n	8009772 <_printf_i+0x1be>
 800976e:	6019      	str	r1, [r3, #0]
 8009770:	e002      	b.n	8009778 <_printf_i+0x1c4>
 8009772:	0668      	lsls	r0, r5, #25
 8009774:	d5fb      	bpl.n	800976e <_printf_i+0x1ba>
 8009776:	8019      	strh	r1, [r3, #0]
 8009778:	2300      	movs	r3, #0
 800977a:	6123      	str	r3, [r4, #16]
 800977c:	4616      	mov	r6, r2
 800977e:	e7bc      	b.n	80096fa <_printf_i+0x146>
 8009780:	6833      	ldr	r3, [r6, #0]
 8009782:	1d1a      	adds	r2, r3, #4
 8009784:	6032      	str	r2, [r6, #0]
 8009786:	681e      	ldr	r6, [r3, #0]
 8009788:	6862      	ldr	r2, [r4, #4]
 800978a:	2100      	movs	r1, #0
 800978c:	4630      	mov	r0, r6
 800978e:	f7f6 fcf7 	bl	8000180 <memchr>
 8009792:	b108      	cbz	r0, 8009798 <_printf_i+0x1e4>
 8009794:	1b80      	subs	r0, r0, r6
 8009796:	6060      	str	r0, [r4, #4]
 8009798:	6863      	ldr	r3, [r4, #4]
 800979a:	6123      	str	r3, [r4, #16]
 800979c:	2300      	movs	r3, #0
 800979e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097a2:	e7aa      	b.n	80096fa <_printf_i+0x146>
 80097a4:	6923      	ldr	r3, [r4, #16]
 80097a6:	4632      	mov	r2, r6
 80097a8:	4649      	mov	r1, r9
 80097aa:	4640      	mov	r0, r8
 80097ac:	47d0      	blx	sl
 80097ae:	3001      	adds	r0, #1
 80097b0:	d0ad      	beq.n	800970e <_printf_i+0x15a>
 80097b2:	6823      	ldr	r3, [r4, #0]
 80097b4:	079b      	lsls	r3, r3, #30
 80097b6:	d413      	bmi.n	80097e0 <_printf_i+0x22c>
 80097b8:	68e0      	ldr	r0, [r4, #12]
 80097ba:	9b03      	ldr	r3, [sp, #12]
 80097bc:	4298      	cmp	r0, r3
 80097be:	bfb8      	it	lt
 80097c0:	4618      	movlt	r0, r3
 80097c2:	e7a6      	b.n	8009712 <_printf_i+0x15e>
 80097c4:	2301      	movs	r3, #1
 80097c6:	4632      	mov	r2, r6
 80097c8:	4649      	mov	r1, r9
 80097ca:	4640      	mov	r0, r8
 80097cc:	47d0      	blx	sl
 80097ce:	3001      	adds	r0, #1
 80097d0:	d09d      	beq.n	800970e <_printf_i+0x15a>
 80097d2:	3501      	adds	r5, #1
 80097d4:	68e3      	ldr	r3, [r4, #12]
 80097d6:	9903      	ldr	r1, [sp, #12]
 80097d8:	1a5b      	subs	r3, r3, r1
 80097da:	42ab      	cmp	r3, r5
 80097dc:	dcf2      	bgt.n	80097c4 <_printf_i+0x210>
 80097de:	e7eb      	b.n	80097b8 <_printf_i+0x204>
 80097e0:	2500      	movs	r5, #0
 80097e2:	f104 0619 	add.w	r6, r4, #25
 80097e6:	e7f5      	b.n	80097d4 <_printf_i+0x220>
 80097e8:	0800c89f 	.word	0x0800c89f
 80097ec:	0800c8b0 	.word	0x0800c8b0

080097f0 <std>:
 80097f0:	2300      	movs	r3, #0
 80097f2:	b510      	push	{r4, lr}
 80097f4:	4604      	mov	r4, r0
 80097f6:	e9c0 3300 	strd	r3, r3, [r0]
 80097fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80097fe:	6083      	str	r3, [r0, #8]
 8009800:	8181      	strh	r1, [r0, #12]
 8009802:	6643      	str	r3, [r0, #100]	@ 0x64
 8009804:	81c2      	strh	r2, [r0, #14]
 8009806:	6183      	str	r3, [r0, #24]
 8009808:	4619      	mov	r1, r3
 800980a:	2208      	movs	r2, #8
 800980c:	305c      	adds	r0, #92	@ 0x5c
 800980e:	f000 f9f9 	bl	8009c04 <memset>
 8009812:	4b0d      	ldr	r3, [pc, #52]	@ (8009848 <std+0x58>)
 8009814:	6263      	str	r3, [r4, #36]	@ 0x24
 8009816:	4b0d      	ldr	r3, [pc, #52]	@ (800984c <std+0x5c>)
 8009818:	62a3      	str	r3, [r4, #40]	@ 0x28
 800981a:	4b0d      	ldr	r3, [pc, #52]	@ (8009850 <std+0x60>)
 800981c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800981e:	4b0d      	ldr	r3, [pc, #52]	@ (8009854 <std+0x64>)
 8009820:	6323      	str	r3, [r4, #48]	@ 0x30
 8009822:	4b0d      	ldr	r3, [pc, #52]	@ (8009858 <std+0x68>)
 8009824:	6224      	str	r4, [r4, #32]
 8009826:	429c      	cmp	r4, r3
 8009828:	d006      	beq.n	8009838 <std+0x48>
 800982a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800982e:	4294      	cmp	r4, r2
 8009830:	d002      	beq.n	8009838 <std+0x48>
 8009832:	33d0      	adds	r3, #208	@ 0xd0
 8009834:	429c      	cmp	r4, r3
 8009836:	d105      	bne.n	8009844 <std+0x54>
 8009838:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800983c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009840:	f000 baba 	b.w	8009db8 <__retarget_lock_init_recursive>
 8009844:	bd10      	pop	{r4, pc}
 8009846:	bf00      	nop
 8009848:	08009a55 	.word	0x08009a55
 800984c:	08009a77 	.word	0x08009a77
 8009850:	08009aaf 	.word	0x08009aaf
 8009854:	08009ad3 	.word	0x08009ad3
 8009858:	200012c4 	.word	0x200012c4

0800985c <stdio_exit_handler>:
 800985c:	4a02      	ldr	r2, [pc, #8]	@ (8009868 <stdio_exit_handler+0xc>)
 800985e:	4903      	ldr	r1, [pc, #12]	@ (800986c <stdio_exit_handler+0x10>)
 8009860:	4803      	ldr	r0, [pc, #12]	@ (8009870 <stdio_exit_handler+0x14>)
 8009862:	f000 b869 	b.w	8009938 <_fwalk_sglue>
 8009866:	bf00      	nop
 8009868:	20000024 	.word	0x20000024
 800986c:	0800b711 	.word	0x0800b711
 8009870:	20000034 	.word	0x20000034

08009874 <cleanup_stdio>:
 8009874:	6841      	ldr	r1, [r0, #4]
 8009876:	4b0c      	ldr	r3, [pc, #48]	@ (80098a8 <cleanup_stdio+0x34>)
 8009878:	4299      	cmp	r1, r3
 800987a:	b510      	push	{r4, lr}
 800987c:	4604      	mov	r4, r0
 800987e:	d001      	beq.n	8009884 <cleanup_stdio+0x10>
 8009880:	f001 ff46 	bl	800b710 <_fflush_r>
 8009884:	68a1      	ldr	r1, [r4, #8]
 8009886:	4b09      	ldr	r3, [pc, #36]	@ (80098ac <cleanup_stdio+0x38>)
 8009888:	4299      	cmp	r1, r3
 800988a:	d002      	beq.n	8009892 <cleanup_stdio+0x1e>
 800988c:	4620      	mov	r0, r4
 800988e:	f001 ff3f 	bl	800b710 <_fflush_r>
 8009892:	68e1      	ldr	r1, [r4, #12]
 8009894:	4b06      	ldr	r3, [pc, #24]	@ (80098b0 <cleanup_stdio+0x3c>)
 8009896:	4299      	cmp	r1, r3
 8009898:	d004      	beq.n	80098a4 <cleanup_stdio+0x30>
 800989a:	4620      	mov	r0, r4
 800989c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098a0:	f001 bf36 	b.w	800b710 <_fflush_r>
 80098a4:	bd10      	pop	{r4, pc}
 80098a6:	bf00      	nop
 80098a8:	200012c4 	.word	0x200012c4
 80098ac:	2000132c 	.word	0x2000132c
 80098b0:	20001394 	.word	0x20001394

080098b4 <global_stdio_init.part.0>:
 80098b4:	b510      	push	{r4, lr}
 80098b6:	4b0b      	ldr	r3, [pc, #44]	@ (80098e4 <global_stdio_init.part.0+0x30>)
 80098b8:	4c0b      	ldr	r4, [pc, #44]	@ (80098e8 <global_stdio_init.part.0+0x34>)
 80098ba:	4a0c      	ldr	r2, [pc, #48]	@ (80098ec <global_stdio_init.part.0+0x38>)
 80098bc:	601a      	str	r2, [r3, #0]
 80098be:	4620      	mov	r0, r4
 80098c0:	2200      	movs	r2, #0
 80098c2:	2104      	movs	r1, #4
 80098c4:	f7ff ff94 	bl	80097f0 <std>
 80098c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80098cc:	2201      	movs	r2, #1
 80098ce:	2109      	movs	r1, #9
 80098d0:	f7ff ff8e 	bl	80097f0 <std>
 80098d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80098d8:	2202      	movs	r2, #2
 80098da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098de:	2112      	movs	r1, #18
 80098e0:	f7ff bf86 	b.w	80097f0 <std>
 80098e4:	200013fc 	.word	0x200013fc
 80098e8:	200012c4 	.word	0x200012c4
 80098ec:	0800985d 	.word	0x0800985d

080098f0 <__sfp_lock_acquire>:
 80098f0:	4801      	ldr	r0, [pc, #4]	@ (80098f8 <__sfp_lock_acquire+0x8>)
 80098f2:	f000 ba62 	b.w	8009dba <__retarget_lock_acquire_recursive>
 80098f6:	bf00      	nop
 80098f8:	20001405 	.word	0x20001405

080098fc <__sfp_lock_release>:
 80098fc:	4801      	ldr	r0, [pc, #4]	@ (8009904 <__sfp_lock_release+0x8>)
 80098fe:	f000 ba5d 	b.w	8009dbc <__retarget_lock_release_recursive>
 8009902:	bf00      	nop
 8009904:	20001405 	.word	0x20001405

08009908 <__sinit>:
 8009908:	b510      	push	{r4, lr}
 800990a:	4604      	mov	r4, r0
 800990c:	f7ff fff0 	bl	80098f0 <__sfp_lock_acquire>
 8009910:	6a23      	ldr	r3, [r4, #32]
 8009912:	b11b      	cbz	r3, 800991c <__sinit+0x14>
 8009914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009918:	f7ff bff0 	b.w	80098fc <__sfp_lock_release>
 800991c:	4b04      	ldr	r3, [pc, #16]	@ (8009930 <__sinit+0x28>)
 800991e:	6223      	str	r3, [r4, #32]
 8009920:	4b04      	ldr	r3, [pc, #16]	@ (8009934 <__sinit+0x2c>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d1f5      	bne.n	8009914 <__sinit+0xc>
 8009928:	f7ff ffc4 	bl	80098b4 <global_stdio_init.part.0>
 800992c:	e7f2      	b.n	8009914 <__sinit+0xc>
 800992e:	bf00      	nop
 8009930:	08009875 	.word	0x08009875
 8009934:	200013fc 	.word	0x200013fc

08009938 <_fwalk_sglue>:
 8009938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800993c:	4607      	mov	r7, r0
 800993e:	4688      	mov	r8, r1
 8009940:	4614      	mov	r4, r2
 8009942:	2600      	movs	r6, #0
 8009944:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009948:	f1b9 0901 	subs.w	r9, r9, #1
 800994c:	d505      	bpl.n	800995a <_fwalk_sglue+0x22>
 800994e:	6824      	ldr	r4, [r4, #0]
 8009950:	2c00      	cmp	r4, #0
 8009952:	d1f7      	bne.n	8009944 <_fwalk_sglue+0xc>
 8009954:	4630      	mov	r0, r6
 8009956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800995a:	89ab      	ldrh	r3, [r5, #12]
 800995c:	2b01      	cmp	r3, #1
 800995e:	d907      	bls.n	8009970 <_fwalk_sglue+0x38>
 8009960:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009964:	3301      	adds	r3, #1
 8009966:	d003      	beq.n	8009970 <_fwalk_sglue+0x38>
 8009968:	4629      	mov	r1, r5
 800996a:	4638      	mov	r0, r7
 800996c:	47c0      	blx	r8
 800996e:	4306      	orrs	r6, r0
 8009970:	3568      	adds	r5, #104	@ 0x68
 8009972:	e7e9      	b.n	8009948 <_fwalk_sglue+0x10>

08009974 <iprintf>:
 8009974:	b40f      	push	{r0, r1, r2, r3}
 8009976:	b507      	push	{r0, r1, r2, lr}
 8009978:	4906      	ldr	r1, [pc, #24]	@ (8009994 <iprintf+0x20>)
 800997a:	ab04      	add	r3, sp, #16
 800997c:	6808      	ldr	r0, [r1, #0]
 800997e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009982:	6881      	ldr	r1, [r0, #8]
 8009984:	9301      	str	r3, [sp, #4]
 8009986:	f001 fd27 	bl	800b3d8 <_vfiprintf_r>
 800998a:	b003      	add	sp, #12
 800998c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009990:	b004      	add	sp, #16
 8009992:	4770      	bx	lr
 8009994:	20000030 	.word	0x20000030

08009998 <_puts_r>:
 8009998:	6a03      	ldr	r3, [r0, #32]
 800999a:	b570      	push	{r4, r5, r6, lr}
 800999c:	6884      	ldr	r4, [r0, #8]
 800999e:	4605      	mov	r5, r0
 80099a0:	460e      	mov	r6, r1
 80099a2:	b90b      	cbnz	r3, 80099a8 <_puts_r+0x10>
 80099a4:	f7ff ffb0 	bl	8009908 <__sinit>
 80099a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099aa:	07db      	lsls	r3, r3, #31
 80099ac:	d405      	bmi.n	80099ba <_puts_r+0x22>
 80099ae:	89a3      	ldrh	r3, [r4, #12]
 80099b0:	0598      	lsls	r0, r3, #22
 80099b2:	d402      	bmi.n	80099ba <_puts_r+0x22>
 80099b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099b6:	f000 fa00 	bl	8009dba <__retarget_lock_acquire_recursive>
 80099ba:	89a3      	ldrh	r3, [r4, #12]
 80099bc:	0719      	lsls	r1, r3, #28
 80099be:	d502      	bpl.n	80099c6 <_puts_r+0x2e>
 80099c0:	6923      	ldr	r3, [r4, #16]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d135      	bne.n	8009a32 <_puts_r+0x9a>
 80099c6:	4621      	mov	r1, r4
 80099c8:	4628      	mov	r0, r5
 80099ca:	f000 f8c5 	bl	8009b58 <__swsetup_r>
 80099ce:	b380      	cbz	r0, 8009a32 <_puts_r+0x9a>
 80099d0:	f04f 35ff 	mov.w	r5, #4294967295
 80099d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099d6:	07da      	lsls	r2, r3, #31
 80099d8:	d405      	bmi.n	80099e6 <_puts_r+0x4e>
 80099da:	89a3      	ldrh	r3, [r4, #12]
 80099dc:	059b      	lsls	r3, r3, #22
 80099de:	d402      	bmi.n	80099e6 <_puts_r+0x4e>
 80099e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099e2:	f000 f9eb 	bl	8009dbc <__retarget_lock_release_recursive>
 80099e6:	4628      	mov	r0, r5
 80099e8:	bd70      	pop	{r4, r5, r6, pc}
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	da04      	bge.n	80099f8 <_puts_r+0x60>
 80099ee:	69a2      	ldr	r2, [r4, #24]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	dc17      	bgt.n	8009a24 <_puts_r+0x8c>
 80099f4:	290a      	cmp	r1, #10
 80099f6:	d015      	beq.n	8009a24 <_puts_r+0x8c>
 80099f8:	6823      	ldr	r3, [r4, #0]
 80099fa:	1c5a      	adds	r2, r3, #1
 80099fc:	6022      	str	r2, [r4, #0]
 80099fe:	7019      	strb	r1, [r3, #0]
 8009a00:	68a3      	ldr	r3, [r4, #8]
 8009a02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a06:	3b01      	subs	r3, #1
 8009a08:	60a3      	str	r3, [r4, #8]
 8009a0a:	2900      	cmp	r1, #0
 8009a0c:	d1ed      	bne.n	80099ea <_puts_r+0x52>
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	da11      	bge.n	8009a36 <_puts_r+0x9e>
 8009a12:	4622      	mov	r2, r4
 8009a14:	210a      	movs	r1, #10
 8009a16:	4628      	mov	r0, r5
 8009a18:	f000 f85f 	bl	8009ada <__swbuf_r>
 8009a1c:	3001      	adds	r0, #1
 8009a1e:	d0d7      	beq.n	80099d0 <_puts_r+0x38>
 8009a20:	250a      	movs	r5, #10
 8009a22:	e7d7      	b.n	80099d4 <_puts_r+0x3c>
 8009a24:	4622      	mov	r2, r4
 8009a26:	4628      	mov	r0, r5
 8009a28:	f000 f857 	bl	8009ada <__swbuf_r>
 8009a2c:	3001      	adds	r0, #1
 8009a2e:	d1e7      	bne.n	8009a00 <_puts_r+0x68>
 8009a30:	e7ce      	b.n	80099d0 <_puts_r+0x38>
 8009a32:	3e01      	subs	r6, #1
 8009a34:	e7e4      	b.n	8009a00 <_puts_r+0x68>
 8009a36:	6823      	ldr	r3, [r4, #0]
 8009a38:	1c5a      	adds	r2, r3, #1
 8009a3a:	6022      	str	r2, [r4, #0]
 8009a3c:	220a      	movs	r2, #10
 8009a3e:	701a      	strb	r2, [r3, #0]
 8009a40:	e7ee      	b.n	8009a20 <_puts_r+0x88>
	...

08009a44 <puts>:
 8009a44:	4b02      	ldr	r3, [pc, #8]	@ (8009a50 <puts+0xc>)
 8009a46:	4601      	mov	r1, r0
 8009a48:	6818      	ldr	r0, [r3, #0]
 8009a4a:	f7ff bfa5 	b.w	8009998 <_puts_r>
 8009a4e:	bf00      	nop
 8009a50:	20000030 	.word	0x20000030

08009a54 <__sread>:
 8009a54:	b510      	push	{r4, lr}
 8009a56:	460c      	mov	r4, r1
 8009a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a5c:	f000 f95e 	bl	8009d1c <_read_r>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	bfab      	itete	ge
 8009a64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009a66:	89a3      	ldrhlt	r3, [r4, #12]
 8009a68:	181b      	addge	r3, r3, r0
 8009a6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009a6e:	bfac      	ite	ge
 8009a70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009a72:	81a3      	strhlt	r3, [r4, #12]
 8009a74:	bd10      	pop	{r4, pc}

08009a76 <__swrite>:
 8009a76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a7a:	461f      	mov	r7, r3
 8009a7c:	898b      	ldrh	r3, [r1, #12]
 8009a7e:	05db      	lsls	r3, r3, #23
 8009a80:	4605      	mov	r5, r0
 8009a82:	460c      	mov	r4, r1
 8009a84:	4616      	mov	r6, r2
 8009a86:	d505      	bpl.n	8009a94 <__swrite+0x1e>
 8009a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f000 f932 	bl	8009cf8 <_lseek_r>
 8009a94:	89a3      	ldrh	r3, [r4, #12]
 8009a96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	4632      	mov	r2, r6
 8009aa2:	463b      	mov	r3, r7
 8009aa4:	4628      	mov	r0, r5
 8009aa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009aaa:	f000 b949 	b.w	8009d40 <_write_r>

08009aae <__sseek>:
 8009aae:	b510      	push	{r4, lr}
 8009ab0:	460c      	mov	r4, r1
 8009ab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ab6:	f000 f91f 	bl	8009cf8 <_lseek_r>
 8009aba:	1c43      	adds	r3, r0, #1
 8009abc:	89a3      	ldrh	r3, [r4, #12]
 8009abe:	bf15      	itete	ne
 8009ac0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009ac2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009ac6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009aca:	81a3      	strheq	r3, [r4, #12]
 8009acc:	bf18      	it	ne
 8009ace:	81a3      	strhne	r3, [r4, #12]
 8009ad0:	bd10      	pop	{r4, pc}

08009ad2 <__sclose>:
 8009ad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ad6:	f000 b8a1 	b.w	8009c1c <_close_r>

08009ada <__swbuf_r>:
 8009ada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009adc:	460e      	mov	r6, r1
 8009ade:	4614      	mov	r4, r2
 8009ae0:	4605      	mov	r5, r0
 8009ae2:	b118      	cbz	r0, 8009aec <__swbuf_r+0x12>
 8009ae4:	6a03      	ldr	r3, [r0, #32]
 8009ae6:	b90b      	cbnz	r3, 8009aec <__swbuf_r+0x12>
 8009ae8:	f7ff ff0e 	bl	8009908 <__sinit>
 8009aec:	69a3      	ldr	r3, [r4, #24]
 8009aee:	60a3      	str	r3, [r4, #8]
 8009af0:	89a3      	ldrh	r3, [r4, #12]
 8009af2:	071a      	lsls	r2, r3, #28
 8009af4:	d501      	bpl.n	8009afa <__swbuf_r+0x20>
 8009af6:	6923      	ldr	r3, [r4, #16]
 8009af8:	b943      	cbnz	r3, 8009b0c <__swbuf_r+0x32>
 8009afa:	4621      	mov	r1, r4
 8009afc:	4628      	mov	r0, r5
 8009afe:	f000 f82b 	bl	8009b58 <__swsetup_r>
 8009b02:	b118      	cbz	r0, 8009b0c <__swbuf_r+0x32>
 8009b04:	f04f 37ff 	mov.w	r7, #4294967295
 8009b08:	4638      	mov	r0, r7
 8009b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b0c:	6823      	ldr	r3, [r4, #0]
 8009b0e:	6922      	ldr	r2, [r4, #16]
 8009b10:	1a98      	subs	r0, r3, r2
 8009b12:	6963      	ldr	r3, [r4, #20]
 8009b14:	b2f6      	uxtb	r6, r6
 8009b16:	4283      	cmp	r3, r0
 8009b18:	4637      	mov	r7, r6
 8009b1a:	dc05      	bgt.n	8009b28 <__swbuf_r+0x4e>
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	4628      	mov	r0, r5
 8009b20:	f001 fdf6 	bl	800b710 <_fflush_r>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	d1ed      	bne.n	8009b04 <__swbuf_r+0x2a>
 8009b28:	68a3      	ldr	r3, [r4, #8]
 8009b2a:	3b01      	subs	r3, #1
 8009b2c:	60a3      	str	r3, [r4, #8]
 8009b2e:	6823      	ldr	r3, [r4, #0]
 8009b30:	1c5a      	adds	r2, r3, #1
 8009b32:	6022      	str	r2, [r4, #0]
 8009b34:	701e      	strb	r6, [r3, #0]
 8009b36:	6962      	ldr	r2, [r4, #20]
 8009b38:	1c43      	adds	r3, r0, #1
 8009b3a:	429a      	cmp	r2, r3
 8009b3c:	d004      	beq.n	8009b48 <__swbuf_r+0x6e>
 8009b3e:	89a3      	ldrh	r3, [r4, #12]
 8009b40:	07db      	lsls	r3, r3, #31
 8009b42:	d5e1      	bpl.n	8009b08 <__swbuf_r+0x2e>
 8009b44:	2e0a      	cmp	r6, #10
 8009b46:	d1df      	bne.n	8009b08 <__swbuf_r+0x2e>
 8009b48:	4621      	mov	r1, r4
 8009b4a:	4628      	mov	r0, r5
 8009b4c:	f001 fde0 	bl	800b710 <_fflush_r>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	d0d9      	beq.n	8009b08 <__swbuf_r+0x2e>
 8009b54:	e7d6      	b.n	8009b04 <__swbuf_r+0x2a>
	...

08009b58 <__swsetup_r>:
 8009b58:	b538      	push	{r3, r4, r5, lr}
 8009b5a:	4b29      	ldr	r3, [pc, #164]	@ (8009c00 <__swsetup_r+0xa8>)
 8009b5c:	4605      	mov	r5, r0
 8009b5e:	6818      	ldr	r0, [r3, #0]
 8009b60:	460c      	mov	r4, r1
 8009b62:	b118      	cbz	r0, 8009b6c <__swsetup_r+0x14>
 8009b64:	6a03      	ldr	r3, [r0, #32]
 8009b66:	b90b      	cbnz	r3, 8009b6c <__swsetup_r+0x14>
 8009b68:	f7ff fece 	bl	8009908 <__sinit>
 8009b6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b70:	0719      	lsls	r1, r3, #28
 8009b72:	d422      	bmi.n	8009bba <__swsetup_r+0x62>
 8009b74:	06da      	lsls	r2, r3, #27
 8009b76:	d407      	bmi.n	8009b88 <__swsetup_r+0x30>
 8009b78:	2209      	movs	r2, #9
 8009b7a:	602a      	str	r2, [r5, #0]
 8009b7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b80:	81a3      	strh	r3, [r4, #12]
 8009b82:	f04f 30ff 	mov.w	r0, #4294967295
 8009b86:	e033      	b.n	8009bf0 <__swsetup_r+0x98>
 8009b88:	0758      	lsls	r0, r3, #29
 8009b8a:	d512      	bpl.n	8009bb2 <__swsetup_r+0x5a>
 8009b8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b8e:	b141      	cbz	r1, 8009ba2 <__swsetup_r+0x4a>
 8009b90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b94:	4299      	cmp	r1, r3
 8009b96:	d002      	beq.n	8009b9e <__swsetup_r+0x46>
 8009b98:	4628      	mov	r0, r5
 8009b9a:	f000 ff79 	bl	800aa90 <_free_r>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ba2:	89a3      	ldrh	r3, [r4, #12]
 8009ba4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ba8:	81a3      	strh	r3, [r4, #12]
 8009baa:	2300      	movs	r3, #0
 8009bac:	6063      	str	r3, [r4, #4]
 8009bae:	6923      	ldr	r3, [r4, #16]
 8009bb0:	6023      	str	r3, [r4, #0]
 8009bb2:	89a3      	ldrh	r3, [r4, #12]
 8009bb4:	f043 0308 	orr.w	r3, r3, #8
 8009bb8:	81a3      	strh	r3, [r4, #12]
 8009bba:	6923      	ldr	r3, [r4, #16]
 8009bbc:	b94b      	cbnz	r3, 8009bd2 <__swsetup_r+0x7a>
 8009bbe:	89a3      	ldrh	r3, [r4, #12]
 8009bc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009bc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bc8:	d003      	beq.n	8009bd2 <__swsetup_r+0x7a>
 8009bca:	4621      	mov	r1, r4
 8009bcc:	4628      	mov	r0, r5
 8009bce:	f001 fded 	bl	800b7ac <__smakebuf_r>
 8009bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bd6:	f013 0201 	ands.w	r2, r3, #1
 8009bda:	d00a      	beq.n	8009bf2 <__swsetup_r+0x9a>
 8009bdc:	2200      	movs	r2, #0
 8009bde:	60a2      	str	r2, [r4, #8]
 8009be0:	6962      	ldr	r2, [r4, #20]
 8009be2:	4252      	negs	r2, r2
 8009be4:	61a2      	str	r2, [r4, #24]
 8009be6:	6922      	ldr	r2, [r4, #16]
 8009be8:	b942      	cbnz	r2, 8009bfc <__swsetup_r+0xa4>
 8009bea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009bee:	d1c5      	bne.n	8009b7c <__swsetup_r+0x24>
 8009bf0:	bd38      	pop	{r3, r4, r5, pc}
 8009bf2:	0799      	lsls	r1, r3, #30
 8009bf4:	bf58      	it	pl
 8009bf6:	6962      	ldrpl	r2, [r4, #20]
 8009bf8:	60a2      	str	r2, [r4, #8]
 8009bfa:	e7f4      	b.n	8009be6 <__swsetup_r+0x8e>
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	e7f7      	b.n	8009bf0 <__swsetup_r+0x98>
 8009c00:	20000030 	.word	0x20000030

08009c04 <memset>:
 8009c04:	4402      	add	r2, r0
 8009c06:	4603      	mov	r3, r0
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d100      	bne.n	8009c0e <memset+0xa>
 8009c0c:	4770      	bx	lr
 8009c0e:	f803 1b01 	strb.w	r1, [r3], #1
 8009c12:	e7f9      	b.n	8009c08 <memset+0x4>

08009c14 <_localeconv_r>:
 8009c14:	4800      	ldr	r0, [pc, #0]	@ (8009c18 <_localeconv_r+0x4>)
 8009c16:	4770      	bx	lr
 8009c18:	20000170 	.word	0x20000170

08009c1c <_close_r>:
 8009c1c:	b538      	push	{r3, r4, r5, lr}
 8009c1e:	4d06      	ldr	r5, [pc, #24]	@ (8009c38 <_close_r+0x1c>)
 8009c20:	2300      	movs	r3, #0
 8009c22:	4604      	mov	r4, r0
 8009c24:	4608      	mov	r0, r1
 8009c26:	602b      	str	r3, [r5, #0]
 8009c28:	f7f7 ffd6 	bl	8001bd8 <_close>
 8009c2c:	1c43      	adds	r3, r0, #1
 8009c2e:	d102      	bne.n	8009c36 <_close_r+0x1a>
 8009c30:	682b      	ldr	r3, [r5, #0]
 8009c32:	b103      	cbz	r3, 8009c36 <_close_r+0x1a>
 8009c34:	6023      	str	r3, [r4, #0]
 8009c36:	bd38      	pop	{r3, r4, r5, pc}
 8009c38:	20001400 	.word	0x20001400

08009c3c <_reclaim_reent>:
 8009c3c:	4b2d      	ldr	r3, [pc, #180]	@ (8009cf4 <_reclaim_reent+0xb8>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4283      	cmp	r3, r0
 8009c42:	b570      	push	{r4, r5, r6, lr}
 8009c44:	4604      	mov	r4, r0
 8009c46:	d053      	beq.n	8009cf0 <_reclaim_reent+0xb4>
 8009c48:	69c3      	ldr	r3, [r0, #28]
 8009c4a:	b31b      	cbz	r3, 8009c94 <_reclaim_reent+0x58>
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	b163      	cbz	r3, 8009c6a <_reclaim_reent+0x2e>
 8009c50:	2500      	movs	r5, #0
 8009c52:	69e3      	ldr	r3, [r4, #28]
 8009c54:	68db      	ldr	r3, [r3, #12]
 8009c56:	5959      	ldr	r1, [r3, r5]
 8009c58:	b9b1      	cbnz	r1, 8009c88 <_reclaim_reent+0x4c>
 8009c5a:	3504      	adds	r5, #4
 8009c5c:	2d80      	cmp	r5, #128	@ 0x80
 8009c5e:	d1f8      	bne.n	8009c52 <_reclaim_reent+0x16>
 8009c60:	69e3      	ldr	r3, [r4, #28]
 8009c62:	4620      	mov	r0, r4
 8009c64:	68d9      	ldr	r1, [r3, #12]
 8009c66:	f000 ff13 	bl	800aa90 <_free_r>
 8009c6a:	69e3      	ldr	r3, [r4, #28]
 8009c6c:	6819      	ldr	r1, [r3, #0]
 8009c6e:	b111      	cbz	r1, 8009c76 <_reclaim_reent+0x3a>
 8009c70:	4620      	mov	r0, r4
 8009c72:	f000 ff0d 	bl	800aa90 <_free_r>
 8009c76:	69e3      	ldr	r3, [r4, #28]
 8009c78:	689d      	ldr	r5, [r3, #8]
 8009c7a:	b15d      	cbz	r5, 8009c94 <_reclaim_reent+0x58>
 8009c7c:	4629      	mov	r1, r5
 8009c7e:	4620      	mov	r0, r4
 8009c80:	682d      	ldr	r5, [r5, #0]
 8009c82:	f000 ff05 	bl	800aa90 <_free_r>
 8009c86:	e7f8      	b.n	8009c7a <_reclaim_reent+0x3e>
 8009c88:	680e      	ldr	r6, [r1, #0]
 8009c8a:	4620      	mov	r0, r4
 8009c8c:	f000 ff00 	bl	800aa90 <_free_r>
 8009c90:	4631      	mov	r1, r6
 8009c92:	e7e1      	b.n	8009c58 <_reclaim_reent+0x1c>
 8009c94:	6961      	ldr	r1, [r4, #20]
 8009c96:	b111      	cbz	r1, 8009c9e <_reclaim_reent+0x62>
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f000 fef9 	bl	800aa90 <_free_r>
 8009c9e:	69e1      	ldr	r1, [r4, #28]
 8009ca0:	b111      	cbz	r1, 8009ca8 <_reclaim_reent+0x6c>
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	f000 fef4 	bl	800aa90 <_free_r>
 8009ca8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009caa:	b111      	cbz	r1, 8009cb2 <_reclaim_reent+0x76>
 8009cac:	4620      	mov	r0, r4
 8009cae:	f000 feef 	bl	800aa90 <_free_r>
 8009cb2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cb4:	b111      	cbz	r1, 8009cbc <_reclaim_reent+0x80>
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f000 feea 	bl	800aa90 <_free_r>
 8009cbc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009cbe:	b111      	cbz	r1, 8009cc6 <_reclaim_reent+0x8a>
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	f000 fee5 	bl	800aa90 <_free_r>
 8009cc6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009cc8:	b111      	cbz	r1, 8009cd0 <_reclaim_reent+0x94>
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f000 fee0 	bl	800aa90 <_free_r>
 8009cd0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009cd2:	b111      	cbz	r1, 8009cda <_reclaim_reent+0x9e>
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	f000 fedb 	bl	800aa90 <_free_r>
 8009cda:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009cdc:	b111      	cbz	r1, 8009ce4 <_reclaim_reent+0xa8>
 8009cde:	4620      	mov	r0, r4
 8009ce0:	f000 fed6 	bl	800aa90 <_free_r>
 8009ce4:	6a23      	ldr	r3, [r4, #32]
 8009ce6:	b11b      	cbz	r3, 8009cf0 <_reclaim_reent+0xb4>
 8009ce8:	4620      	mov	r0, r4
 8009cea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009cee:	4718      	bx	r3
 8009cf0:	bd70      	pop	{r4, r5, r6, pc}
 8009cf2:	bf00      	nop
 8009cf4:	20000030 	.word	0x20000030

08009cf8 <_lseek_r>:
 8009cf8:	b538      	push	{r3, r4, r5, lr}
 8009cfa:	4d07      	ldr	r5, [pc, #28]	@ (8009d18 <_lseek_r+0x20>)
 8009cfc:	4604      	mov	r4, r0
 8009cfe:	4608      	mov	r0, r1
 8009d00:	4611      	mov	r1, r2
 8009d02:	2200      	movs	r2, #0
 8009d04:	602a      	str	r2, [r5, #0]
 8009d06:	461a      	mov	r2, r3
 8009d08:	f7f7 ff8d 	bl	8001c26 <_lseek>
 8009d0c:	1c43      	adds	r3, r0, #1
 8009d0e:	d102      	bne.n	8009d16 <_lseek_r+0x1e>
 8009d10:	682b      	ldr	r3, [r5, #0]
 8009d12:	b103      	cbz	r3, 8009d16 <_lseek_r+0x1e>
 8009d14:	6023      	str	r3, [r4, #0]
 8009d16:	bd38      	pop	{r3, r4, r5, pc}
 8009d18:	20001400 	.word	0x20001400

08009d1c <_read_r>:
 8009d1c:	b538      	push	{r3, r4, r5, lr}
 8009d1e:	4d07      	ldr	r5, [pc, #28]	@ (8009d3c <_read_r+0x20>)
 8009d20:	4604      	mov	r4, r0
 8009d22:	4608      	mov	r0, r1
 8009d24:	4611      	mov	r1, r2
 8009d26:	2200      	movs	r2, #0
 8009d28:	602a      	str	r2, [r5, #0]
 8009d2a:	461a      	mov	r2, r3
 8009d2c:	f7f7 ff1b 	bl	8001b66 <_read>
 8009d30:	1c43      	adds	r3, r0, #1
 8009d32:	d102      	bne.n	8009d3a <_read_r+0x1e>
 8009d34:	682b      	ldr	r3, [r5, #0]
 8009d36:	b103      	cbz	r3, 8009d3a <_read_r+0x1e>
 8009d38:	6023      	str	r3, [r4, #0]
 8009d3a:	bd38      	pop	{r3, r4, r5, pc}
 8009d3c:	20001400 	.word	0x20001400

08009d40 <_write_r>:
 8009d40:	b538      	push	{r3, r4, r5, lr}
 8009d42:	4d07      	ldr	r5, [pc, #28]	@ (8009d60 <_write_r+0x20>)
 8009d44:	4604      	mov	r4, r0
 8009d46:	4608      	mov	r0, r1
 8009d48:	4611      	mov	r1, r2
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	602a      	str	r2, [r5, #0]
 8009d4e:	461a      	mov	r2, r3
 8009d50:	f7f7 ff26 	bl	8001ba0 <_write>
 8009d54:	1c43      	adds	r3, r0, #1
 8009d56:	d102      	bne.n	8009d5e <_write_r+0x1e>
 8009d58:	682b      	ldr	r3, [r5, #0]
 8009d5a:	b103      	cbz	r3, 8009d5e <_write_r+0x1e>
 8009d5c:	6023      	str	r3, [r4, #0]
 8009d5e:	bd38      	pop	{r3, r4, r5, pc}
 8009d60:	20001400 	.word	0x20001400

08009d64 <__errno>:
 8009d64:	4b01      	ldr	r3, [pc, #4]	@ (8009d6c <__errno+0x8>)
 8009d66:	6818      	ldr	r0, [r3, #0]
 8009d68:	4770      	bx	lr
 8009d6a:	bf00      	nop
 8009d6c:	20000030 	.word	0x20000030

08009d70 <__libc_init_array>:
 8009d70:	b570      	push	{r4, r5, r6, lr}
 8009d72:	4d0d      	ldr	r5, [pc, #52]	@ (8009da8 <__libc_init_array+0x38>)
 8009d74:	4c0d      	ldr	r4, [pc, #52]	@ (8009dac <__libc_init_array+0x3c>)
 8009d76:	1b64      	subs	r4, r4, r5
 8009d78:	10a4      	asrs	r4, r4, #2
 8009d7a:	2600      	movs	r6, #0
 8009d7c:	42a6      	cmp	r6, r4
 8009d7e:	d109      	bne.n	8009d94 <__libc_init_array+0x24>
 8009d80:	4d0b      	ldr	r5, [pc, #44]	@ (8009db0 <__libc_init_array+0x40>)
 8009d82:	4c0c      	ldr	r4, [pc, #48]	@ (8009db4 <__libc_init_array+0x44>)
 8009d84:	f002 fba4 	bl	800c4d0 <_init>
 8009d88:	1b64      	subs	r4, r4, r5
 8009d8a:	10a4      	asrs	r4, r4, #2
 8009d8c:	2600      	movs	r6, #0
 8009d8e:	42a6      	cmp	r6, r4
 8009d90:	d105      	bne.n	8009d9e <__libc_init_array+0x2e>
 8009d92:	bd70      	pop	{r4, r5, r6, pc}
 8009d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d98:	4798      	blx	r3
 8009d9a:	3601      	adds	r6, #1
 8009d9c:	e7ee      	b.n	8009d7c <__libc_init_array+0xc>
 8009d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009da2:	4798      	blx	r3
 8009da4:	3601      	adds	r6, #1
 8009da6:	e7f2      	b.n	8009d8e <__libc_init_array+0x1e>
 8009da8:	0800ced8 	.word	0x0800ced8
 8009dac:	0800ced8 	.word	0x0800ced8
 8009db0:	0800ced8 	.word	0x0800ced8
 8009db4:	0800cedc 	.word	0x0800cedc

08009db8 <__retarget_lock_init_recursive>:
 8009db8:	4770      	bx	lr

08009dba <__retarget_lock_acquire_recursive>:
 8009dba:	4770      	bx	lr

08009dbc <__retarget_lock_release_recursive>:
 8009dbc:	4770      	bx	lr

08009dbe <memcpy>:
 8009dbe:	440a      	add	r2, r1
 8009dc0:	4291      	cmp	r1, r2
 8009dc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8009dc6:	d100      	bne.n	8009dca <memcpy+0xc>
 8009dc8:	4770      	bx	lr
 8009dca:	b510      	push	{r4, lr}
 8009dcc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dd4:	4291      	cmp	r1, r2
 8009dd6:	d1f9      	bne.n	8009dcc <memcpy+0xe>
 8009dd8:	bd10      	pop	{r4, pc}

08009dda <quorem>:
 8009dda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dde:	6903      	ldr	r3, [r0, #16]
 8009de0:	690c      	ldr	r4, [r1, #16]
 8009de2:	42a3      	cmp	r3, r4
 8009de4:	4607      	mov	r7, r0
 8009de6:	db7e      	blt.n	8009ee6 <quorem+0x10c>
 8009de8:	3c01      	subs	r4, #1
 8009dea:	f101 0814 	add.w	r8, r1, #20
 8009dee:	00a3      	lsls	r3, r4, #2
 8009df0:	f100 0514 	add.w	r5, r0, #20
 8009df4:	9300      	str	r3, [sp, #0]
 8009df6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dfa:	9301      	str	r3, [sp, #4]
 8009dfc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009e00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e04:	3301      	adds	r3, #1
 8009e06:	429a      	cmp	r2, r3
 8009e08:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009e0c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009e10:	d32e      	bcc.n	8009e70 <quorem+0x96>
 8009e12:	f04f 0a00 	mov.w	sl, #0
 8009e16:	46c4      	mov	ip, r8
 8009e18:	46ae      	mov	lr, r5
 8009e1a:	46d3      	mov	fp, sl
 8009e1c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009e20:	b298      	uxth	r0, r3
 8009e22:	fb06 a000 	mla	r0, r6, r0, sl
 8009e26:	0c02      	lsrs	r2, r0, #16
 8009e28:	0c1b      	lsrs	r3, r3, #16
 8009e2a:	fb06 2303 	mla	r3, r6, r3, r2
 8009e2e:	f8de 2000 	ldr.w	r2, [lr]
 8009e32:	b280      	uxth	r0, r0
 8009e34:	b292      	uxth	r2, r2
 8009e36:	1a12      	subs	r2, r2, r0
 8009e38:	445a      	add	r2, fp
 8009e3a:	f8de 0000 	ldr.w	r0, [lr]
 8009e3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009e48:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009e4c:	b292      	uxth	r2, r2
 8009e4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009e52:	45e1      	cmp	r9, ip
 8009e54:	f84e 2b04 	str.w	r2, [lr], #4
 8009e58:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009e5c:	d2de      	bcs.n	8009e1c <quorem+0x42>
 8009e5e:	9b00      	ldr	r3, [sp, #0]
 8009e60:	58eb      	ldr	r3, [r5, r3]
 8009e62:	b92b      	cbnz	r3, 8009e70 <quorem+0x96>
 8009e64:	9b01      	ldr	r3, [sp, #4]
 8009e66:	3b04      	subs	r3, #4
 8009e68:	429d      	cmp	r5, r3
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	d32f      	bcc.n	8009ece <quorem+0xf4>
 8009e6e:	613c      	str	r4, [r7, #16]
 8009e70:	4638      	mov	r0, r7
 8009e72:	f001 f97f 	bl	800b174 <__mcmp>
 8009e76:	2800      	cmp	r0, #0
 8009e78:	db25      	blt.n	8009ec6 <quorem+0xec>
 8009e7a:	4629      	mov	r1, r5
 8009e7c:	2000      	movs	r0, #0
 8009e7e:	f858 2b04 	ldr.w	r2, [r8], #4
 8009e82:	f8d1 c000 	ldr.w	ip, [r1]
 8009e86:	fa1f fe82 	uxth.w	lr, r2
 8009e8a:	fa1f f38c 	uxth.w	r3, ip
 8009e8e:	eba3 030e 	sub.w	r3, r3, lr
 8009e92:	4403      	add	r3, r0
 8009e94:	0c12      	lsrs	r2, r2, #16
 8009e96:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009e9a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ea4:	45c1      	cmp	r9, r8
 8009ea6:	f841 3b04 	str.w	r3, [r1], #4
 8009eaa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009eae:	d2e6      	bcs.n	8009e7e <quorem+0xa4>
 8009eb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009eb4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009eb8:	b922      	cbnz	r2, 8009ec4 <quorem+0xea>
 8009eba:	3b04      	subs	r3, #4
 8009ebc:	429d      	cmp	r5, r3
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	d30b      	bcc.n	8009eda <quorem+0x100>
 8009ec2:	613c      	str	r4, [r7, #16]
 8009ec4:	3601      	adds	r6, #1
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	b003      	add	sp, #12
 8009eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ece:	6812      	ldr	r2, [r2, #0]
 8009ed0:	3b04      	subs	r3, #4
 8009ed2:	2a00      	cmp	r2, #0
 8009ed4:	d1cb      	bne.n	8009e6e <quorem+0x94>
 8009ed6:	3c01      	subs	r4, #1
 8009ed8:	e7c6      	b.n	8009e68 <quorem+0x8e>
 8009eda:	6812      	ldr	r2, [r2, #0]
 8009edc:	3b04      	subs	r3, #4
 8009ede:	2a00      	cmp	r2, #0
 8009ee0:	d1ef      	bne.n	8009ec2 <quorem+0xe8>
 8009ee2:	3c01      	subs	r4, #1
 8009ee4:	e7ea      	b.n	8009ebc <quorem+0xe2>
 8009ee6:	2000      	movs	r0, #0
 8009ee8:	e7ee      	b.n	8009ec8 <quorem+0xee>
 8009eea:	0000      	movs	r0, r0
 8009eec:	0000      	movs	r0, r0
	...

08009ef0 <_dtoa_r>:
 8009ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ef4:	69c7      	ldr	r7, [r0, #28]
 8009ef6:	b097      	sub	sp, #92	@ 0x5c
 8009ef8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009efc:	ec55 4b10 	vmov	r4, r5, d0
 8009f00:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009f02:	9107      	str	r1, [sp, #28]
 8009f04:	4681      	mov	r9, r0
 8009f06:	920c      	str	r2, [sp, #48]	@ 0x30
 8009f08:	9311      	str	r3, [sp, #68]	@ 0x44
 8009f0a:	b97f      	cbnz	r7, 8009f2c <_dtoa_r+0x3c>
 8009f0c:	2010      	movs	r0, #16
 8009f0e:	f000 fe09 	bl	800ab24 <malloc>
 8009f12:	4602      	mov	r2, r0
 8009f14:	f8c9 001c 	str.w	r0, [r9, #28]
 8009f18:	b920      	cbnz	r0, 8009f24 <_dtoa_r+0x34>
 8009f1a:	4ba9      	ldr	r3, [pc, #676]	@ (800a1c0 <_dtoa_r+0x2d0>)
 8009f1c:	21ef      	movs	r1, #239	@ 0xef
 8009f1e:	48a9      	ldr	r0, [pc, #676]	@ (800a1c4 <_dtoa_r+0x2d4>)
 8009f20:	f001 fcb2 	bl	800b888 <__assert_func>
 8009f24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009f28:	6007      	str	r7, [r0, #0]
 8009f2a:	60c7      	str	r7, [r0, #12]
 8009f2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f30:	6819      	ldr	r1, [r3, #0]
 8009f32:	b159      	cbz	r1, 8009f4c <_dtoa_r+0x5c>
 8009f34:	685a      	ldr	r2, [r3, #4]
 8009f36:	604a      	str	r2, [r1, #4]
 8009f38:	2301      	movs	r3, #1
 8009f3a:	4093      	lsls	r3, r2
 8009f3c:	608b      	str	r3, [r1, #8]
 8009f3e:	4648      	mov	r0, r9
 8009f40:	f000 fee6 	bl	800ad10 <_Bfree>
 8009f44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	601a      	str	r2, [r3, #0]
 8009f4c:	1e2b      	subs	r3, r5, #0
 8009f4e:	bfb9      	ittee	lt
 8009f50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009f54:	9305      	strlt	r3, [sp, #20]
 8009f56:	2300      	movge	r3, #0
 8009f58:	6033      	strge	r3, [r6, #0]
 8009f5a:	9f05      	ldr	r7, [sp, #20]
 8009f5c:	4b9a      	ldr	r3, [pc, #616]	@ (800a1c8 <_dtoa_r+0x2d8>)
 8009f5e:	bfbc      	itt	lt
 8009f60:	2201      	movlt	r2, #1
 8009f62:	6032      	strlt	r2, [r6, #0]
 8009f64:	43bb      	bics	r3, r7
 8009f66:	d112      	bne.n	8009f8e <_dtoa_r+0x9e>
 8009f68:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009f6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009f6e:	6013      	str	r3, [r2, #0]
 8009f70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009f74:	4323      	orrs	r3, r4
 8009f76:	f000 855a 	beq.w	800aa2e <_dtoa_r+0xb3e>
 8009f7a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f7c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a1dc <_dtoa_r+0x2ec>
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	f000 855c 	beq.w	800aa3e <_dtoa_r+0xb4e>
 8009f86:	f10a 0303 	add.w	r3, sl, #3
 8009f8a:	f000 bd56 	b.w	800aa3a <_dtoa_r+0xb4a>
 8009f8e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009f92:	2200      	movs	r2, #0
 8009f94:	ec51 0b17 	vmov	r0, r1, d7
 8009f98:	2300      	movs	r3, #0
 8009f9a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009f9e:	f7f6 fd6b 	bl	8000a78 <__aeabi_dcmpeq>
 8009fa2:	4680      	mov	r8, r0
 8009fa4:	b158      	cbz	r0, 8009fbe <_dtoa_r+0xce>
 8009fa6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009fa8:	2301      	movs	r3, #1
 8009faa:	6013      	str	r3, [r2, #0]
 8009fac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009fae:	b113      	cbz	r3, 8009fb6 <_dtoa_r+0xc6>
 8009fb0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009fb2:	4b86      	ldr	r3, [pc, #536]	@ (800a1cc <_dtoa_r+0x2dc>)
 8009fb4:	6013      	str	r3, [r2, #0]
 8009fb6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a1e0 <_dtoa_r+0x2f0>
 8009fba:	f000 bd40 	b.w	800aa3e <_dtoa_r+0xb4e>
 8009fbe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009fc2:	aa14      	add	r2, sp, #80	@ 0x50
 8009fc4:	a915      	add	r1, sp, #84	@ 0x54
 8009fc6:	4648      	mov	r0, r9
 8009fc8:	f001 f984 	bl	800b2d4 <__d2b>
 8009fcc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009fd0:	9002      	str	r0, [sp, #8]
 8009fd2:	2e00      	cmp	r6, #0
 8009fd4:	d078      	beq.n	800a0c8 <_dtoa_r+0x1d8>
 8009fd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009fd8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009fdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fe0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009fe4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009fe8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009fec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009ff0:	4619      	mov	r1, r3
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	4b76      	ldr	r3, [pc, #472]	@ (800a1d0 <_dtoa_r+0x2e0>)
 8009ff6:	f7f6 f91f 	bl	8000238 <__aeabi_dsub>
 8009ffa:	a36b      	add	r3, pc, #428	@ (adr r3, 800a1a8 <_dtoa_r+0x2b8>)
 8009ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a000:	f7f6 fad2 	bl	80005a8 <__aeabi_dmul>
 800a004:	a36a      	add	r3, pc, #424	@ (adr r3, 800a1b0 <_dtoa_r+0x2c0>)
 800a006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a00a:	f7f6 f917 	bl	800023c <__adddf3>
 800a00e:	4604      	mov	r4, r0
 800a010:	4630      	mov	r0, r6
 800a012:	460d      	mov	r5, r1
 800a014:	f7f6 fa5e 	bl	80004d4 <__aeabi_i2d>
 800a018:	a367      	add	r3, pc, #412	@ (adr r3, 800a1b8 <_dtoa_r+0x2c8>)
 800a01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01e:	f7f6 fac3 	bl	80005a8 <__aeabi_dmul>
 800a022:	4602      	mov	r2, r0
 800a024:	460b      	mov	r3, r1
 800a026:	4620      	mov	r0, r4
 800a028:	4629      	mov	r1, r5
 800a02a:	f7f6 f907 	bl	800023c <__adddf3>
 800a02e:	4604      	mov	r4, r0
 800a030:	460d      	mov	r5, r1
 800a032:	f7f6 fd69 	bl	8000b08 <__aeabi_d2iz>
 800a036:	2200      	movs	r2, #0
 800a038:	4607      	mov	r7, r0
 800a03a:	2300      	movs	r3, #0
 800a03c:	4620      	mov	r0, r4
 800a03e:	4629      	mov	r1, r5
 800a040:	f7f6 fd24 	bl	8000a8c <__aeabi_dcmplt>
 800a044:	b140      	cbz	r0, 800a058 <_dtoa_r+0x168>
 800a046:	4638      	mov	r0, r7
 800a048:	f7f6 fa44 	bl	80004d4 <__aeabi_i2d>
 800a04c:	4622      	mov	r2, r4
 800a04e:	462b      	mov	r3, r5
 800a050:	f7f6 fd12 	bl	8000a78 <__aeabi_dcmpeq>
 800a054:	b900      	cbnz	r0, 800a058 <_dtoa_r+0x168>
 800a056:	3f01      	subs	r7, #1
 800a058:	2f16      	cmp	r7, #22
 800a05a:	d852      	bhi.n	800a102 <_dtoa_r+0x212>
 800a05c:	4b5d      	ldr	r3, [pc, #372]	@ (800a1d4 <_dtoa_r+0x2e4>)
 800a05e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a066:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a06a:	f7f6 fd0f 	bl	8000a8c <__aeabi_dcmplt>
 800a06e:	2800      	cmp	r0, #0
 800a070:	d049      	beq.n	800a106 <_dtoa_r+0x216>
 800a072:	3f01      	subs	r7, #1
 800a074:	2300      	movs	r3, #0
 800a076:	9310      	str	r3, [sp, #64]	@ 0x40
 800a078:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a07a:	1b9b      	subs	r3, r3, r6
 800a07c:	1e5a      	subs	r2, r3, #1
 800a07e:	bf45      	ittet	mi
 800a080:	f1c3 0301 	rsbmi	r3, r3, #1
 800a084:	9300      	strmi	r3, [sp, #0]
 800a086:	2300      	movpl	r3, #0
 800a088:	2300      	movmi	r3, #0
 800a08a:	9206      	str	r2, [sp, #24]
 800a08c:	bf54      	ite	pl
 800a08e:	9300      	strpl	r3, [sp, #0]
 800a090:	9306      	strmi	r3, [sp, #24]
 800a092:	2f00      	cmp	r7, #0
 800a094:	db39      	blt.n	800a10a <_dtoa_r+0x21a>
 800a096:	9b06      	ldr	r3, [sp, #24]
 800a098:	970d      	str	r7, [sp, #52]	@ 0x34
 800a09a:	443b      	add	r3, r7
 800a09c:	9306      	str	r3, [sp, #24]
 800a09e:	2300      	movs	r3, #0
 800a0a0:	9308      	str	r3, [sp, #32]
 800a0a2:	9b07      	ldr	r3, [sp, #28]
 800a0a4:	2b09      	cmp	r3, #9
 800a0a6:	d863      	bhi.n	800a170 <_dtoa_r+0x280>
 800a0a8:	2b05      	cmp	r3, #5
 800a0aa:	bfc4      	itt	gt
 800a0ac:	3b04      	subgt	r3, #4
 800a0ae:	9307      	strgt	r3, [sp, #28]
 800a0b0:	9b07      	ldr	r3, [sp, #28]
 800a0b2:	f1a3 0302 	sub.w	r3, r3, #2
 800a0b6:	bfcc      	ite	gt
 800a0b8:	2400      	movgt	r4, #0
 800a0ba:	2401      	movle	r4, #1
 800a0bc:	2b03      	cmp	r3, #3
 800a0be:	d863      	bhi.n	800a188 <_dtoa_r+0x298>
 800a0c0:	e8df f003 	tbb	[pc, r3]
 800a0c4:	2b375452 	.word	0x2b375452
 800a0c8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a0cc:	441e      	add	r6, r3
 800a0ce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a0d2:	2b20      	cmp	r3, #32
 800a0d4:	bfc1      	itttt	gt
 800a0d6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a0da:	409f      	lslgt	r7, r3
 800a0dc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a0e0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a0e4:	bfd6      	itet	le
 800a0e6:	f1c3 0320 	rsble	r3, r3, #32
 800a0ea:	ea47 0003 	orrgt.w	r0, r7, r3
 800a0ee:	fa04 f003 	lslle.w	r0, r4, r3
 800a0f2:	f7f6 f9df 	bl	80004b4 <__aeabi_ui2d>
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a0fc:	3e01      	subs	r6, #1
 800a0fe:	9212      	str	r2, [sp, #72]	@ 0x48
 800a100:	e776      	b.n	8009ff0 <_dtoa_r+0x100>
 800a102:	2301      	movs	r3, #1
 800a104:	e7b7      	b.n	800a076 <_dtoa_r+0x186>
 800a106:	9010      	str	r0, [sp, #64]	@ 0x40
 800a108:	e7b6      	b.n	800a078 <_dtoa_r+0x188>
 800a10a:	9b00      	ldr	r3, [sp, #0]
 800a10c:	1bdb      	subs	r3, r3, r7
 800a10e:	9300      	str	r3, [sp, #0]
 800a110:	427b      	negs	r3, r7
 800a112:	9308      	str	r3, [sp, #32]
 800a114:	2300      	movs	r3, #0
 800a116:	930d      	str	r3, [sp, #52]	@ 0x34
 800a118:	e7c3      	b.n	800a0a2 <_dtoa_r+0x1b2>
 800a11a:	2301      	movs	r3, #1
 800a11c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a11e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a120:	eb07 0b03 	add.w	fp, r7, r3
 800a124:	f10b 0301 	add.w	r3, fp, #1
 800a128:	2b01      	cmp	r3, #1
 800a12a:	9303      	str	r3, [sp, #12]
 800a12c:	bfb8      	it	lt
 800a12e:	2301      	movlt	r3, #1
 800a130:	e006      	b.n	800a140 <_dtoa_r+0x250>
 800a132:	2301      	movs	r3, #1
 800a134:	9309      	str	r3, [sp, #36]	@ 0x24
 800a136:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a138:	2b00      	cmp	r3, #0
 800a13a:	dd28      	ble.n	800a18e <_dtoa_r+0x29e>
 800a13c:	469b      	mov	fp, r3
 800a13e:	9303      	str	r3, [sp, #12]
 800a140:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a144:	2100      	movs	r1, #0
 800a146:	2204      	movs	r2, #4
 800a148:	f102 0514 	add.w	r5, r2, #20
 800a14c:	429d      	cmp	r5, r3
 800a14e:	d926      	bls.n	800a19e <_dtoa_r+0x2ae>
 800a150:	6041      	str	r1, [r0, #4]
 800a152:	4648      	mov	r0, r9
 800a154:	f000 fd9c 	bl	800ac90 <_Balloc>
 800a158:	4682      	mov	sl, r0
 800a15a:	2800      	cmp	r0, #0
 800a15c:	d142      	bne.n	800a1e4 <_dtoa_r+0x2f4>
 800a15e:	4b1e      	ldr	r3, [pc, #120]	@ (800a1d8 <_dtoa_r+0x2e8>)
 800a160:	4602      	mov	r2, r0
 800a162:	f240 11af 	movw	r1, #431	@ 0x1af
 800a166:	e6da      	b.n	8009f1e <_dtoa_r+0x2e>
 800a168:	2300      	movs	r3, #0
 800a16a:	e7e3      	b.n	800a134 <_dtoa_r+0x244>
 800a16c:	2300      	movs	r3, #0
 800a16e:	e7d5      	b.n	800a11c <_dtoa_r+0x22c>
 800a170:	2401      	movs	r4, #1
 800a172:	2300      	movs	r3, #0
 800a174:	9307      	str	r3, [sp, #28]
 800a176:	9409      	str	r4, [sp, #36]	@ 0x24
 800a178:	f04f 3bff 	mov.w	fp, #4294967295
 800a17c:	2200      	movs	r2, #0
 800a17e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a182:	2312      	movs	r3, #18
 800a184:	920c      	str	r2, [sp, #48]	@ 0x30
 800a186:	e7db      	b.n	800a140 <_dtoa_r+0x250>
 800a188:	2301      	movs	r3, #1
 800a18a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a18c:	e7f4      	b.n	800a178 <_dtoa_r+0x288>
 800a18e:	f04f 0b01 	mov.w	fp, #1
 800a192:	f8cd b00c 	str.w	fp, [sp, #12]
 800a196:	465b      	mov	r3, fp
 800a198:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a19c:	e7d0      	b.n	800a140 <_dtoa_r+0x250>
 800a19e:	3101      	adds	r1, #1
 800a1a0:	0052      	lsls	r2, r2, #1
 800a1a2:	e7d1      	b.n	800a148 <_dtoa_r+0x258>
 800a1a4:	f3af 8000 	nop.w
 800a1a8:	636f4361 	.word	0x636f4361
 800a1ac:	3fd287a7 	.word	0x3fd287a7
 800a1b0:	8b60c8b3 	.word	0x8b60c8b3
 800a1b4:	3fc68a28 	.word	0x3fc68a28
 800a1b8:	509f79fb 	.word	0x509f79fb
 800a1bc:	3fd34413 	.word	0x3fd34413
 800a1c0:	0800c8ce 	.word	0x0800c8ce
 800a1c4:	0800c8e5 	.word	0x0800c8e5
 800a1c8:	7ff00000 	.word	0x7ff00000
 800a1cc:	0800c89e 	.word	0x0800c89e
 800a1d0:	3ff80000 	.word	0x3ff80000
 800a1d4:	0800ca38 	.word	0x0800ca38
 800a1d8:	0800c93d 	.word	0x0800c93d
 800a1dc:	0800c8ca 	.word	0x0800c8ca
 800a1e0:	0800c89d 	.word	0x0800c89d
 800a1e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a1e8:	6018      	str	r0, [r3, #0]
 800a1ea:	9b03      	ldr	r3, [sp, #12]
 800a1ec:	2b0e      	cmp	r3, #14
 800a1ee:	f200 80a1 	bhi.w	800a334 <_dtoa_r+0x444>
 800a1f2:	2c00      	cmp	r4, #0
 800a1f4:	f000 809e 	beq.w	800a334 <_dtoa_r+0x444>
 800a1f8:	2f00      	cmp	r7, #0
 800a1fa:	dd33      	ble.n	800a264 <_dtoa_r+0x374>
 800a1fc:	4b9c      	ldr	r3, [pc, #624]	@ (800a470 <_dtoa_r+0x580>)
 800a1fe:	f007 020f 	and.w	r2, r7, #15
 800a202:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a206:	ed93 7b00 	vldr	d7, [r3]
 800a20a:	05f8      	lsls	r0, r7, #23
 800a20c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a210:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a214:	d516      	bpl.n	800a244 <_dtoa_r+0x354>
 800a216:	4b97      	ldr	r3, [pc, #604]	@ (800a474 <_dtoa_r+0x584>)
 800a218:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a21c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a220:	f7f6 faec 	bl	80007fc <__aeabi_ddiv>
 800a224:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a228:	f004 040f 	and.w	r4, r4, #15
 800a22c:	2603      	movs	r6, #3
 800a22e:	4d91      	ldr	r5, [pc, #580]	@ (800a474 <_dtoa_r+0x584>)
 800a230:	b954      	cbnz	r4, 800a248 <_dtoa_r+0x358>
 800a232:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a23a:	f7f6 fadf 	bl	80007fc <__aeabi_ddiv>
 800a23e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a242:	e028      	b.n	800a296 <_dtoa_r+0x3a6>
 800a244:	2602      	movs	r6, #2
 800a246:	e7f2      	b.n	800a22e <_dtoa_r+0x33e>
 800a248:	07e1      	lsls	r1, r4, #31
 800a24a:	d508      	bpl.n	800a25e <_dtoa_r+0x36e>
 800a24c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a250:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a254:	f7f6 f9a8 	bl	80005a8 <__aeabi_dmul>
 800a258:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a25c:	3601      	adds	r6, #1
 800a25e:	1064      	asrs	r4, r4, #1
 800a260:	3508      	adds	r5, #8
 800a262:	e7e5      	b.n	800a230 <_dtoa_r+0x340>
 800a264:	f000 80af 	beq.w	800a3c6 <_dtoa_r+0x4d6>
 800a268:	427c      	negs	r4, r7
 800a26a:	4b81      	ldr	r3, [pc, #516]	@ (800a470 <_dtoa_r+0x580>)
 800a26c:	4d81      	ldr	r5, [pc, #516]	@ (800a474 <_dtoa_r+0x584>)
 800a26e:	f004 020f 	and.w	r2, r4, #15
 800a272:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a27a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a27e:	f7f6 f993 	bl	80005a8 <__aeabi_dmul>
 800a282:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a286:	1124      	asrs	r4, r4, #4
 800a288:	2300      	movs	r3, #0
 800a28a:	2602      	movs	r6, #2
 800a28c:	2c00      	cmp	r4, #0
 800a28e:	f040 808f 	bne.w	800a3b0 <_dtoa_r+0x4c0>
 800a292:	2b00      	cmp	r3, #0
 800a294:	d1d3      	bne.n	800a23e <_dtoa_r+0x34e>
 800a296:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a298:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	f000 8094 	beq.w	800a3ca <_dtoa_r+0x4da>
 800a2a2:	4b75      	ldr	r3, [pc, #468]	@ (800a478 <_dtoa_r+0x588>)
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	4620      	mov	r0, r4
 800a2a8:	4629      	mov	r1, r5
 800a2aa:	f7f6 fbef 	bl	8000a8c <__aeabi_dcmplt>
 800a2ae:	2800      	cmp	r0, #0
 800a2b0:	f000 808b 	beq.w	800a3ca <_dtoa_r+0x4da>
 800a2b4:	9b03      	ldr	r3, [sp, #12]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	f000 8087 	beq.w	800a3ca <_dtoa_r+0x4da>
 800a2bc:	f1bb 0f00 	cmp.w	fp, #0
 800a2c0:	dd34      	ble.n	800a32c <_dtoa_r+0x43c>
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	4b6d      	ldr	r3, [pc, #436]	@ (800a47c <_dtoa_r+0x58c>)
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	4629      	mov	r1, r5
 800a2ca:	f7f6 f96d 	bl	80005a8 <__aeabi_dmul>
 800a2ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2d2:	f107 38ff 	add.w	r8, r7, #4294967295
 800a2d6:	3601      	adds	r6, #1
 800a2d8:	465c      	mov	r4, fp
 800a2da:	4630      	mov	r0, r6
 800a2dc:	f7f6 f8fa 	bl	80004d4 <__aeabi_i2d>
 800a2e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2e4:	f7f6 f960 	bl	80005a8 <__aeabi_dmul>
 800a2e8:	4b65      	ldr	r3, [pc, #404]	@ (800a480 <_dtoa_r+0x590>)
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f7f5 ffa6 	bl	800023c <__adddf3>
 800a2f0:	4605      	mov	r5, r0
 800a2f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a2f6:	2c00      	cmp	r4, #0
 800a2f8:	d16a      	bne.n	800a3d0 <_dtoa_r+0x4e0>
 800a2fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2fe:	4b61      	ldr	r3, [pc, #388]	@ (800a484 <_dtoa_r+0x594>)
 800a300:	2200      	movs	r2, #0
 800a302:	f7f5 ff99 	bl	8000238 <__aeabi_dsub>
 800a306:	4602      	mov	r2, r0
 800a308:	460b      	mov	r3, r1
 800a30a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a30e:	462a      	mov	r2, r5
 800a310:	4633      	mov	r3, r6
 800a312:	f7f6 fbd9 	bl	8000ac8 <__aeabi_dcmpgt>
 800a316:	2800      	cmp	r0, #0
 800a318:	f040 8298 	bne.w	800a84c <_dtoa_r+0x95c>
 800a31c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a320:	462a      	mov	r2, r5
 800a322:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a326:	f7f6 fbb1 	bl	8000a8c <__aeabi_dcmplt>
 800a32a:	bb38      	cbnz	r0, 800a37c <_dtoa_r+0x48c>
 800a32c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a330:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a334:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a336:	2b00      	cmp	r3, #0
 800a338:	f2c0 8157 	blt.w	800a5ea <_dtoa_r+0x6fa>
 800a33c:	2f0e      	cmp	r7, #14
 800a33e:	f300 8154 	bgt.w	800a5ea <_dtoa_r+0x6fa>
 800a342:	4b4b      	ldr	r3, [pc, #300]	@ (800a470 <_dtoa_r+0x580>)
 800a344:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a348:	ed93 7b00 	vldr	d7, [r3]
 800a34c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a34e:	2b00      	cmp	r3, #0
 800a350:	ed8d 7b00 	vstr	d7, [sp]
 800a354:	f280 80e5 	bge.w	800a522 <_dtoa_r+0x632>
 800a358:	9b03      	ldr	r3, [sp, #12]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	f300 80e1 	bgt.w	800a522 <_dtoa_r+0x632>
 800a360:	d10c      	bne.n	800a37c <_dtoa_r+0x48c>
 800a362:	4b48      	ldr	r3, [pc, #288]	@ (800a484 <_dtoa_r+0x594>)
 800a364:	2200      	movs	r2, #0
 800a366:	ec51 0b17 	vmov	r0, r1, d7
 800a36a:	f7f6 f91d 	bl	80005a8 <__aeabi_dmul>
 800a36e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a372:	f7f6 fb9f 	bl	8000ab4 <__aeabi_dcmpge>
 800a376:	2800      	cmp	r0, #0
 800a378:	f000 8266 	beq.w	800a848 <_dtoa_r+0x958>
 800a37c:	2400      	movs	r4, #0
 800a37e:	4625      	mov	r5, r4
 800a380:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a382:	4656      	mov	r6, sl
 800a384:	ea6f 0803 	mvn.w	r8, r3
 800a388:	2700      	movs	r7, #0
 800a38a:	4621      	mov	r1, r4
 800a38c:	4648      	mov	r0, r9
 800a38e:	f000 fcbf 	bl	800ad10 <_Bfree>
 800a392:	2d00      	cmp	r5, #0
 800a394:	f000 80bd 	beq.w	800a512 <_dtoa_r+0x622>
 800a398:	b12f      	cbz	r7, 800a3a6 <_dtoa_r+0x4b6>
 800a39a:	42af      	cmp	r7, r5
 800a39c:	d003      	beq.n	800a3a6 <_dtoa_r+0x4b6>
 800a39e:	4639      	mov	r1, r7
 800a3a0:	4648      	mov	r0, r9
 800a3a2:	f000 fcb5 	bl	800ad10 <_Bfree>
 800a3a6:	4629      	mov	r1, r5
 800a3a8:	4648      	mov	r0, r9
 800a3aa:	f000 fcb1 	bl	800ad10 <_Bfree>
 800a3ae:	e0b0      	b.n	800a512 <_dtoa_r+0x622>
 800a3b0:	07e2      	lsls	r2, r4, #31
 800a3b2:	d505      	bpl.n	800a3c0 <_dtoa_r+0x4d0>
 800a3b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a3b8:	f7f6 f8f6 	bl	80005a8 <__aeabi_dmul>
 800a3bc:	3601      	adds	r6, #1
 800a3be:	2301      	movs	r3, #1
 800a3c0:	1064      	asrs	r4, r4, #1
 800a3c2:	3508      	adds	r5, #8
 800a3c4:	e762      	b.n	800a28c <_dtoa_r+0x39c>
 800a3c6:	2602      	movs	r6, #2
 800a3c8:	e765      	b.n	800a296 <_dtoa_r+0x3a6>
 800a3ca:	9c03      	ldr	r4, [sp, #12]
 800a3cc:	46b8      	mov	r8, r7
 800a3ce:	e784      	b.n	800a2da <_dtoa_r+0x3ea>
 800a3d0:	4b27      	ldr	r3, [pc, #156]	@ (800a470 <_dtoa_r+0x580>)
 800a3d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a3d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a3d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a3dc:	4454      	add	r4, sl
 800a3de:	2900      	cmp	r1, #0
 800a3e0:	d054      	beq.n	800a48c <_dtoa_r+0x59c>
 800a3e2:	4929      	ldr	r1, [pc, #164]	@ (800a488 <_dtoa_r+0x598>)
 800a3e4:	2000      	movs	r0, #0
 800a3e6:	f7f6 fa09 	bl	80007fc <__aeabi_ddiv>
 800a3ea:	4633      	mov	r3, r6
 800a3ec:	462a      	mov	r2, r5
 800a3ee:	f7f5 ff23 	bl	8000238 <__aeabi_dsub>
 800a3f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a3f6:	4656      	mov	r6, sl
 800a3f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3fc:	f7f6 fb84 	bl	8000b08 <__aeabi_d2iz>
 800a400:	4605      	mov	r5, r0
 800a402:	f7f6 f867 	bl	80004d4 <__aeabi_i2d>
 800a406:	4602      	mov	r2, r0
 800a408:	460b      	mov	r3, r1
 800a40a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a40e:	f7f5 ff13 	bl	8000238 <__aeabi_dsub>
 800a412:	3530      	adds	r5, #48	@ 0x30
 800a414:	4602      	mov	r2, r0
 800a416:	460b      	mov	r3, r1
 800a418:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a41c:	f806 5b01 	strb.w	r5, [r6], #1
 800a420:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a424:	f7f6 fb32 	bl	8000a8c <__aeabi_dcmplt>
 800a428:	2800      	cmp	r0, #0
 800a42a:	d172      	bne.n	800a512 <_dtoa_r+0x622>
 800a42c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a430:	4911      	ldr	r1, [pc, #68]	@ (800a478 <_dtoa_r+0x588>)
 800a432:	2000      	movs	r0, #0
 800a434:	f7f5 ff00 	bl	8000238 <__aeabi_dsub>
 800a438:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a43c:	f7f6 fb26 	bl	8000a8c <__aeabi_dcmplt>
 800a440:	2800      	cmp	r0, #0
 800a442:	f040 80b4 	bne.w	800a5ae <_dtoa_r+0x6be>
 800a446:	42a6      	cmp	r6, r4
 800a448:	f43f af70 	beq.w	800a32c <_dtoa_r+0x43c>
 800a44c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a450:	4b0a      	ldr	r3, [pc, #40]	@ (800a47c <_dtoa_r+0x58c>)
 800a452:	2200      	movs	r2, #0
 800a454:	f7f6 f8a8 	bl	80005a8 <__aeabi_dmul>
 800a458:	4b08      	ldr	r3, [pc, #32]	@ (800a47c <_dtoa_r+0x58c>)
 800a45a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a45e:	2200      	movs	r2, #0
 800a460:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a464:	f7f6 f8a0 	bl	80005a8 <__aeabi_dmul>
 800a468:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a46c:	e7c4      	b.n	800a3f8 <_dtoa_r+0x508>
 800a46e:	bf00      	nop
 800a470:	0800ca38 	.word	0x0800ca38
 800a474:	0800ca10 	.word	0x0800ca10
 800a478:	3ff00000 	.word	0x3ff00000
 800a47c:	40240000 	.word	0x40240000
 800a480:	401c0000 	.word	0x401c0000
 800a484:	40140000 	.word	0x40140000
 800a488:	3fe00000 	.word	0x3fe00000
 800a48c:	4631      	mov	r1, r6
 800a48e:	4628      	mov	r0, r5
 800a490:	f7f6 f88a 	bl	80005a8 <__aeabi_dmul>
 800a494:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a498:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a49a:	4656      	mov	r6, sl
 800a49c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4a0:	f7f6 fb32 	bl	8000b08 <__aeabi_d2iz>
 800a4a4:	4605      	mov	r5, r0
 800a4a6:	f7f6 f815 	bl	80004d4 <__aeabi_i2d>
 800a4aa:	4602      	mov	r2, r0
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4b2:	f7f5 fec1 	bl	8000238 <__aeabi_dsub>
 800a4b6:	3530      	adds	r5, #48	@ 0x30
 800a4b8:	f806 5b01 	strb.w	r5, [r6], #1
 800a4bc:	4602      	mov	r2, r0
 800a4be:	460b      	mov	r3, r1
 800a4c0:	42a6      	cmp	r6, r4
 800a4c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a4c6:	f04f 0200 	mov.w	r2, #0
 800a4ca:	d124      	bne.n	800a516 <_dtoa_r+0x626>
 800a4cc:	4baf      	ldr	r3, [pc, #700]	@ (800a78c <_dtoa_r+0x89c>)
 800a4ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a4d2:	f7f5 feb3 	bl	800023c <__adddf3>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	460b      	mov	r3, r1
 800a4da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4de:	f7f6 faf3 	bl	8000ac8 <__aeabi_dcmpgt>
 800a4e2:	2800      	cmp	r0, #0
 800a4e4:	d163      	bne.n	800a5ae <_dtoa_r+0x6be>
 800a4e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a4ea:	49a8      	ldr	r1, [pc, #672]	@ (800a78c <_dtoa_r+0x89c>)
 800a4ec:	2000      	movs	r0, #0
 800a4ee:	f7f5 fea3 	bl	8000238 <__aeabi_dsub>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	460b      	mov	r3, r1
 800a4f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4fa:	f7f6 fac7 	bl	8000a8c <__aeabi_dcmplt>
 800a4fe:	2800      	cmp	r0, #0
 800a500:	f43f af14 	beq.w	800a32c <_dtoa_r+0x43c>
 800a504:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a506:	1e73      	subs	r3, r6, #1
 800a508:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a50a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a50e:	2b30      	cmp	r3, #48	@ 0x30
 800a510:	d0f8      	beq.n	800a504 <_dtoa_r+0x614>
 800a512:	4647      	mov	r7, r8
 800a514:	e03b      	b.n	800a58e <_dtoa_r+0x69e>
 800a516:	4b9e      	ldr	r3, [pc, #632]	@ (800a790 <_dtoa_r+0x8a0>)
 800a518:	f7f6 f846 	bl	80005a8 <__aeabi_dmul>
 800a51c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a520:	e7bc      	b.n	800a49c <_dtoa_r+0x5ac>
 800a522:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a526:	4656      	mov	r6, sl
 800a528:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a52c:	4620      	mov	r0, r4
 800a52e:	4629      	mov	r1, r5
 800a530:	f7f6 f964 	bl	80007fc <__aeabi_ddiv>
 800a534:	f7f6 fae8 	bl	8000b08 <__aeabi_d2iz>
 800a538:	4680      	mov	r8, r0
 800a53a:	f7f5 ffcb 	bl	80004d4 <__aeabi_i2d>
 800a53e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a542:	f7f6 f831 	bl	80005a8 <__aeabi_dmul>
 800a546:	4602      	mov	r2, r0
 800a548:	460b      	mov	r3, r1
 800a54a:	4620      	mov	r0, r4
 800a54c:	4629      	mov	r1, r5
 800a54e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a552:	f7f5 fe71 	bl	8000238 <__aeabi_dsub>
 800a556:	f806 4b01 	strb.w	r4, [r6], #1
 800a55a:	9d03      	ldr	r5, [sp, #12]
 800a55c:	eba6 040a 	sub.w	r4, r6, sl
 800a560:	42a5      	cmp	r5, r4
 800a562:	4602      	mov	r2, r0
 800a564:	460b      	mov	r3, r1
 800a566:	d133      	bne.n	800a5d0 <_dtoa_r+0x6e0>
 800a568:	f7f5 fe68 	bl	800023c <__adddf3>
 800a56c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a570:	4604      	mov	r4, r0
 800a572:	460d      	mov	r5, r1
 800a574:	f7f6 faa8 	bl	8000ac8 <__aeabi_dcmpgt>
 800a578:	b9c0      	cbnz	r0, 800a5ac <_dtoa_r+0x6bc>
 800a57a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a57e:	4620      	mov	r0, r4
 800a580:	4629      	mov	r1, r5
 800a582:	f7f6 fa79 	bl	8000a78 <__aeabi_dcmpeq>
 800a586:	b110      	cbz	r0, 800a58e <_dtoa_r+0x69e>
 800a588:	f018 0f01 	tst.w	r8, #1
 800a58c:	d10e      	bne.n	800a5ac <_dtoa_r+0x6bc>
 800a58e:	9902      	ldr	r1, [sp, #8]
 800a590:	4648      	mov	r0, r9
 800a592:	f000 fbbd 	bl	800ad10 <_Bfree>
 800a596:	2300      	movs	r3, #0
 800a598:	7033      	strb	r3, [r6, #0]
 800a59a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a59c:	3701      	adds	r7, #1
 800a59e:	601f      	str	r7, [r3, #0]
 800a5a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	f000 824b 	beq.w	800aa3e <_dtoa_r+0xb4e>
 800a5a8:	601e      	str	r6, [r3, #0]
 800a5aa:	e248      	b.n	800aa3e <_dtoa_r+0xb4e>
 800a5ac:	46b8      	mov	r8, r7
 800a5ae:	4633      	mov	r3, r6
 800a5b0:	461e      	mov	r6, r3
 800a5b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a5b6:	2a39      	cmp	r2, #57	@ 0x39
 800a5b8:	d106      	bne.n	800a5c8 <_dtoa_r+0x6d8>
 800a5ba:	459a      	cmp	sl, r3
 800a5bc:	d1f8      	bne.n	800a5b0 <_dtoa_r+0x6c0>
 800a5be:	2230      	movs	r2, #48	@ 0x30
 800a5c0:	f108 0801 	add.w	r8, r8, #1
 800a5c4:	f88a 2000 	strb.w	r2, [sl]
 800a5c8:	781a      	ldrb	r2, [r3, #0]
 800a5ca:	3201      	adds	r2, #1
 800a5cc:	701a      	strb	r2, [r3, #0]
 800a5ce:	e7a0      	b.n	800a512 <_dtoa_r+0x622>
 800a5d0:	4b6f      	ldr	r3, [pc, #444]	@ (800a790 <_dtoa_r+0x8a0>)
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	f7f5 ffe8 	bl	80005a8 <__aeabi_dmul>
 800a5d8:	2200      	movs	r2, #0
 800a5da:	2300      	movs	r3, #0
 800a5dc:	4604      	mov	r4, r0
 800a5de:	460d      	mov	r5, r1
 800a5e0:	f7f6 fa4a 	bl	8000a78 <__aeabi_dcmpeq>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	d09f      	beq.n	800a528 <_dtoa_r+0x638>
 800a5e8:	e7d1      	b.n	800a58e <_dtoa_r+0x69e>
 800a5ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5ec:	2a00      	cmp	r2, #0
 800a5ee:	f000 80ea 	beq.w	800a7c6 <_dtoa_r+0x8d6>
 800a5f2:	9a07      	ldr	r2, [sp, #28]
 800a5f4:	2a01      	cmp	r2, #1
 800a5f6:	f300 80cd 	bgt.w	800a794 <_dtoa_r+0x8a4>
 800a5fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a5fc:	2a00      	cmp	r2, #0
 800a5fe:	f000 80c1 	beq.w	800a784 <_dtoa_r+0x894>
 800a602:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a606:	9c08      	ldr	r4, [sp, #32]
 800a608:	9e00      	ldr	r6, [sp, #0]
 800a60a:	9a00      	ldr	r2, [sp, #0]
 800a60c:	441a      	add	r2, r3
 800a60e:	9200      	str	r2, [sp, #0]
 800a610:	9a06      	ldr	r2, [sp, #24]
 800a612:	2101      	movs	r1, #1
 800a614:	441a      	add	r2, r3
 800a616:	4648      	mov	r0, r9
 800a618:	9206      	str	r2, [sp, #24]
 800a61a:	f000 fc2d 	bl	800ae78 <__i2b>
 800a61e:	4605      	mov	r5, r0
 800a620:	b166      	cbz	r6, 800a63c <_dtoa_r+0x74c>
 800a622:	9b06      	ldr	r3, [sp, #24]
 800a624:	2b00      	cmp	r3, #0
 800a626:	dd09      	ble.n	800a63c <_dtoa_r+0x74c>
 800a628:	42b3      	cmp	r3, r6
 800a62a:	9a00      	ldr	r2, [sp, #0]
 800a62c:	bfa8      	it	ge
 800a62e:	4633      	movge	r3, r6
 800a630:	1ad2      	subs	r2, r2, r3
 800a632:	9200      	str	r2, [sp, #0]
 800a634:	9a06      	ldr	r2, [sp, #24]
 800a636:	1af6      	subs	r6, r6, r3
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	9306      	str	r3, [sp, #24]
 800a63c:	9b08      	ldr	r3, [sp, #32]
 800a63e:	b30b      	cbz	r3, 800a684 <_dtoa_r+0x794>
 800a640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a642:	2b00      	cmp	r3, #0
 800a644:	f000 80c6 	beq.w	800a7d4 <_dtoa_r+0x8e4>
 800a648:	2c00      	cmp	r4, #0
 800a64a:	f000 80c0 	beq.w	800a7ce <_dtoa_r+0x8de>
 800a64e:	4629      	mov	r1, r5
 800a650:	4622      	mov	r2, r4
 800a652:	4648      	mov	r0, r9
 800a654:	f000 fcc8 	bl	800afe8 <__pow5mult>
 800a658:	9a02      	ldr	r2, [sp, #8]
 800a65a:	4601      	mov	r1, r0
 800a65c:	4605      	mov	r5, r0
 800a65e:	4648      	mov	r0, r9
 800a660:	f000 fc20 	bl	800aea4 <__multiply>
 800a664:	9902      	ldr	r1, [sp, #8]
 800a666:	4680      	mov	r8, r0
 800a668:	4648      	mov	r0, r9
 800a66a:	f000 fb51 	bl	800ad10 <_Bfree>
 800a66e:	9b08      	ldr	r3, [sp, #32]
 800a670:	1b1b      	subs	r3, r3, r4
 800a672:	9308      	str	r3, [sp, #32]
 800a674:	f000 80b1 	beq.w	800a7da <_dtoa_r+0x8ea>
 800a678:	9a08      	ldr	r2, [sp, #32]
 800a67a:	4641      	mov	r1, r8
 800a67c:	4648      	mov	r0, r9
 800a67e:	f000 fcb3 	bl	800afe8 <__pow5mult>
 800a682:	9002      	str	r0, [sp, #8]
 800a684:	2101      	movs	r1, #1
 800a686:	4648      	mov	r0, r9
 800a688:	f000 fbf6 	bl	800ae78 <__i2b>
 800a68c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a68e:	4604      	mov	r4, r0
 800a690:	2b00      	cmp	r3, #0
 800a692:	f000 81d8 	beq.w	800aa46 <_dtoa_r+0xb56>
 800a696:	461a      	mov	r2, r3
 800a698:	4601      	mov	r1, r0
 800a69a:	4648      	mov	r0, r9
 800a69c:	f000 fca4 	bl	800afe8 <__pow5mult>
 800a6a0:	9b07      	ldr	r3, [sp, #28]
 800a6a2:	2b01      	cmp	r3, #1
 800a6a4:	4604      	mov	r4, r0
 800a6a6:	f300 809f 	bgt.w	800a7e8 <_dtoa_r+0x8f8>
 800a6aa:	9b04      	ldr	r3, [sp, #16]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	f040 8097 	bne.w	800a7e0 <_dtoa_r+0x8f0>
 800a6b2:	9b05      	ldr	r3, [sp, #20]
 800a6b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	f040 8093 	bne.w	800a7e4 <_dtoa_r+0x8f4>
 800a6be:	9b05      	ldr	r3, [sp, #20]
 800a6c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a6c4:	0d1b      	lsrs	r3, r3, #20
 800a6c6:	051b      	lsls	r3, r3, #20
 800a6c8:	b133      	cbz	r3, 800a6d8 <_dtoa_r+0x7e8>
 800a6ca:	9b00      	ldr	r3, [sp, #0]
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	9300      	str	r3, [sp, #0]
 800a6d0:	9b06      	ldr	r3, [sp, #24]
 800a6d2:	3301      	adds	r3, #1
 800a6d4:	9306      	str	r3, [sp, #24]
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	9308      	str	r3, [sp, #32]
 800a6da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	f000 81b8 	beq.w	800aa52 <_dtoa_r+0xb62>
 800a6e2:	6923      	ldr	r3, [r4, #16]
 800a6e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a6e8:	6918      	ldr	r0, [r3, #16]
 800a6ea:	f000 fb79 	bl	800ade0 <__hi0bits>
 800a6ee:	f1c0 0020 	rsb	r0, r0, #32
 800a6f2:	9b06      	ldr	r3, [sp, #24]
 800a6f4:	4418      	add	r0, r3
 800a6f6:	f010 001f 	ands.w	r0, r0, #31
 800a6fa:	f000 8082 	beq.w	800a802 <_dtoa_r+0x912>
 800a6fe:	f1c0 0320 	rsb	r3, r0, #32
 800a702:	2b04      	cmp	r3, #4
 800a704:	dd73      	ble.n	800a7ee <_dtoa_r+0x8fe>
 800a706:	9b00      	ldr	r3, [sp, #0]
 800a708:	f1c0 001c 	rsb	r0, r0, #28
 800a70c:	4403      	add	r3, r0
 800a70e:	9300      	str	r3, [sp, #0]
 800a710:	9b06      	ldr	r3, [sp, #24]
 800a712:	4403      	add	r3, r0
 800a714:	4406      	add	r6, r0
 800a716:	9306      	str	r3, [sp, #24]
 800a718:	9b00      	ldr	r3, [sp, #0]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	dd05      	ble.n	800a72a <_dtoa_r+0x83a>
 800a71e:	9902      	ldr	r1, [sp, #8]
 800a720:	461a      	mov	r2, r3
 800a722:	4648      	mov	r0, r9
 800a724:	f000 fcba 	bl	800b09c <__lshift>
 800a728:	9002      	str	r0, [sp, #8]
 800a72a:	9b06      	ldr	r3, [sp, #24]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	dd05      	ble.n	800a73c <_dtoa_r+0x84c>
 800a730:	4621      	mov	r1, r4
 800a732:	461a      	mov	r2, r3
 800a734:	4648      	mov	r0, r9
 800a736:	f000 fcb1 	bl	800b09c <__lshift>
 800a73a:	4604      	mov	r4, r0
 800a73c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d061      	beq.n	800a806 <_dtoa_r+0x916>
 800a742:	9802      	ldr	r0, [sp, #8]
 800a744:	4621      	mov	r1, r4
 800a746:	f000 fd15 	bl	800b174 <__mcmp>
 800a74a:	2800      	cmp	r0, #0
 800a74c:	da5b      	bge.n	800a806 <_dtoa_r+0x916>
 800a74e:	2300      	movs	r3, #0
 800a750:	9902      	ldr	r1, [sp, #8]
 800a752:	220a      	movs	r2, #10
 800a754:	4648      	mov	r0, r9
 800a756:	f000 fafd 	bl	800ad54 <__multadd>
 800a75a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a75c:	9002      	str	r0, [sp, #8]
 800a75e:	f107 38ff 	add.w	r8, r7, #4294967295
 800a762:	2b00      	cmp	r3, #0
 800a764:	f000 8177 	beq.w	800aa56 <_dtoa_r+0xb66>
 800a768:	4629      	mov	r1, r5
 800a76a:	2300      	movs	r3, #0
 800a76c:	220a      	movs	r2, #10
 800a76e:	4648      	mov	r0, r9
 800a770:	f000 faf0 	bl	800ad54 <__multadd>
 800a774:	f1bb 0f00 	cmp.w	fp, #0
 800a778:	4605      	mov	r5, r0
 800a77a:	dc6f      	bgt.n	800a85c <_dtoa_r+0x96c>
 800a77c:	9b07      	ldr	r3, [sp, #28]
 800a77e:	2b02      	cmp	r3, #2
 800a780:	dc49      	bgt.n	800a816 <_dtoa_r+0x926>
 800a782:	e06b      	b.n	800a85c <_dtoa_r+0x96c>
 800a784:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a786:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a78a:	e73c      	b.n	800a606 <_dtoa_r+0x716>
 800a78c:	3fe00000 	.word	0x3fe00000
 800a790:	40240000 	.word	0x40240000
 800a794:	9b03      	ldr	r3, [sp, #12]
 800a796:	1e5c      	subs	r4, r3, #1
 800a798:	9b08      	ldr	r3, [sp, #32]
 800a79a:	42a3      	cmp	r3, r4
 800a79c:	db09      	blt.n	800a7b2 <_dtoa_r+0x8c2>
 800a79e:	1b1c      	subs	r4, r3, r4
 800a7a0:	9b03      	ldr	r3, [sp, #12]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	f6bf af30 	bge.w	800a608 <_dtoa_r+0x718>
 800a7a8:	9b00      	ldr	r3, [sp, #0]
 800a7aa:	9a03      	ldr	r2, [sp, #12]
 800a7ac:	1a9e      	subs	r6, r3, r2
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	e72b      	b.n	800a60a <_dtoa_r+0x71a>
 800a7b2:	9b08      	ldr	r3, [sp, #32]
 800a7b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a7b6:	9408      	str	r4, [sp, #32]
 800a7b8:	1ae3      	subs	r3, r4, r3
 800a7ba:	441a      	add	r2, r3
 800a7bc:	9e00      	ldr	r6, [sp, #0]
 800a7be:	9b03      	ldr	r3, [sp, #12]
 800a7c0:	920d      	str	r2, [sp, #52]	@ 0x34
 800a7c2:	2400      	movs	r4, #0
 800a7c4:	e721      	b.n	800a60a <_dtoa_r+0x71a>
 800a7c6:	9c08      	ldr	r4, [sp, #32]
 800a7c8:	9e00      	ldr	r6, [sp, #0]
 800a7ca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a7cc:	e728      	b.n	800a620 <_dtoa_r+0x730>
 800a7ce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a7d2:	e751      	b.n	800a678 <_dtoa_r+0x788>
 800a7d4:	9a08      	ldr	r2, [sp, #32]
 800a7d6:	9902      	ldr	r1, [sp, #8]
 800a7d8:	e750      	b.n	800a67c <_dtoa_r+0x78c>
 800a7da:	f8cd 8008 	str.w	r8, [sp, #8]
 800a7de:	e751      	b.n	800a684 <_dtoa_r+0x794>
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	e779      	b.n	800a6d8 <_dtoa_r+0x7e8>
 800a7e4:	9b04      	ldr	r3, [sp, #16]
 800a7e6:	e777      	b.n	800a6d8 <_dtoa_r+0x7e8>
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	9308      	str	r3, [sp, #32]
 800a7ec:	e779      	b.n	800a6e2 <_dtoa_r+0x7f2>
 800a7ee:	d093      	beq.n	800a718 <_dtoa_r+0x828>
 800a7f0:	9a00      	ldr	r2, [sp, #0]
 800a7f2:	331c      	adds	r3, #28
 800a7f4:	441a      	add	r2, r3
 800a7f6:	9200      	str	r2, [sp, #0]
 800a7f8:	9a06      	ldr	r2, [sp, #24]
 800a7fa:	441a      	add	r2, r3
 800a7fc:	441e      	add	r6, r3
 800a7fe:	9206      	str	r2, [sp, #24]
 800a800:	e78a      	b.n	800a718 <_dtoa_r+0x828>
 800a802:	4603      	mov	r3, r0
 800a804:	e7f4      	b.n	800a7f0 <_dtoa_r+0x900>
 800a806:	9b03      	ldr	r3, [sp, #12]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	46b8      	mov	r8, r7
 800a80c:	dc20      	bgt.n	800a850 <_dtoa_r+0x960>
 800a80e:	469b      	mov	fp, r3
 800a810:	9b07      	ldr	r3, [sp, #28]
 800a812:	2b02      	cmp	r3, #2
 800a814:	dd1e      	ble.n	800a854 <_dtoa_r+0x964>
 800a816:	f1bb 0f00 	cmp.w	fp, #0
 800a81a:	f47f adb1 	bne.w	800a380 <_dtoa_r+0x490>
 800a81e:	4621      	mov	r1, r4
 800a820:	465b      	mov	r3, fp
 800a822:	2205      	movs	r2, #5
 800a824:	4648      	mov	r0, r9
 800a826:	f000 fa95 	bl	800ad54 <__multadd>
 800a82a:	4601      	mov	r1, r0
 800a82c:	4604      	mov	r4, r0
 800a82e:	9802      	ldr	r0, [sp, #8]
 800a830:	f000 fca0 	bl	800b174 <__mcmp>
 800a834:	2800      	cmp	r0, #0
 800a836:	f77f ada3 	ble.w	800a380 <_dtoa_r+0x490>
 800a83a:	4656      	mov	r6, sl
 800a83c:	2331      	movs	r3, #49	@ 0x31
 800a83e:	f806 3b01 	strb.w	r3, [r6], #1
 800a842:	f108 0801 	add.w	r8, r8, #1
 800a846:	e59f      	b.n	800a388 <_dtoa_r+0x498>
 800a848:	9c03      	ldr	r4, [sp, #12]
 800a84a:	46b8      	mov	r8, r7
 800a84c:	4625      	mov	r5, r4
 800a84e:	e7f4      	b.n	800a83a <_dtoa_r+0x94a>
 800a850:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a854:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a856:	2b00      	cmp	r3, #0
 800a858:	f000 8101 	beq.w	800aa5e <_dtoa_r+0xb6e>
 800a85c:	2e00      	cmp	r6, #0
 800a85e:	dd05      	ble.n	800a86c <_dtoa_r+0x97c>
 800a860:	4629      	mov	r1, r5
 800a862:	4632      	mov	r2, r6
 800a864:	4648      	mov	r0, r9
 800a866:	f000 fc19 	bl	800b09c <__lshift>
 800a86a:	4605      	mov	r5, r0
 800a86c:	9b08      	ldr	r3, [sp, #32]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d05c      	beq.n	800a92c <_dtoa_r+0xa3c>
 800a872:	6869      	ldr	r1, [r5, #4]
 800a874:	4648      	mov	r0, r9
 800a876:	f000 fa0b 	bl	800ac90 <_Balloc>
 800a87a:	4606      	mov	r6, r0
 800a87c:	b928      	cbnz	r0, 800a88a <_dtoa_r+0x99a>
 800a87e:	4b82      	ldr	r3, [pc, #520]	@ (800aa88 <_dtoa_r+0xb98>)
 800a880:	4602      	mov	r2, r0
 800a882:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a886:	f7ff bb4a 	b.w	8009f1e <_dtoa_r+0x2e>
 800a88a:	692a      	ldr	r2, [r5, #16]
 800a88c:	3202      	adds	r2, #2
 800a88e:	0092      	lsls	r2, r2, #2
 800a890:	f105 010c 	add.w	r1, r5, #12
 800a894:	300c      	adds	r0, #12
 800a896:	f7ff fa92 	bl	8009dbe <memcpy>
 800a89a:	2201      	movs	r2, #1
 800a89c:	4631      	mov	r1, r6
 800a89e:	4648      	mov	r0, r9
 800a8a0:	f000 fbfc 	bl	800b09c <__lshift>
 800a8a4:	f10a 0301 	add.w	r3, sl, #1
 800a8a8:	9300      	str	r3, [sp, #0]
 800a8aa:	eb0a 030b 	add.w	r3, sl, fp
 800a8ae:	9308      	str	r3, [sp, #32]
 800a8b0:	9b04      	ldr	r3, [sp, #16]
 800a8b2:	f003 0301 	and.w	r3, r3, #1
 800a8b6:	462f      	mov	r7, r5
 800a8b8:	9306      	str	r3, [sp, #24]
 800a8ba:	4605      	mov	r5, r0
 800a8bc:	9b00      	ldr	r3, [sp, #0]
 800a8be:	9802      	ldr	r0, [sp, #8]
 800a8c0:	4621      	mov	r1, r4
 800a8c2:	f103 3bff 	add.w	fp, r3, #4294967295
 800a8c6:	f7ff fa88 	bl	8009dda <quorem>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	3330      	adds	r3, #48	@ 0x30
 800a8ce:	9003      	str	r0, [sp, #12]
 800a8d0:	4639      	mov	r1, r7
 800a8d2:	9802      	ldr	r0, [sp, #8]
 800a8d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8d6:	f000 fc4d 	bl	800b174 <__mcmp>
 800a8da:	462a      	mov	r2, r5
 800a8dc:	9004      	str	r0, [sp, #16]
 800a8de:	4621      	mov	r1, r4
 800a8e0:	4648      	mov	r0, r9
 800a8e2:	f000 fc63 	bl	800b1ac <__mdiff>
 800a8e6:	68c2      	ldr	r2, [r0, #12]
 800a8e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8ea:	4606      	mov	r6, r0
 800a8ec:	bb02      	cbnz	r2, 800a930 <_dtoa_r+0xa40>
 800a8ee:	4601      	mov	r1, r0
 800a8f0:	9802      	ldr	r0, [sp, #8]
 800a8f2:	f000 fc3f 	bl	800b174 <__mcmp>
 800a8f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8f8:	4602      	mov	r2, r0
 800a8fa:	4631      	mov	r1, r6
 800a8fc:	4648      	mov	r0, r9
 800a8fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800a900:	9309      	str	r3, [sp, #36]	@ 0x24
 800a902:	f000 fa05 	bl	800ad10 <_Bfree>
 800a906:	9b07      	ldr	r3, [sp, #28]
 800a908:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a90a:	9e00      	ldr	r6, [sp, #0]
 800a90c:	ea42 0103 	orr.w	r1, r2, r3
 800a910:	9b06      	ldr	r3, [sp, #24]
 800a912:	4319      	orrs	r1, r3
 800a914:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a916:	d10d      	bne.n	800a934 <_dtoa_r+0xa44>
 800a918:	2b39      	cmp	r3, #57	@ 0x39
 800a91a:	d027      	beq.n	800a96c <_dtoa_r+0xa7c>
 800a91c:	9a04      	ldr	r2, [sp, #16]
 800a91e:	2a00      	cmp	r2, #0
 800a920:	dd01      	ble.n	800a926 <_dtoa_r+0xa36>
 800a922:	9b03      	ldr	r3, [sp, #12]
 800a924:	3331      	adds	r3, #49	@ 0x31
 800a926:	f88b 3000 	strb.w	r3, [fp]
 800a92a:	e52e      	b.n	800a38a <_dtoa_r+0x49a>
 800a92c:	4628      	mov	r0, r5
 800a92e:	e7b9      	b.n	800a8a4 <_dtoa_r+0x9b4>
 800a930:	2201      	movs	r2, #1
 800a932:	e7e2      	b.n	800a8fa <_dtoa_r+0xa0a>
 800a934:	9904      	ldr	r1, [sp, #16]
 800a936:	2900      	cmp	r1, #0
 800a938:	db04      	blt.n	800a944 <_dtoa_r+0xa54>
 800a93a:	9807      	ldr	r0, [sp, #28]
 800a93c:	4301      	orrs	r1, r0
 800a93e:	9806      	ldr	r0, [sp, #24]
 800a940:	4301      	orrs	r1, r0
 800a942:	d120      	bne.n	800a986 <_dtoa_r+0xa96>
 800a944:	2a00      	cmp	r2, #0
 800a946:	ddee      	ble.n	800a926 <_dtoa_r+0xa36>
 800a948:	9902      	ldr	r1, [sp, #8]
 800a94a:	9300      	str	r3, [sp, #0]
 800a94c:	2201      	movs	r2, #1
 800a94e:	4648      	mov	r0, r9
 800a950:	f000 fba4 	bl	800b09c <__lshift>
 800a954:	4621      	mov	r1, r4
 800a956:	9002      	str	r0, [sp, #8]
 800a958:	f000 fc0c 	bl	800b174 <__mcmp>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	9b00      	ldr	r3, [sp, #0]
 800a960:	dc02      	bgt.n	800a968 <_dtoa_r+0xa78>
 800a962:	d1e0      	bne.n	800a926 <_dtoa_r+0xa36>
 800a964:	07da      	lsls	r2, r3, #31
 800a966:	d5de      	bpl.n	800a926 <_dtoa_r+0xa36>
 800a968:	2b39      	cmp	r3, #57	@ 0x39
 800a96a:	d1da      	bne.n	800a922 <_dtoa_r+0xa32>
 800a96c:	2339      	movs	r3, #57	@ 0x39
 800a96e:	f88b 3000 	strb.w	r3, [fp]
 800a972:	4633      	mov	r3, r6
 800a974:	461e      	mov	r6, r3
 800a976:	3b01      	subs	r3, #1
 800a978:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a97c:	2a39      	cmp	r2, #57	@ 0x39
 800a97e:	d04e      	beq.n	800aa1e <_dtoa_r+0xb2e>
 800a980:	3201      	adds	r2, #1
 800a982:	701a      	strb	r2, [r3, #0]
 800a984:	e501      	b.n	800a38a <_dtoa_r+0x49a>
 800a986:	2a00      	cmp	r2, #0
 800a988:	dd03      	ble.n	800a992 <_dtoa_r+0xaa2>
 800a98a:	2b39      	cmp	r3, #57	@ 0x39
 800a98c:	d0ee      	beq.n	800a96c <_dtoa_r+0xa7c>
 800a98e:	3301      	adds	r3, #1
 800a990:	e7c9      	b.n	800a926 <_dtoa_r+0xa36>
 800a992:	9a00      	ldr	r2, [sp, #0]
 800a994:	9908      	ldr	r1, [sp, #32]
 800a996:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a99a:	428a      	cmp	r2, r1
 800a99c:	d028      	beq.n	800a9f0 <_dtoa_r+0xb00>
 800a99e:	9902      	ldr	r1, [sp, #8]
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	220a      	movs	r2, #10
 800a9a4:	4648      	mov	r0, r9
 800a9a6:	f000 f9d5 	bl	800ad54 <__multadd>
 800a9aa:	42af      	cmp	r7, r5
 800a9ac:	9002      	str	r0, [sp, #8]
 800a9ae:	f04f 0300 	mov.w	r3, #0
 800a9b2:	f04f 020a 	mov.w	r2, #10
 800a9b6:	4639      	mov	r1, r7
 800a9b8:	4648      	mov	r0, r9
 800a9ba:	d107      	bne.n	800a9cc <_dtoa_r+0xadc>
 800a9bc:	f000 f9ca 	bl	800ad54 <__multadd>
 800a9c0:	4607      	mov	r7, r0
 800a9c2:	4605      	mov	r5, r0
 800a9c4:	9b00      	ldr	r3, [sp, #0]
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	9300      	str	r3, [sp, #0]
 800a9ca:	e777      	b.n	800a8bc <_dtoa_r+0x9cc>
 800a9cc:	f000 f9c2 	bl	800ad54 <__multadd>
 800a9d0:	4629      	mov	r1, r5
 800a9d2:	4607      	mov	r7, r0
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	220a      	movs	r2, #10
 800a9d8:	4648      	mov	r0, r9
 800a9da:	f000 f9bb 	bl	800ad54 <__multadd>
 800a9de:	4605      	mov	r5, r0
 800a9e0:	e7f0      	b.n	800a9c4 <_dtoa_r+0xad4>
 800a9e2:	f1bb 0f00 	cmp.w	fp, #0
 800a9e6:	bfcc      	ite	gt
 800a9e8:	465e      	movgt	r6, fp
 800a9ea:	2601      	movle	r6, #1
 800a9ec:	4456      	add	r6, sl
 800a9ee:	2700      	movs	r7, #0
 800a9f0:	9902      	ldr	r1, [sp, #8]
 800a9f2:	9300      	str	r3, [sp, #0]
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	4648      	mov	r0, r9
 800a9f8:	f000 fb50 	bl	800b09c <__lshift>
 800a9fc:	4621      	mov	r1, r4
 800a9fe:	9002      	str	r0, [sp, #8]
 800aa00:	f000 fbb8 	bl	800b174 <__mcmp>
 800aa04:	2800      	cmp	r0, #0
 800aa06:	dcb4      	bgt.n	800a972 <_dtoa_r+0xa82>
 800aa08:	d102      	bne.n	800aa10 <_dtoa_r+0xb20>
 800aa0a:	9b00      	ldr	r3, [sp, #0]
 800aa0c:	07db      	lsls	r3, r3, #31
 800aa0e:	d4b0      	bmi.n	800a972 <_dtoa_r+0xa82>
 800aa10:	4633      	mov	r3, r6
 800aa12:	461e      	mov	r6, r3
 800aa14:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa18:	2a30      	cmp	r2, #48	@ 0x30
 800aa1a:	d0fa      	beq.n	800aa12 <_dtoa_r+0xb22>
 800aa1c:	e4b5      	b.n	800a38a <_dtoa_r+0x49a>
 800aa1e:	459a      	cmp	sl, r3
 800aa20:	d1a8      	bne.n	800a974 <_dtoa_r+0xa84>
 800aa22:	2331      	movs	r3, #49	@ 0x31
 800aa24:	f108 0801 	add.w	r8, r8, #1
 800aa28:	f88a 3000 	strb.w	r3, [sl]
 800aa2c:	e4ad      	b.n	800a38a <_dtoa_r+0x49a>
 800aa2e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa30:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800aa8c <_dtoa_r+0xb9c>
 800aa34:	b11b      	cbz	r3, 800aa3e <_dtoa_r+0xb4e>
 800aa36:	f10a 0308 	add.w	r3, sl, #8
 800aa3a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800aa3c:	6013      	str	r3, [r2, #0]
 800aa3e:	4650      	mov	r0, sl
 800aa40:	b017      	add	sp, #92	@ 0x5c
 800aa42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa46:	9b07      	ldr	r3, [sp, #28]
 800aa48:	2b01      	cmp	r3, #1
 800aa4a:	f77f ae2e 	ble.w	800a6aa <_dtoa_r+0x7ba>
 800aa4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa50:	9308      	str	r3, [sp, #32]
 800aa52:	2001      	movs	r0, #1
 800aa54:	e64d      	b.n	800a6f2 <_dtoa_r+0x802>
 800aa56:	f1bb 0f00 	cmp.w	fp, #0
 800aa5a:	f77f aed9 	ble.w	800a810 <_dtoa_r+0x920>
 800aa5e:	4656      	mov	r6, sl
 800aa60:	9802      	ldr	r0, [sp, #8]
 800aa62:	4621      	mov	r1, r4
 800aa64:	f7ff f9b9 	bl	8009dda <quorem>
 800aa68:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800aa6c:	f806 3b01 	strb.w	r3, [r6], #1
 800aa70:	eba6 020a 	sub.w	r2, r6, sl
 800aa74:	4593      	cmp	fp, r2
 800aa76:	ddb4      	ble.n	800a9e2 <_dtoa_r+0xaf2>
 800aa78:	9902      	ldr	r1, [sp, #8]
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	220a      	movs	r2, #10
 800aa7e:	4648      	mov	r0, r9
 800aa80:	f000 f968 	bl	800ad54 <__multadd>
 800aa84:	9002      	str	r0, [sp, #8]
 800aa86:	e7eb      	b.n	800aa60 <_dtoa_r+0xb70>
 800aa88:	0800c93d 	.word	0x0800c93d
 800aa8c:	0800c8c1 	.word	0x0800c8c1

0800aa90 <_free_r>:
 800aa90:	b538      	push	{r3, r4, r5, lr}
 800aa92:	4605      	mov	r5, r0
 800aa94:	2900      	cmp	r1, #0
 800aa96:	d041      	beq.n	800ab1c <_free_r+0x8c>
 800aa98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa9c:	1f0c      	subs	r4, r1, #4
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	bfb8      	it	lt
 800aaa2:	18e4      	addlt	r4, r4, r3
 800aaa4:	f000 f8e8 	bl	800ac78 <__malloc_lock>
 800aaa8:	4a1d      	ldr	r2, [pc, #116]	@ (800ab20 <_free_r+0x90>)
 800aaaa:	6813      	ldr	r3, [r2, #0]
 800aaac:	b933      	cbnz	r3, 800aabc <_free_r+0x2c>
 800aaae:	6063      	str	r3, [r4, #4]
 800aab0:	6014      	str	r4, [r2, #0]
 800aab2:	4628      	mov	r0, r5
 800aab4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aab8:	f000 b8e4 	b.w	800ac84 <__malloc_unlock>
 800aabc:	42a3      	cmp	r3, r4
 800aabe:	d908      	bls.n	800aad2 <_free_r+0x42>
 800aac0:	6820      	ldr	r0, [r4, #0]
 800aac2:	1821      	adds	r1, r4, r0
 800aac4:	428b      	cmp	r3, r1
 800aac6:	bf01      	itttt	eq
 800aac8:	6819      	ldreq	r1, [r3, #0]
 800aaca:	685b      	ldreq	r3, [r3, #4]
 800aacc:	1809      	addeq	r1, r1, r0
 800aace:	6021      	streq	r1, [r4, #0]
 800aad0:	e7ed      	b.n	800aaae <_free_r+0x1e>
 800aad2:	461a      	mov	r2, r3
 800aad4:	685b      	ldr	r3, [r3, #4]
 800aad6:	b10b      	cbz	r3, 800aadc <_free_r+0x4c>
 800aad8:	42a3      	cmp	r3, r4
 800aada:	d9fa      	bls.n	800aad2 <_free_r+0x42>
 800aadc:	6811      	ldr	r1, [r2, #0]
 800aade:	1850      	adds	r0, r2, r1
 800aae0:	42a0      	cmp	r0, r4
 800aae2:	d10b      	bne.n	800aafc <_free_r+0x6c>
 800aae4:	6820      	ldr	r0, [r4, #0]
 800aae6:	4401      	add	r1, r0
 800aae8:	1850      	adds	r0, r2, r1
 800aaea:	4283      	cmp	r3, r0
 800aaec:	6011      	str	r1, [r2, #0]
 800aaee:	d1e0      	bne.n	800aab2 <_free_r+0x22>
 800aaf0:	6818      	ldr	r0, [r3, #0]
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	6053      	str	r3, [r2, #4]
 800aaf6:	4408      	add	r0, r1
 800aaf8:	6010      	str	r0, [r2, #0]
 800aafa:	e7da      	b.n	800aab2 <_free_r+0x22>
 800aafc:	d902      	bls.n	800ab04 <_free_r+0x74>
 800aafe:	230c      	movs	r3, #12
 800ab00:	602b      	str	r3, [r5, #0]
 800ab02:	e7d6      	b.n	800aab2 <_free_r+0x22>
 800ab04:	6820      	ldr	r0, [r4, #0]
 800ab06:	1821      	adds	r1, r4, r0
 800ab08:	428b      	cmp	r3, r1
 800ab0a:	bf04      	itt	eq
 800ab0c:	6819      	ldreq	r1, [r3, #0]
 800ab0e:	685b      	ldreq	r3, [r3, #4]
 800ab10:	6063      	str	r3, [r4, #4]
 800ab12:	bf04      	itt	eq
 800ab14:	1809      	addeq	r1, r1, r0
 800ab16:	6021      	streq	r1, [r4, #0]
 800ab18:	6054      	str	r4, [r2, #4]
 800ab1a:	e7ca      	b.n	800aab2 <_free_r+0x22>
 800ab1c:	bd38      	pop	{r3, r4, r5, pc}
 800ab1e:	bf00      	nop
 800ab20:	2000140c 	.word	0x2000140c

0800ab24 <malloc>:
 800ab24:	4b02      	ldr	r3, [pc, #8]	@ (800ab30 <malloc+0xc>)
 800ab26:	4601      	mov	r1, r0
 800ab28:	6818      	ldr	r0, [r3, #0]
 800ab2a:	f000 b825 	b.w	800ab78 <_malloc_r>
 800ab2e:	bf00      	nop
 800ab30:	20000030 	.word	0x20000030

0800ab34 <sbrk_aligned>:
 800ab34:	b570      	push	{r4, r5, r6, lr}
 800ab36:	4e0f      	ldr	r6, [pc, #60]	@ (800ab74 <sbrk_aligned+0x40>)
 800ab38:	460c      	mov	r4, r1
 800ab3a:	6831      	ldr	r1, [r6, #0]
 800ab3c:	4605      	mov	r5, r0
 800ab3e:	b911      	cbnz	r1, 800ab46 <sbrk_aligned+0x12>
 800ab40:	f000 fe92 	bl	800b868 <_sbrk_r>
 800ab44:	6030      	str	r0, [r6, #0]
 800ab46:	4621      	mov	r1, r4
 800ab48:	4628      	mov	r0, r5
 800ab4a:	f000 fe8d 	bl	800b868 <_sbrk_r>
 800ab4e:	1c43      	adds	r3, r0, #1
 800ab50:	d103      	bne.n	800ab5a <sbrk_aligned+0x26>
 800ab52:	f04f 34ff 	mov.w	r4, #4294967295
 800ab56:	4620      	mov	r0, r4
 800ab58:	bd70      	pop	{r4, r5, r6, pc}
 800ab5a:	1cc4      	adds	r4, r0, #3
 800ab5c:	f024 0403 	bic.w	r4, r4, #3
 800ab60:	42a0      	cmp	r0, r4
 800ab62:	d0f8      	beq.n	800ab56 <sbrk_aligned+0x22>
 800ab64:	1a21      	subs	r1, r4, r0
 800ab66:	4628      	mov	r0, r5
 800ab68:	f000 fe7e 	bl	800b868 <_sbrk_r>
 800ab6c:	3001      	adds	r0, #1
 800ab6e:	d1f2      	bne.n	800ab56 <sbrk_aligned+0x22>
 800ab70:	e7ef      	b.n	800ab52 <sbrk_aligned+0x1e>
 800ab72:	bf00      	nop
 800ab74:	20001408 	.word	0x20001408

0800ab78 <_malloc_r>:
 800ab78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab7c:	1ccd      	adds	r5, r1, #3
 800ab7e:	f025 0503 	bic.w	r5, r5, #3
 800ab82:	3508      	adds	r5, #8
 800ab84:	2d0c      	cmp	r5, #12
 800ab86:	bf38      	it	cc
 800ab88:	250c      	movcc	r5, #12
 800ab8a:	2d00      	cmp	r5, #0
 800ab8c:	4606      	mov	r6, r0
 800ab8e:	db01      	blt.n	800ab94 <_malloc_r+0x1c>
 800ab90:	42a9      	cmp	r1, r5
 800ab92:	d904      	bls.n	800ab9e <_malloc_r+0x26>
 800ab94:	230c      	movs	r3, #12
 800ab96:	6033      	str	r3, [r6, #0]
 800ab98:	2000      	movs	r0, #0
 800ab9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac74 <_malloc_r+0xfc>
 800aba2:	f000 f869 	bl	800ac78 <__malloc_lock>
 800aba6:	f8d8 3000 	ldr.w	r3, [r8]
 800abaa:	461c      	mov	r4, r3
 800abac:	bb44      	cbnz	r4, 800ac00 <_malloc_r+0x88>
 800abae:	4629      	mov	r1, r5
 800abb0:	4630      	mov	r0, r6
 800abb2:	f7ff ffbf 	bl	800ab34 <sbrk_aligned>
 800abb6:	1c43      	adds	r3, r0, #1
 800abb8:	4604      	mov	r4, r0
 800abba:	d158      	bne.n	800ac6e <_malloc_r+0xf6>
 800abbc:	f8d8 4000 	ldr.w	r4, [r8]
 800abc0:	4627      	mov	r7, r4
 800abc2:	2f00      	cmp	r7, #0
 800abc4:	d143      	bne.n	800ac4e <_malloc_r+0xd6>
 800abc6:	2c00      	cmp	r4, #0
 800abc8:	d04b      	beq.n	800ac62 <_malloc_r+0xea>
 800abca:	6823      	ldr	r3, [r4, #0]
 800abcc:	4639      	mov	r1, r7
 800abce:	4630      	mov	r0, r6
 800abd0:	eb04 0903 	add.w	r9, r4, r3
 800abd4:	f000 fe48 	bl	800b868 <_sbrk_r>
 800abd8:	4581      	cmp	r9, r0
 800abda:	d142      	bne.n	800ac62 <_malloc_r+0xea>
 800abdc:	6821      	ldr	r1, [r4, #0]
 800abde:	1a6d      	subs	r5, r5, r1
 800abe0:	4629      	mov	r1, r5
 800abe2:	4630      	mov	r0, r6
 800abe4:	f7ff ffa6 	bl	800ab34 <sbrk_aligned>
 800abe8:	3001      	adds	r0, #1
 800abea:	d03a      	beq.n	800ac62 <_malloc_r+0xea>
 800abec:	6823      	ldr	r3, [r4, #0]
 800abee:	442b      	add	r3, r5
 800abf0:	6023      	str	r3, [r4, #0]
 800abf2:	f8d8 3000 	ldr.w	r3, [r8]
 800abf6:	685a      	ldr	r2, [r3, #4]
 800abf8:	bb62      	cbnz	r2, 800ac54 <_malloc_r+0xdc>
 800abfa:	f8c8 7000 	str.w	r7, [r8]
 800abfe:	e00f      	b.n	800ac20 <_malloc_r+0xa8>
 800ac00:	6822      	ldr	r2, [r4, #0]
 800ac02:	1b52      	subs	r2, r2, r5
 800ac04:	d420      	bmi.n	800ac48 <_malloc_r+0xd0>
 800ac06:	2a0b      	cmp	r2, #11
 800ac08:	d917      	bls.n	800ac3a <_malloc_r+0xc2>
 800ac0a:	1961      	adds	r1, r4, r5
 800ac0c:	42a3      	cmp	r3, r4
 800ac0e:	6025      	str	r5, [r4, #0]
 800ac10:	bf18      	it	ne
 800ac12:	6059      	strne	r1, [r3, #4]
 800ac14:	6863      	ldr	r3, [r4, #4]
 800ac16:	bf08      	it	eq
 800ac18:	f8c8 1000 	streq.w	r1, [r8]
 800ac1c:	5162      	str	r2, [r4, r5]
 800ac1e:	604b      	str	r3, [r1, #4]
 800ac20:	4630      	mov	r0, r6
 800ac22:	f000 f82f 	bl	800ac84 <__malloc_unlock>
 800ac26:	f104 000b 	add.w	r0, r4, #11
 800ac2a:	1d23      	adds	r3, r4, #4
 800ac2c:	f020 0007 	bic.w	r0, r0, #7
 800ac30:	1ac2      	subs	r2, r0, r3
 800ac32:	bf1c      	itt	ne
 800ac34:	1a1b      	subne	r3, r3, r0
 800ac36:	50a3      	strne	r3, [r4, r2]
 800ac38:	e7af      	b.n	800ab9a <_malloc_r+0x22>
 800ac3a:	6862      	ldr	r2, [r4, #4]
 800ac3c:	42a3      	cmp	r3, r4
 800ac3e:	bf0c      	ite	eq
 800ac40:	f8c8 2000 	streq.w	r2, [r8]
 800ac44:	605a      	strne	r2, [r3, #4]
 800ac46:	e7eb      	b.n	800ac20 <_malloc_r+0xa8>
 800ac48:	4623      	mov	r3, r4
 800ac4a:	6864      	ldr	r4, [r4, #4]
 800ac4c:	e7ae      	b.n	800abac <_malloc_r+0x34>
 800ac4e:	463c      	mov	r4, r7
 800ac50:	687f      	ldr	r7, [r7, #4]
 800ac52:	e7b6      	b.n	800abc2 <_malloc_r+0x4a>
 800ac54:	461a      	mov	r2, r3
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	42a3      	cmp	r3, r4
 800ac5a:	d1fb      	bne.n	800ac54 <_malloc_r+0xdc>
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	6053      	str	r3, [r2, #4]
 800ac60:	e7de      	b.n	800ac20 <_malloc_r+0xa8>
 800ac62:	230c      	movs	r3, #12
 800ac64:	6033      	str	r3, [r6, #0]
 800ac66:	4630      	mov	r0, r6
 800ac68:	f000 f80c 	bl	800ac84 <__malloc_unlock>
 800ac6c:	e794      	b.n	800ab98 <_malloc_r+0x20>
 800ac6e:	6005      	str	r5, [r0, #0]
 800ac70:	e7d6      	b.n	800ac20 <_malloc_r+0xa8>
 800ac72:	bf00      	nop
 800ac74:	2000140c 	.word	0x2000140c

0800ac78 <__malloc_lock>:
 800ac78:	4801      	ldr	r0, [pc, #4]	@ (800ac80 <__malloc_lock+0x8>)
 800ac7a:	f7ff b89e 	b.w	8009dba <__retarget_lock_acquire_recursive>
 800ac7e:	bf00      	nop
 800ac80:	20001404 	.word	0x20001404

0800ac84 <__malloc_unlock>:
 800ac84:	4801      	ldr	r0, [pc, #4]	@ (800ac8c <__malloc_unlock+0x8>)
 800ac86:	f7ff b899 	b.w	8009dbc <__retarget_lock_release_recursive>
 800ac8a:	bf00      	nop
 800ac8c:	20001404 	.word	0x20001404

0800ac90 <_Balloc>:
 800ac90:	b570      	push	{r4, r5, r6, lr}
 800ac92:	69c6      	ldr	r6, [r0, #28]
 800ac94:	4604      	mov	r4, r0
 800ac96:	460d      	mov	r5, r1
 800ac98:	b976      	cbnz	r6, 800acb8 <_Balloc+0x28>
 800ac9a:	2010      	movs	r0, #16
 800ac9c:	f7ff ff42 	bl	800ab24 <malloc>
 800aca0:	4602      	mov	r2, r0
 800aca2:	61e0      	str	r0, [r4, #28]
 800aca4:	b920      	cbnz	r0, 800acb0 <_Balloc+0x20>
 800aca6:	4b18      	ldr	r3, [pc, #96]	@ (800ad08 <_Balloc+0x78>)
 800aca8:	4818      	ldr	r0, [pc, #96]	@ (800ad0c <_Balloc+0x7c>)
 800acaa:	216b      	movs	r1, #107	@ 0x6b
 800acac:	f000 fdec 	bl	800b888 <__assert_func>
 800acb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800acb4:	6006      	str	r6, [r0, #0]
 800acb6:	60c6      	str	r6, [r0, #12]
 800acb8:	69e6      	ldr	r6, [r4, #28]
 800acba:	68f3      	ldr	r3, [r6, #12]
 800acbc:	b183      	cbz	r3, 800ace0 <_Balloc+0x50>
 800acbe:	69e3      	ldr	r3, [r4, #28]
 800acc0:	68db      	ldr	r3, [r3, #12]
 800acc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800acc6:	b9b8      	cbnz	r0, 800acf8 <_Balloc+0x68>
 800acc8:	2101      	movs	r1, #1
 800acca:	fa01 f605 	lsl.w	r6, r1, r5
 800acce:	1d72      	adds	r2, r6, #5
 800acd0:	0092      	lsls	r2, r2, #2
 800acd2:	4620      	mov	r0, r4
 800acd4:	f000 fdf6 	bl	800b8c4 <_calloc_r>
 800acd8:	b160      	cbz	r0, 800acf4 <_Balloc+0x64>
 800acda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800acde:	e00e      	b.n	800acfe <_Balloc+0x6e>
 800ace0:	2221      	movs	r2, #33	@ 0x21
 800ace2:	2104      	movs	r1, #4
 800ace4:	4620      	mov	r0, r4
 800ace6:	f000 fded 	bl	800b8c4 <_calloc_r>
 800acea:	69e3      	ldr	r3, [r4, #28]
 800acec:	60f0      	str	r0, [r6, #12]
 800acee:	68db      	ldr	r3, [r3, #12]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d1e4      	bne.n	800acbe <_Balloc+0x2e>
 800acf4:	2000      	movs	r0, #0
 800acf6:	bd70      	pop	{r4, r5, r6, pc}
 800acf8:	6802      	ldr	r2, [r0, #0]
 800acfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800acfe:	2300      	movs	r3, #0
 800ad00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ad04:	e7f7      	b.n	800acf6 <_Balloc+0x66>
 800ad06:	bf00      	nop
 800ad08:	0800c8ce 	.word	0x0800c8ce
 800ad0c:	0800c94e 	.word	0x0800c94e

0800ad10 <_Bfree>:
 800ad10:	b570      	push	{r4, r5, r6, lr}
 800ad12:	69c6      	ldr	r6, [r0, #28]
 800ad14:	4605      	mov	r5, r0
 800ad16:	460c      	mov	r4, r1
 800ad18:	b976      	cbnz	r6, 800ad38 <_Bfree+0x28>
 800ad1a:	2010      	movs	r0, #16
 800ad1c:	f7ff ff02 	bl	800ab24 <malloc>
 800ad20:	4602      	mov	r2, r0
 800ad22:	61e8      	str	r0, [r5, #28]
 800ad24:	b920      	cbnz	r0, 800ad30 <_Bfree+0x20>
 800ad26:	4b09      	ldr	r3, [pc, #36]	@ (800ad4c <_Bfree+0x3c>)
 800ad28:	4809      	ldr	r0, [pc, #36]	@ (800ad50 <_Bfree+0x40>)
 800ad2a:	218f      	movs	r1, #143	@ 0x8f
 800ad2c:	f000 fdac 	bl	800b888 <__assert_func>
 800ad30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ad34:	6006      	str	r6, [r0, #0]
 800ad36:	60c6      	str	r6, [r0, #12]
 800ad38:	b13c      	cbz	r4, 800ad4a <_Bfree+0x3a>
 800ad3a:	69eb      	ldr	r3, [r5, #28]
 800ad3c:	6862      	ldr	r2, [r4, #4]
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad44:	6021      	str	r1, [r4, #0]
 800ad46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ad4a:	bd70      	pop	{r4, r5, r6, pc}
 800ad4c:	0800c8ce 	.word	0x0800c8ce
 800ad50:	0800c94e 	.word	0x0800c94e

0800ad54 <__multadd>:
 800ad54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad58:	690d      	ldr	r5, [r1, #16]
 800ad5a:	4607      	mov	r7, r0
 800ad5c:	460c      	mov	r4, r1
 800ad5e:	461e      	mov	r6, r3
 800ad60:	f101 0c14 	add.w	ip, r1, #20
 800ad64:	2000      	movs	r0, #0
 800ad66:	f8dc 3000 	ldr.w	r3, [ip]
 800ad6a:	b299      	uxth	r1, r3
 800ad6c:	fb02 6101 	mla	r1, r2, r1, r6
 800ad70:	0c1e      	lsrs	r6, r3, #16
 800ad72:	0c0b      	lsrs	r3, r1, #16
 800ad74:	fb02 3306 	mla	r3, r2, r6, r3
 800ad78:	b289      	uxth	r1, r1
 800ad7a:	3001      	adds	r0, #1
 800ad7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad80:	4285      	cmp	r5, r0
 800ad82:	f84c 1b04 	str.w	r1, [ip], #4
 800ad86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad8a:	dcec      	bgt.n	800ad66 <__multadd+0x12>
 800ad8c:	b30e      	cbz	r6, 800add2 <__multadd+0x7e>
 800ad8e:	68a3      	ldr	r3, [r4, #8]
 800ad90:	42ab      	cmp	r3, r5
 800ad92:	dc19      	bgt.n	800adc8 <__multadd+0x74>
 800ad94:	6861      	ldr	r1, [r4, #4]
 800ad96:	4638      	mov	r0, r7
 800ad98:	3101      	adds	r1, #1
 800ad9a:	f7ff ff79 	bl	800ac90 <_Balloc>
 800ad9e:	4680      	mov	r8, r0
 800ada0:	b928      	cbnz	r0, 800adae <__multadd+0x5a>
 800ada2:	4602      	mov	r2, r0
 800ada4:	4b0c      	ldr	r3, [pc, #48]	@ (800add8 <__multadd+0x84>)
 800ada6:	480d      	ldr	r0, [pc, #52]	@ (800addc <__multadd+0x88>)
 800ada8:	21ba      	movs	r1, #186	@ 0xba
 800adaa:	f000 fd6d 	bl	800b888 <__assert_func>
 800adae:	6922      	ldr	r2, [r4, #16]
 800adb0:	3202      	adds	r2, #2
 800adb2:	f104 010c 	add.w	r1, r4, #12
 800adb6:	0092      	lsls	r2, r2, #2
 800adb8:	300c      	adds	r0, #12
 800adba:	f7ff f800 	bl	8009dbe <memcpy>
 800adbe:	4621      	mov	r1, r4
 800adc0:	4638      	mov	r0, r7
 800adc2:	f7ff ffa5 	bl	800ad10 <_Bfree>
 800adc6:	4644      	mov	r4, r8
 800adc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800adcc:	3501      	adds	r5, #1
 800adce:	615e      	str	r6, [r3, #20]
 800add0:	6125      	str	r5, [r4, #16]
 800add2:	4620      	mov	r0, r4
 800add4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800add8:	0800c93d 	.word	0x0800c93d
 800addc:	0800c94e 	.word	0x0800c94e

0800ade0 <__hi0bits>:
 800ade0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ade4:	4603      	mov	r3, r0
 800ade6:	bf36      	itet	cc
 800ade8:	0403      	lslcc	r3, r0, #16
 800adea:	2000      	movcs	r0, #0
 800adec:	2010      	movcc	r0, #16
 800adee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800adf2:	bf3c      	itt	cc
 800adf4:	021b      	lslcc	r3, r3, #8
 800adf6:	3008      	addcc	r0, #8
 800adf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800adfc:	bf3c      	itt	cc
 800adfe:	011b      	lslcc	r3, r3, #4
 800ae00:	3004      	addcc	r0, #4
 800ae02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae06:	bf3c      	itt	cc
 800ae08:	009b      	lslcc	r3, r3, #2
 800ae0a:	3002      	addcc	r0, #2
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	db05      	blt.n	800ae1c <__hi0bits+0x3c>
 800ae10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ae14:	f100 0001 	add.w	r0, r0, #1
 800ae18:	bf08      	it	eq
 800ae1a:	2020      	moveq	r0, #32
 800ae1c:	4770      	bx	lr

0800ae1e <__lo0bits>:
 800ae1e:	6803      	ldr	r3, [r0, #0]
 800ae20:	4602      	mov	r2, r0
 800ae22:	f013 0007 	ands.w	r0, r3, #7
 800ae26:	d00b      	beq.n	800ae40 <__lo0bits+0x22>
 800ae28:	07d9      	lsls	r1, r3, #31
 800ae2a:	d421      	bmi.n	800ae70 <__lo0bits+0x52>
 800ae2c:	0798      	lsls	r0, r3, #30
 800ae2e:	bf49      	itett	mi
 800ae30:	085b      	lsrmi	r3, r3, #1
 800ae32:	089b      	lsrpl	r3, r3, #2
 800ae34:	2001      	movmi	r0, #1
 800ae36:	6013      	strmi	r3, [r2, #0]
 800ae38:	bf5c      	itt	pl
 800ae3a:	6013      	strpl	r3, [r2, #0]
 800ae3c:	2002      	movpl	r0, #2
 800ae3e:	4770      	bx	lr
 800ae40:	b299      	uxth	r1, r3
 800ae42:	b909      	cbnz	r1, 800ae48 <__lo0bits+0x2a>
 800ae44:	0c1b      	lsrs	r3, r3, #16
 800ae46:	2010      	movs	r0, #16
 800ae48:	b2d9      	uxtb	r1, r3
 800ae4a:	b909      	cbnz	r1, 800ae50 <__lo0bits+0x32>
 800ae4c:	3008      	adds	r0, #8
 800ae4e:	0a1b      	lsrs	r3, r3, #8
 800ae50:	0719      	lsls	r1, r3, #28
 800ae52:	bf04      	itt	eq
 800ae54:	091b      	lsreq	r3, r3, #4
 800ae56:	3004      	addeq	r0, #4
 800ae58:	0799      	lsls	r1, r3, #30
 800ae5a:	bf04      	itt	eq
 800ae5c:	089b      	lsreq	r3, r3, #2
 800ae5e:	3002      	addeq	r0, #2
 800ae60:	07d9      	lsls	r1, r3, #31
 800ae62:	d403      	bmi.n	800ae6c <__lo0bits+0x4e>
 800ae64:	085b      	lsrs	r3, r3, #1
 800ae66:	f100 0001 	add.w	r0, r0, #1
 800ae6a:	d003      	beq.n	800ae74 <__lo0bits+0x56>
 800ae6c:	6013      	str	r3, [r2, #0]
 800ae6e:	4770      	bx	lr
 800ae70:	2000      	movs	r0, #0
 800ae72:	4770      	bx	lr
 800ae74:	2020      	movs	r0, #32
 800ae76:	4770      	bx	lr

0800ae78 <__i2b>:
 800ae78:	b510      	push	{r4, lr}
 800ae7a:	460c      	mov	r4, r1
 800ae7c:	2101      	movs	r1, #1
 800ae7e:	f7ff ff07 	bl	800ac90 <_Balloc>
 800ae82:	4602      	mov	r2, r0
 800ae84:	b928      	cbnz	r0, 800ae92 <__i2b+0x1a>
 800ae86:	4b05      	ldr	r3, [pc, #20]	@ (800ae9c <__i2b+0x24>)
 800ae88:	4805      	ldr	r0, [pc, #20]	@ (800aea0 <__i2b+0x28>)
 800ae8a:	f240 1145 	movw	r1, #325	@ 0x145
 800ae8e:	f000 fcfb 	bl	800b888 <__assert_func>
 800ae92:	2301      	movs	r3, #1
 800ae94:	6144      	str	r4, [r0, #20]
 800ae96:	6103      	str	r3, [r0, #16]
 800ae98:	bd10      	pop	{r4, pc}
 800ae9a:	bf00      	nop
 800ae9c:	0800c93d 	.word	0x0800c93d
 800aea0:	0800c94e 	.word	0x0800c94e

0800aea4 <__multiply>:
 800aea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aea8:	4617      	mov	r7, r2
 800aeaa:	690a      	ldr	r2, [r1, #16]
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	bfa8      	it	ge
 800aeb2:	463b      	movge	r3, r7
 800aeb4:	4689      	mov	r9, r1
 800aeb6:	bfa4      	itt	ge
 800aeb8:	460f      	movge	r7, r1
 800aeba:	4699      	movge	r9, r3
 800aebc:	693d      	ldr	r5, [r7, #16]
 800aebe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aec2:	68bb      	ldr	r3, [r7, #8]
 800aec4:	6879      	ldr	r1, [r7, #4]
 800aec6:	eb05 060a 	add.w	r6, r5, sl
 800aeca:	42b3      	cmp	r3, r6
 800aecc:	b085      	sub	sp, #20
 800aece:	bfb8      	it	lt
 800aed0:	3101      	addlt	r1, #1
 800aed2:	f7ff fedd 	bl	800ac90 <_Balloc>
 800aed6:	b930      	cbnz	r0, 800aee6 <__multiply+0x42>
 800aed8:	4602      	mov	r2, r0
 800aeda:	4b41      	ldr	r3, [pc, #260]	@ (800afe0 <__multiply+0x13c>)
 800aedc:	4841      	ldr	r0, [pc, #260]	@ (800afe4 <__multiply+0x140>)
 800aede:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aee2:	f000 fcd1 	bl	800b888 <__assert_func>
 800aee6:	f100 0414 	add.w	r4, r0, #20
 800aeea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800aeee:	4623      	mov	r3, r4
 800aef0:	2200      	movs	r2, #0
 800aef2:	4573      	cmp	r3, lr
 800aef4:	d320      	bcc.n	800af38 <__multiply+0x94>
 800aef6:	f107 0814 	add.w	r8, r7, #20
 800aefa:	f109 0114 	add.w	r1, r9, #20
 800aefe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800af02:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800af06:	9302      	str	r3, [sp, #8]
 800af08:	1beb      	subs	r3, r5, r7
 800af0a:	3b15      	subs	r3, #21
 800af0c:	f023 0303 	bic.w	r3, r3, #3
 800af10:	3304      	adds	r3, #4
 800af12:	3715      	adds	r7, #21
 800af14:	42bd      	cmp	r5, r7
 800af16:	bf38      	it	cc
 800af18:	2304      	movcc	r3, #4
 800af1a:	9301      	str	r3, [sp, #4]
 800af1c:	9b02      	ldr	r3, [sp, #8]
 800af1e:	9103      	str	r1, [sp, #12]
 800af20:	428b      	cmp	r3, r1
 800af22:	d80c      	bhi.n	800af3e <__multiply+0x9a>
 800af24:	2e00      	cmp	r6, #0
 800af26:	dd03      	ble.n	800af30 <__multiply+0x8c>
 800af28:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d055      	beq.n	800afdc <__multiply+0x138>
 800af30:	6106      	str	r6, [r0, #16]
 800af32:	b005      	add	sp, #20
 800af34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af38:	f843 2b04 	str.w	r2, [r3], #4
 800af3c:	e7d9      	b.n	800aef2 <__multiply+0x4e>
 800af3e:	f8b1 a000 	ldrh.w	sl, [r1]
 800af42:	f1ba 0f00 	cmp.w	sl, #0
 800af46:	d01f      	beq.n	800af88 <__multiply+0xe4>
 800af48:	46c4      	mov	ip, r8
 800af4a:	46a1      	mov	r9, r4
 800af4c:	2700      	movs	r7, #0
 800af4e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800af52:	f8d9 3000 	ldr.w	r3, [r9]
 800af56:	fa1f fb82 	uxth.w	fp, r2
 800af5a:	b29b      	uxth	r3, r3
 800af5c:	fb0a 330b 	mla	r3, sl, fp, r3
 800af60:	443b      	add	r3, r7
 800af62:	f8d9 7000 	ldr.w	r7, [r9]
 800af66:	0c12      	lsrs	r2, r2, #16
 800af68:	0c3f      	lsrs	r7, r7, #16
 800af6a:	fb0a 7202 	mla	r2, sl, r2, r7
 800af6e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800af72:	b29b      	uxth	r3, r3
 800af74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af78:	4565      	cmp	r5, ip
 800af7a:	f849 3b04 	str.w	r3, [r9], #4
 800af7e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800af82:	d8e4      	bhi.n	800af4e <__multiply+0xaa>
 800af84:	9b01      	ldr	r3, [sp, #4]
 800af86:	50e7      	str	r7, [r4, r3]
 800af88:	9b03      	ldr	r3, [sp, #12]
 800af8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800af8e:	3104      	adds	r1, #4
 800af90:	f1b9 0f00 	cmp.w	r9, #0
 800af94:	d020      	beq.n	800afd8 <__multiply+0x134>
 800af96:	6823      	ldr	r3, [r4, #0]
 800af98:	4647      	mov	r7, r8
 800af9a:	46a4      	mov	ip, r4
 800af9c:	f04f 0a00 	mov.w	sl, #0
 800afa0:	f8b7 b000 	ldrh.w	fp, [r7]
 800afa4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800afa8:	fb09 220b 	mla	r2, r9, fp, r2
 800afac:	4452      	add	r2, sl
 800afae:	b29b      	uxth	r3, r3
 800afb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afb4:	f84c 3b04 	str.w	r3, [ip], #4
 800afb8:	f857 3b04 	ldr.w	r3, [r7], #4
 800afbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800afc0:	f8bc 3000 	ldrh.w	r3, [ip]
 800afc4:	fb09 330a 	mla	r3, r9, sl, r3
 800afc8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800afcc:	42bd      	cmp	r5, r7
 800afce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800afd2:	d8e5      	bhi.n	800afa0 <__multiply+0xfc>
 800afd4:	9a01      	ldr	r2, [sp, #4]
 800afd6:	50a3      	str	r3, [r4, r2]
 800afd8:	3404      	adds	r4, #4
 800afda:	e79f      	b.n	800af1c <__multiply+0x78>
 800afdc:	3e01      	subs	r6, #1
 800afde:	e7a1      	b.n	800af24 <__multiply+0x80>
 800afe0:	0800c93d 	.word	0x0800c93d
 800afe4:	0800c94e 	.word	0x0800c94e

0800afe8 <__pow5mult>:
 800afe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afec:	4615      	mov	r5, r2
 800afee:	f012 0203 	ands.w	r2, r2, #3
 800aff2:	4607      	mov	r7, r0
 800aff4:	460e      	mov	r6, r1
 800aff6:	d007      	beq.n	800b008 <__pow5mult+0x20>
 800aff8:	4c25      	ldr	r4, [pc, #148]	@ (800b090 <__pow5mult+0xa8>)
 800affa:	3a01      	subs	r2, #1
 800affc:	2300      	movs	r3, #0
 800affe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b002:	f7ff fea7 	bl	800ad54 <__multadd>
 800b006:	4606      	mov	r6, r0
 800b008:	10ad      	asrs	r5, r5, #2
 800b00a:	d03d      	beq.n	800b088 <__pow5mult+0xa0>
 800b00c:	69fc      	ldr	r4, [r7, #28]
 800b00e:	b97c      	cbnz	r4, 800b030 <__pow5mult+0x48>
 800b010:	2010      	movs	r0, #16
 800b012:	f7ff fd87 	bl	800ab24 <malloc>
 800b016:	4602      	mov	r2, r0
 800b018:	61f8      	str	r0, [r7, #28]
 800b01a:	b928      	cbnz	r0, 800b028 <__pow5mult+0x40>
 800b01c:	4b1d      	ldr	r3, [pc, #116]	@ (800b094 <__pow5mult+0xac>)
 800b01e:	481e      	ldr	r0, [pc, #120]	@ (800b098 <__pow5mult+0xb0>)
 800b020:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b024:	f000 fc30 	bl	800b888 <__assert_func>
 800b028:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b02c:	6004      	str	r4, [r0, #0]
 800b02e:	60c4      	str	r4, [r0, #12]
 800b030:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b034:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b038:	b94c      	cbnz	r4, 800b04e <__pow5mult+0x66>
 800b03a:	f240 2171 	movw	r1, #625	@ 0x271
 800b03e:	4638      	mov	r0, r7
 800b040:	f7ff ff1a 	bl	800ae78 <__i2b>
 800b044:	2300      	movs	r3, #0
 800b046:	f8c8 0008 	str.w	r0, [r8, #8]
 800b04a:	4604      	mov	r4, r0
 800b04c:	6003      	str	r3, [r0, #0]
 800b04e:	f04f 0900 	mov.w	r9, #0
 800b052:	07eb      	lsls	r3, r5, #31
 800b054:	d50a      	bpl.n	800b06c <__pow5mult+0x84>
 800b056:	4631      	mov	r1, r6
 800b058:	4622      	mov	r2, r4
 800b05a:	4638      	mov	r0, r7
 800b05c:	f7ff ff22 	bl	800aea4 <__multiply>
 800b060:	4631      	mov	r1, r6
 800b062:	4680      	mov	r8, r0
 800b064:	4638      	mov	r0, r7
 800b066:	f7ff fe53 	bl	800ad10 <_Bfree>
 800b06a:	4646      	mov	r6, r8
 800b06c:	106d      	asrs	r5, r5, #1
 800b06e:	d00b      	beq.n	800b088 <__pow5mult+0xa0>
 800b070:	6820      	ldr	r0, [r4, #0]
 800b072:	b938      	cbnz	r0, 800b084 <__pow5mult+0x9c>
 800b074:	4622      	mov	r2, r4
 800b076:	4621      	mov	r1, r4
 800b078:	4638      	mov	r0, r7
 800b07a:	f7ff ff13 	bl	800aea4 <__multiply>
 800b07e:	6020      	str	r0, [r4, #0]
 800b080:	f8c0 9000 	str.w	r9, [r0]
 800b084:	4604      	mov	r4, r0
 800b086:	e7e4      	b.n	800b052 <__pow5mult+0x6a>
 800b088:	4630      	mov	r0, r6
 800b08a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b08e:	bf00      	nop
 800b090:	0800ca00 	.word	0x0800ca00
 800b094:	0800c8ce 	.word	0x0800c8ce
 800b098:	0800c94e 	.word	0x0800c94e

0800b09c <__lshift>:
 800b09c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0a0:	460c      	mov	r4, r1
 800b0a2:	6849      	ldr	r1, [r1, #4]
 800b0a4:	6923      	ldr	r3, [r4, #16]
 800b0a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b0aa:	68a3      	ldr	r3, [r4, #8]
 800b0ac:	4607      	mov	r7, r0
 800b0ae:	4691      	mov	r9, r2
 800b0b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b0b4:	f108 0601 	add.w	r6, r8, #1
 800b0b8:	42b3      	cmp	r3, r6
 800b0ba:	db0b      	blt.n	800b0d4 <__lshift+0x38>
 800b0bc:	4638      	mov	r0, r7
 800b0be:	f7ff fde7 	bl	800ac90 <_Balloc>
 800b0c2:	4605      	mov	r5, r0
 800b0c4:	b948      	cbnz	r0, 800b0da <__lshift+0x3e>
 800b0c6:	4602      	mov	r2, r0
 800b0c8:	4b28      	ldr	r3, [pc, #160]	@ (800b16c <__lshift+0xd0>)
 800b0ca:	4829      	ldr	r0, [pc, #164]	@ (800b170 <__lshift+0xd4>)
 800b0cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b0d0:	f000 fbda 	bl	800b888 <__assert_func>
 800b0d4:	3101      	adds	r1, #1
 800b0d6:	005b      	lsls	r3, r3, #1
 800b0d8:	e7ee      	b.n	800b0b8 <__lshift+0x1c>
 800b0da:	2300      	movs	r3, #0
 800b0dc:	f100 0114 	add.w	r1, r0, #20
 800b0e0:	f100 0210 	add.w	r2, r0, #16
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	4553      	cmp	r3, sl
 800b0e8:	db33      	blt.n	800b152 <__lshift+0xb6>
 800b0ea:	6920      	ldr	r0, [r4, #16]
 800b0ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b0f0:	f104 0314 	add.w	r3, r4, #20
 800b0f4:	f019 091f 	ands.w	r9, r9, #31
 800b0f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b0fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b100:	d02b      	beq.n	800b15a <__lshift+0xbe>
 800b102:	f1c9 0e20 	rsb	lr, r9, #32
 800b106:	468a      	mov	sl, r1
 800b108:	2200      	movs	r2, #0
 800b10a:	6818      	ldr	r0, [r3, #0]
 800b10c:	fa00 f009 	lsl.w	r0, r0, r9
 800b110:	4310      	orrs	r0, r2
 800b112:	f84a 0b04 	str.w	r0, [sl], #4
 800b116:	f853 2b04 	ldr.w	r2, [r3], #4
 800b11a:	459c      	cmp	ip, r3
 800b11c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b120:	d8f3      	bhi.n	800b10a <__lshift+0x6e>
 800b122:	ebac 0304 	sub.w	r3, ip, r4
 800b126:	3b15      	subs	r3, #21
 800b128:	f023 0303 	bic.w	r3, r3, #3
 800b12c:	3304      	adds	r3, #4
 800b12e:	f104 0015 	add.w	r0, r4, #21
 800b132:	4560      	cmp	r0, ip
 800b134:	bf88      	it	hi
 800b136:	2304      	movhi	r3, #4
 800b138:	50ca      	str	r2, [r1, r3]
 800b13a:	b10a      	cbz	r2, 800b140 <__lshift+0xa4>
 800b13c:	f108 0602 	add.w	r6, r8, #2
 800b140:	3e01      	subs	r6, #1
 800b142:	4638      	mov	r0, r7
 800b144:	612e      	str	r6, [r5, #16]
 800b146:	4621      	mov	r1, r4
 800b148:	f7ff fde2 	bl	800ad10 <_Bfree>
 800b14c:	4628      	mov	r0, r5
 800b14e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b152:	f842 0f04 	str.w	r0, [r2, #4]!
 800b156:	3301      	adds	r3, #1
 800b158:	e7c5      	b.n	800b0e6 <__lshift+0x4a>
 800b15a:	3904      	subs	r1, #4
 800b15c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b160:	f841 2f04 	str.w	r2, [r1, #4]!
 800b164:	459c      	cmp	ip, r3
 800b166:	d8f9      	bhi.n	800b15c <__lshift+0xc0>
 800b168:	e7ea      	b.n	800b140 <__lshift+0xa4>
 800b16a:	bf00      	nop
 800b16c:	0800c93d 	.word	0x0800c93d
 800b170:	0800c94e 	.word	0x0800c94e

0800b174 <__mcmp>:
 800b174:	690a      	ldr	r2, [r1, #16]
 800b176:	4603      	mov	r3, r0
 800b178:	6900      	ldr	r0, [r0, #16]
 800b17a:	1a80      	subs	r0, r0, r2
 800b17c:	b530      	push	{r4, r5, lr}
 800b17e:	d10e      	bne.n	800b19e <__mcmp+0x2a>
 800b180:	3314      	adds	r3, #20
 800b182:	3114      	adds	r1, #20
 800b184:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b188:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b18c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b190:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b194:	4295      	cmp	r5, r2
 800b196:	d003      	beq.n	800b1a0 <__mcmp+0x2c>
 800b198:	d205      	bcs.n	800b1a6 <__mcmp+0x32>
 800b19a:	f04f 30ff 	mov.w	r0, #4294967295
 800b19e:	bd30      	pop	{r4, r5, pc}
 800b1a0:	42a3      	cmp	r3, r4
 800b1a2:	d3f3      	bcc.n	800b18c <__mcmp+0x18>
 800b1a4:	e7fb      	b.n	800b19e <__mcmp+0x2a>
 800b1a6:	2001      	movs	r0, #1
 800b1a8:	e7f9      	b.n	800b19e <__mcmp+0x2a>
	...

0800b1ac <__mdiff>:
 800b1ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1b0:	4689      	mov	r9, r1
 800b1b2:	4606      	mov	r6, r0
 800b1b4:	4611      	mov	r1, r2
 800b1b6:	4648      	mov	r0, r9
 800b1b8:	4614      	mov	r4, r2
 800b1ba:	f7ff ffdb 	bl	800b174 <__mcmp>
 800b1be:	1e05      	subs	r5, r0, #0
 800b1c0:	d112      	bne.n	800b1e8 <__mdiff+0x3c>
 800b1c2:	4629      	mov	r1, r5
 800b1c4:	4630      	mov	r0, r6
 800b1c6:	f7ff fd63 	bl	800ac90 <_Balloc>
 800b1ca:	4602      	mov	r2, r0
 800b1cc:	b928      	cbnz	r0, 800b1da <__mdiff+0x2e>
 800b1ce:	4b3f      	ldr	r3, [pc, #252]	@ (800b2cc <__mdiff+0x120>)
 800b1d0:	f240 2137 	movw	r1, #567	@ 0x237
 800b1d4:	483e      	ldr	r0, [pc, #248]	@ (800b2d0 <__mdiff+0x124>)
 800b1d6:	f000 fb57 	bl	800b888 <__assert_func>
 800b1da:	2301      	movs	r3, #1
 800b1dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b1e0:	4610      	mov	r0, r2
 800b1e2:	b003      	add	sp, #12
 800b1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1e8:	bfbc      	itt	lt
 800b1ea:	464b      	movlt	r3, r9
 800b1ec:	46a1      	movlt	r9, r4
 800b1ee:	4630      	mov	r0, r6
 800b1f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b1f4:	bfba      	itte	lt
 800b1f6:	461c      	movlt	r4, r3
 800b1f8:	2501      	movlt	r5, #1
 800b1fa:	2500      	movge	r5, #0
 800b1fc:	f7ff fd48 	bl	800ac90 <_Balloc>
 800b200:	4602      	mov	r2, r0
 800b202:	b918      	cbnz	r0, 800b20c <__mdiff+0x60>
 800b204:	4b31      	ldr	r3, [pc, #196]	@ (800b2cc <__mdiff+0x120>)
 800b206:	f240 2145 	movw	r1, #581	@ 0x245
 800b20a:	e7e3      	b.n	800b1d4 <__mdiff+0x28>
 800b20c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b210:	6926      	ldr	r6, [r4, #16]
 800b212:	60c5      	str	r5, [r0, #12]
 800b214:	f109 0310 	add.w	r3, r9, #16
 800b218:	f109 0514 	add.w	r5, r9, #20
 800b21c:	f104 0e14 	add.w	lr, r4, #20
 800b220:	f100 0b14 	add.w	fp, r0, #20
 800b224:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b228:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b22c:	9301      	str	r3, [sp, #4]
 800b22e:	46d9      	mov	r9, fp
 800b230:	f04f 0c00 	mov.w	ip, #0
 800b234:	9b01      	ldr	r3, [sp, #4]
 800b236:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b23a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b23e:	9301      	str	r3, [sp, #4]
 800b240:	fa1f f38a 	uxth.w	r3, sl
 800b244:	4619      	mov	r1, r3
 800b246:	b283      	uxth	r3, r0
 800b248:	1acb      	subs	r3, r1, r3
 800b24a:	0c00      	lsrs	r0, r0, #16
 800b24c:	4463      	add	r3, ip
 800b24e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b252:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b256:	b29b      	uxth	r3, r3
 800b258:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b25c:	4576      	cmp	r6, lr
 800b25e:	f849 3b04 	str.w	r3, [r9], #4
 800b262:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b266:	d8e5      	bhi.n	800b234 <__mdiff+0x88>
 800b268:	1b33      	subs	r3, r6, r4
 800b26a:	3b15      	subs	r3, #21
 800b26c:	f023 0303 	bic.w	r3, r3, #3
 800b270:	3415      	adds	r4, #21
 800b272:	3304      	adds	r3, #4
 800b274:	42a6      	cmp	r6, r4
 800b276:	bf38      	it	cc
 800b278:	2304      	movcc	r3, #4
 800b27a:	441d      	add	r5, r3
 800b27c:	445b      	add	r3, fp
 800b27e:	461e      	mov	r6, r3
 800b280:	462c      	mov	r4, r5
 800b282:	4544      	cmp	r4, r8
 800b284:	d30e      	bcc.n	800b2a4 <__mdiff+0xf8>
 800b286:	f108 0103 	add.w	r1, r8, #3
 800b28a:	1b49      	subs	r1, r1, r5
 800b28c:	f021 0103 	bic.w	r1, r1, #3
 800b290:	3d03      	subs	r5, #3
 800b292:	45a8      	cmp	r8, r5
 800b294:	bf38      	it	cc
 800b296:	2100      	movcc	r1, #0
 800b298:	440b      	add	r3, r1
 800b29a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b29e:	b191      	cbz	r1, 800b2c6 <__mdiff+0x11a>
 800b2a0:	6117      	str	r7, [r2, #16]
 800b2a2:	e79d      	b.n	800b1e0 <__mdiff+0x34>
 800b2a4:	f854 1b04 	ldr.w	r1, [r4], #4
 800b2a8:	46e6      	mov	lr, ip
 800b2aa:	0c08      	lsrs	r0, r1, #16
 800b2ac:	fa1c fc81 	uxtah	ip, ip, r1
 800b2b0:	4471      	add	r1, lr
 800b2b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b2b6:	b289      	uxth	r1, r1
 800b2b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b2bc:	f846 1b04 	str.w	r1, [r6], #4
 800b2c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b2c4:	e7dd      	b.n	800b282 <__mdiff+0xd6>
 800b2c6:	3f01      	subs	r7, #1
 800b2c8:	e7e7      	b.n	800b29a <__mdiff+0xee>
 800b2ca:	bf00      	nop
 800b2cc:	0800c93d 	.word	0x0800c93d
 800b2d0:	0800c94e 	.word	0x0800c94e

0800b2d4 <__d2b>:
 800b2d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b2d8:	460f      	mov	r7, r1
 800b2da:	2101      	movs	r1, #1
 800b2dc:	ec59 8b10 	vmov	r8, r9, d0
 800b2e0:	4616      	mov	r6, r2
 800b2e2:	f7ff fcd5 	bl	800ac90 <_Balloc>
 800b2e6:	4604      	mov	r4, r0
 800b2e8:	b930      	cbnz	r0, 800b2f8 <__d2b+0x24>
 800b2ea:	4602      	mov	r2, r0
 800b2ec:	4b23      	ldr	r3, [pc, #140]	@ (800b37c <__d2b+0xa8>)
 800b2ee:	4824      	ldr	r0, [pc, #144]	@ (800b380 <__d2b+0xac>)
 800b2f0:	f240 310f 	movw	r1, #783	@ 0x30f
 800b2f4:	f000 fac8 	bl	800b888 <__assert_func>
 800b2f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b2fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b300:	b10d      	cbz	r5, 800b306 <__d2b+0x32>
 800b302:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b306:	9301      	str	r3, [sp, #4]
 800b308:	f1b8 0300 	subs.w	r3, r8, #0
 800b30c:	d023      	beq.n	800b356 <__d2b+0x82>
 800b30e:	4668      	mov	r0, sp
 800b310:	9300      	str	r3, [sp, #0]
 800b312:	f7ff fd84 	bl	800ae1e <__lo0bits>
 800b316:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b31a:	b1d0      	cbz	r0, 800b352 <__d2b+0x7e>
 800b31c:	f1c0 0320 	rsb	r3, r0, #32
 800b320:	fa02 f303 	lsl.w	r3, r2, r3
 800b324:	430b      	orrs	r3, r1
 800b326:	40c2      	lsrs	r2, r0
 800b328:	6163      	str	r3, [r4, #20]
 800b32a:	9201      	str	r2, [sp, #4]
 800b32c:	9b01      	ldr	r3, [sp, #4]
 800b32e:	61a3      	str	r3, [r4, #24]
 800b330:	2b00      	cmp	r3, #0
 800b332:	bf0c      	ite	eq
 800b334:	2201      	moveq	r2, #1
 800b336:	2202      	movne	r2, #2
 800b338:	6122      	str	r2, [r4, #16]
 800b33a:	b1a5      	cbz	r5, 800b366 <__d2b+0x92>
 800b33c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b340:	4405      	add	r5, r0
 800b342:	603d      	str	r5, [r7, #0]
 800b344:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b348:	6030      	str	r0, [r6, #0]
 800b34a:	4620      	mov	r0, r4
 800b34c:	b003      	add	sp, #12
 800b34e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b352:	6161      	str	r1, [r4, #20]
 800b354:	e7ea      	b.n	800b32c <__d2b+0x58>
 800b356:	a801      	add	r0, sp, #4
 800b358:	f7ff fd61 	bl	800ae1e <__lo0bits>
 800b35c:	9b01      	ldr	r3, [sp, #4]
 800b35e:	6163      	str	r3, [r4, #20]
 800b360:	3020      	adds	r0, #32
 800b362:	2201      	movs	r2, #1
 800b364:	e7e8      	b.n	800b338 <__d2b+0x64>
 800b366:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b36a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b36e:	6038      	str	r0, [r7, #0]
 800b370:	6918      	ldr	r0, [r3, #16]
 800b372:	f7ff fd35 	bl	800ade0 <__hi0bits>
 800b376:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b37a:	e7e5      	b.n	800b348 <__d2b+0x74>
 800b37c:	0800c93d 	.word	0x0800c93d
 800b380:	0800c94e 	.word	0x0800c94e

0800b384 <__sfputc_r>:
 800b384:	6893      	ldr	r3, [r2, #8]
 800b386:	3b01      	subs	r3, #1
 800b388:	2b00      	cmp	r3, #0
 800b38a:	b410      	push	{r4}
 800b38c:	6093      	str	r3, [r2, #8]
 800b38e:	da08      	bge.n	800b3a2 <__sfputc_r+0x1e>
 800b390:	6994      	ldr	r4, [r2, #24]
 800b392:	42a3      	cmp	r3, r4
 800b394:	db01      	blt.n	800b39a <__sfputc_r+0x16>
 800b396:	290a      	cmp	r1, #10
 800b398:	d103      	bne.n	800b3a2 <__sfputc_r+0x1e>
 800b39a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b39e:	f7fe bb9c 	b.w	8009ada <__swbuf_r>
 800b3a2:	6813      	ldr	r3, [r2, #0]
 800b3a4:	1c58      	adds	r0, r3, #1
 800b3a6:	6010      	str	r0, [r2, #0]
 800b3a8:	7019      	strb	r1, [r3, #0]
 800b3aa:	4608      	mov	r0, r1
 800b3ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3b0:	4770      	bx	lr

0800b3b2 <__sfputs_r>:
 800b3b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3b4:	4606      	mov	r6, r0
 800b3b6:	460f      	mov	r7, r1
 800b3b8:	4614      	mov	r4, r2
 800b3ba:	18d5      	adds	r5, r2, r3
 800b3bc:	42ac      	cmp	r4, r5
 800b3be:	d101      	bne.n	800b3c4 <__sfputs_r+0x12>
 800b3c0:	2000      	movs	r0, #0
 800b3c2:	e007      	b.n	800b3d4 <__sfputs_r+0x22>
 800b3c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3c8:	463a      	mov	r2, r7
 800b3ca:	4630      	mov	r0, r6
 800b3cc:	f7ff ffda 	bl	800b384 <__sfputc_r>
 800b3d0:	1c43      	adds	r3, r0, #1
 800b3d2:	d1f3      	bne.n	800b3bc <__sfputs_r+0xa>
 800b3d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b3d8 <_vfiprintf_r>:
 800b3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3dc:	460d      	mov	r5, r1
 800b3de:	b09d      	sub	sp, #116	@ 0x74
 800b3e0:	4614      	mov	r4, r2
 800b3e2:	4698      	mov	r8, r3
 800b3e4:	4606      	mov	r6, r0
 800b3e6:	b118      	cbz	r0, 800b3f0 <_vfiprintf_r+0x18>
 800b3e8:	6a03      	ldr	r3, [r0, #32]
 800b3ea:	b90b      	cbnz	r3, 800b3f0 <_vfiprintf_r+0x18>
 800b3ec:	f7fe fa8c 	bl	8009908 <__sinit>
 800b3f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3f2:	07d9      	lsls	r1, r3, #31
 800b3f4:	d405      	bmi.n	800b402 <_vfiprintf_r+0x2a>
 800b3f6:	89ab      	ldrh	r3, [r5, #12]
 800b3f8:	059a      	lsls	r2, r3, #22
 800b3fa:	d402      	bmi.n	800b402 <_vfiprintf_r+0x2a>
 800b3fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3fe:	f7fe fcdc 	bl	8009dba <__retarget_lock_acquire_recursive>
 800b402:	89ab      	ldrh	r3, [r5, #12]
 800b404:	071b      	lsls	r3, r3, #28
 800b406:	d501      	bpl.n	800b40c <_vfiprintf_r+0x34>
 800b408:	692b      	ldr	r3, [r5, #16]
 800b40a:	b99b      	cbnz	r3, 800b434 <_vfiprintf_r+0x5c>
 800b40c:	4629      	mov	r1, r5
 800b40e:	4630      	mov	r0, r6
 800b410:	f7fe fba2 	bl	8009b58 <__swsetup_r>
 800b414:	b170      	cbz	r0, 800b434 <_vfiprintf_r+0x5c>
 800b416:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b418:	07dc      	lsls	r4, r3, #31
 800b41a:	d504      	bpl.n	800b426 <_vfiprintf_r+0x4e>
 800b41c:	f04f 30ff 	mov.w	r0, #4294967295
 800b420:	b01d      	add	sp, #116	@ 0x74
 800b422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b426:	89ab      	ldrh	r3, [r5, #12]
 800b428:	0598      	lsls	r0, r3, #22
 800b42a:	d4f7      	bmi.n	800b41c <_vfiprintf_r+0x44>
 800b42c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b42e:	f7fe fcc5 	bl	8009dbc <__retarget_lock_release_recursive>
 800b432:	e7f3      	b.n	800b41c <_vfiprintf_r+0x44>
 800b434:	2300      	movs	r3, #0
 800b436:	9309      	str	r3, [sp, #36]	@ 0x24
 800b438:	2320      	movs	r3, #32
 800b43a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b43e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b442:	2330      	movs	r3, #48	@ 0x30
 800b444:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b5f4 <_vfiprintf_r+0x21c>
 800b448:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b44c:	f04f 0901 	mov.w	r9, #1
 800b450:	4623      	mov	r3, r4
 800b452:	469a      	mov	sl, r3
 800b454:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b458:	b10a      	cbz	r2, 800b45e <_vfiprintf_r+0x86>
 800b45a:	2a25      	cmp	r2, #37	@ 0x25
 800b45c:	d1f9      	bne.n	800b452 <_vfiprintf_r+0x7a>
 800b45e:	ebba 0b04 	subs.w	fp, sl, r4
 800b462:	d00b      	beq.n	800b47c <_vfiprintf_r+0xa4>
 800b464:	465b      	mov	r3, fp
 800b466:	4622      	mov	r2, r4
 800b468:	4629      	mov	r1, r5
 800b46a:	4630      	mov	r0, r6
 800b46c:	f7ff ffa1 	bl	800b3b2 <__sfputs_r>
 800b470:	3001      	adds	r0, #1
 800b472:	f000 80a7 	beq.w	800b5c4 <_vfiprintf_r+0x1ec>
 800b476:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b478:	445a      	add	r2, fp
 800b47a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b47c:	f89a 3000 	ldrb.w	r3, [sl]
 800b480:	2b00      	cmp	r3, #0
 800b482:	f000 809f 	beq.w	800b5c4 <_vfiprintf_r+0x1ec>
 800b486:	2300      	movs	r3, #0
 800b488:	f04f 32ff 	mov.w	r2, #4294967295
 800b48c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b490:	f10a 0a01 	add.w	sl, sl, #1
 800b494:	9304      	str	r3, [sp, #16]
 800b496:	9307      	str	r3, [sp, #28]
 800b498:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b49c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b49e:	4654      	mov	r4, sl
 800b4a0:	2205      	movs	r2, #5
 800b4a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4a6:	4853      	ldr	r0, [pc, #332]	@ (800b5f4 <_vfiprintf_r+0x21c>)
 800b4a8:	f7f4 fe6a 	bl	8000180 <memchr>
 800b4ac:	9a04      	ldr	r2, [sp, #16]
 800b4ae:	b9d8      	cbnz	r0, 800b4e8 <_vfiprintf_r+0x110>
 800b4b0:	06d1      	lsls	r1, r2, #27
 800b4b2:	bf44      	itt	mi
 800b4b4:	2320      	movmi	r3, #32
 800b4b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4ba:	0713      	lsls	r3, r2, #28
 800b4bc:	bf44      	itt	mi
 800b4be:	232b      	movmi	r3, #43	@ 0x2b
 800b4c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4c4:	f89a 3000 	ldrb.w	r3, [sl]
 800b4c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4ca:	d015      	beq.n	800b4f8 <_vfiprintf_r+0x120>
 800b4cc:	9a07      	ldr	r2, [sp, #28]
 800b4ce:	4654      	mov	r4, sl
 800b4d0:	2000      	movs	r0, #0
 800b4d2:	f04f 0c0a 	mov.w	ip, #10
 800b4d6:	4621      	mov	r1, r4
 800b4d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4dc:	3b30      	subs	r3, #48	@ 0x30
 800b4de:	2b09      	cmp	r3, #9
 800b4e0:	d94b      	bls.n	800b57a <_vfiprintf_r+0x1a2>
 800b4e2:	b1b0      	cbz	r0, 800b512 <_vfiprintf_r+0x13a>
 800b4e4:	9207      	str	r2, [sp, #28]
 800b4e6:	e014      	b.n	800b512 <_vfiprintf_r+0x13a>
 800b4e8:	eba0 0308 	sub.w	r3, r0, r8
 800b4ec:	fa09 f303 	lsl.w	r3, r9, r3
 800b4f0:	4313      	orrs	r3, r2
 800b4f2:	9304      	str	r3, [sp, #16]
 800b4f4:	46a2      	mov	sl, r4
 800b4f6:	e7d2      	b.n	800b49e <_vfiprintf_r+0xc6>
 800b4f8:	9b03      	ldr	r3, [sp, #12]
 800b4fa:	1d19      	adds	r1, r3, #4
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	9103      	str	r1, [sp, #12]
 800b500:	2b00      	cmp	r3, #0
 800b502:	bfbb      	ittet	lt
 800b504:	425b      	neglt	r3, r3
 800b506:	f042 0202 	orrlt.w	r2, r2, #2
 800b50a:	9307      	strge	r3, [sp, #28]
 800b50c:	9307      	strlt	r3, [sp, #28]
 800b50e:	bfb8      	it	lt
 800b510:	9204      	strlt	r2, [sp, #16]
 800b512:	7823      	ldrb	r3, [r4, #0]
 800b514:	2b2e      	cmp	r3, #46	@ 0x2e
 800b516:	d10a      	bne.n	800b52e <_vfiprintf_r+0x156>
 800b518:	7863      	ldrb	r3, [r4, #1]
 800b51a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b51c:	d132      	bne.n	800b584 <_vfiprintf_r+0x1ac>
 800b51e:	9b03      	ldr	r3, [sp, #12]
 800b520:	1d1a      	adds	r2, r3, #4
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	9203      	str	r2, [sp, #12]
 800b526:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b52a:	3402      	adds	r4, #2
 800b52c:	9305      	str	r3, [sp, #20]
 800b52e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b604 <_vfiprintf_r+0x22c>
 800b532:	7821      	ldrb	r1, [r4, #0]
 800b534:	2203      	movs	r2, #3
 800b536:	4650      	mov	r0, sl
 800b538:	f7f4 fe22 	bl	8000180 <memchr>
 800b53c:	b138      	cbz	r0, 800b54e <_vfiprintf_r+0x176>
 800b53e:	9b04      	ldr	r3, [sp, #16]
 800b540:	eba0 000a 	sub.w	r0, r0, sl
 800b544:	2240      	movs	r2, #64	@ 0x40
 800b546:	4082      	lsls	r2, r0
 800b548:	4313      	orrs	r3, r2
 800b54a:	3401      	adds	r4, #1
 800b54c:	9304      	str	r3, [sp, #16]
 800b54e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b552:	4829      	ldr	r0, [pc, #164]	@ (800b5f8 <_vfiprintf_r+0x220>)
 800b554:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b558:	2206      	movs	r2, #6
 800b55a:	f7f4 fe11 	bl	8000180 <memchr>
 800b55e:	2800      	cmp	r0, #0
 800b560:	d03f      	beq.n	800b5e2 <_vfiprintf_r+0x20a>
 800b562:	4b26      	ldr	r3, [pc, #152]	@ (800b5fc <_vfiprintf_r+0x224>)
 800b564:	bb1b      	cbnz	r3, 800b5ae <_vfiprintf_r+0x1d6>
 800b566:	9b03      	ldr	r3, [sp, #12]
 800b568:	3307      	adds	r3, #7
 800b56a:	f023 0307 	bic.w	r3, r3, #7
 800b56e:	3308      	adds	r3, #8
 800b570:	9303      	str	r3, [sp, #12]
 800b572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b574:	443b      	add	r3, r7
 800b576:	9309      	str	r3, [sp, #36]	@ 0x24
 800b578:	e76a      	b.n	800b450 <_vfiprintf_r+0x78>
 800b57a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b57e:	460c      	mov	r4, r1
 800b580:	2001      	movs	r0, #1
 800b582:	e7a8      	b.n	800b4d6 <_vfiprintf_r+0xfe>
 800b584:	2300      	movs	r3, #0
 800b586:	3401      	adds	r4, #1
 800b588:	9305      	str	r3, [sp, #20]
 800b58a:	4619      	mov	r1, r3
 800b58c:	f04f 0c0a 	mov.w	ip, #10
 800b590:	4620      	mov	r0, r4
 800b592:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b596:	3a30      	subs	r2, #48	@ 0x30
 800b598:	2a09      	cmp	r2, #9
 800b59a:	d903      	bls.n	800b5a4 <_vfiprintf_r+0x1cc>
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d0c6      	beq.n	800b52e <_vfiprintf_r+0x156>
 800b5a0:	9105      	str	r1, [sp, #20]
 800b5a2:	e7c4      	b.n	800b52e <_vfiprintf_r+0x156>
 800b5a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5a8:	4604      	mov	r4, r0
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	e7f0      	b.n	800b590 <_vfiprintf_r+0x1b8>
 800b5ae:	ab03      	add	r3, sp, #12
 800b5b0:	9300      	str	r3, [sp, #0]
 800b5b2:	462a      	mov	r2, r5
 800b5b4:	4b12      	ldr	r3, [pc, #72]	@ (800b600 <_vfiprintf_r+0x228>)
 800b5b6:	a904      	add	r1, sp, #16
 800b5b8:	4630      	mov	r0, r6
 800b5ba:	f7fd fd63 	bl	8009084 <_printf_float>
 800b5be:	4607      	mov	r7, r0
 800b5c0:	1c78      	adds	r0, r7, #1
 800b5c2:	d1d6      	bne.n	800b572 <_vfiprintf_r+0x19a>
 800b5c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b5c6:	07d9      	lsls	r1, r3, #31
 800b5c8:	d405      	bmi.n	800b5d6 <_vfiprintf_r+0x1fe>
 800b5ca:	89ab      	ldrh	r3, [r5, #12]
 800b5cc:	059a      	lsls	r2, r3, #22
 800b5ce:	d402      	bmi.n	800b5d6 <_vfiprintf_r+0x1fe>
 800b5d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b5d2:	f7fe fbf3 	bl	8009dbc <__retarget_lock_release_recursive>
 800b5d6:	89ab      	ldrh	r3, [r5, #12]
 800b5d8:	065b      	lsls	r3, r3, #25
 800b5da:	f53f af1f 	bmi.w	800b41c <_vfiprintf_r+0x44>
 800b5de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5e0:	e71e      	b.n	800b420 <_vfiprintf_r+0x48>
 800b5e2:	ab03      	add	r3, sp, #12
 800b5e4:	9300      	str	r3, [sp, #0]
 800b5e6:	462a      	mov	r2, r5
 800b5e8:	4b05      	ldr	r3, [pc, #20]	@ (800b600 <_vfiprintf_r+0x228>)
 800b5ea:	a904      	add	r1, sp, #16
 800b5ec:	4630      	mov	r0, r6
 800b5ee:	f7fd ffe1 	bl	80095b4 <_printf_i>
 800b5f2:	e7e4      	b.n	800b5be <_vfiprintf_r+0x1e6>
 800b5f4:	0800c9a7 	.word	0x0800c9a7
 800b5f8:	0800c9b1 	.word	0x0800c9b1
 800b5fc:	08009085 	.word	0x08009085
 800b600:	0800b3b3 	.word	0x0800b3b3
 800b604:	0800c9ad 	.word	0x0800c9ad

0800b608 <__sflush_r>:
 800b608:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b60c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b610:	0716      	lsls	r6, r2, #28
 800b612:	4605      	mov	r5, r0
 800b614:	460c      	mov	r4, r1
 800b616:	d454      	bmi.n	800b6c2 <__sflush_r+0xba>
 800b618:	684b      	ldr	r3, [r1, #4]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	dc02      	bgt.n	800b624 <__sflush_r+0x1c>
 800b61e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b620:	2b00      	cmp	r3, #0
 800b622:	dd48      	ble.n	800b6b6 <__sflush_r+0xae>
 800b624:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b626:	2e00      	cmp	r6, #0
 800b628:	d045      	beq.n	800b6b6 <__sflush_r+0xae>
 800b62a:	2300      	movs	r3, #0
 800b62c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b630:	682f      	ldr	r7, [r5, #0]
 800b632:	6a21      	ldr	r1, [r4, #32]
 800b634:	602b      	str	r3, [r5, #0]
 800b636:	d030      	beq.n	800b69a <__sflush_r+0x92>
 800b638:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b63a:	89a3      	ldrh	r3, [r4, #12]
 800b63c:	0759      	lsls	r1, r3, #29
 800b63e:	d505      	bpl.n	800b64c <__sflush_r+0x44>
 800b640:	6863      	ldr	r3, [r4, #4]
 800b642:	1ad2      	subs	r2, r2, r3
 800b644:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b646:	b10b      	cbz	r3, 800b64c <__sflush_r+0x44>
 800b648:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b64a:	1ad2      	subs	r2, r2, r3
 800b64c:	2300      	movs	r3, #0
 800b64e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b650:	6a21      	ldr	r1, [r4, #32]
 800b652:	4628      	mov	r0, r5
 800b654:	47b0      	blx	r6
 800b656:	1c43      	adds	r3, r0, #1
 800b658:	89a3      	ldrh	r3, [r4, #12]
 800b65a:	d106      	bne.n	800b66a <__sflush_r+0x62>
 800b65c:	6829      	ldr	r1, [r5, #0]
 800b65e:	291d      	cmp	r1, #29
 800b660:	d82b      	bhi.n	800b6ba <__sflush_r+0xb2>
 800b662:	4a2a      	ldr	r2, [pc, #168]	@ (800b70c <__sflush_r+0x104>)
 800b664:	40ca      	lsrs	r2, r1
 800b666:	07d6      	lsls	r6, r2, #31
 800b668:	d527      	bpl.n	800b6ba <__sflush_r+0xb2>
 800b66a:	2200      	movs	r2, #0
 800b66c:	6062      	str	r2, [r4, #4]
 800b66e:	04d9      	lsls	r1, r3, #19
 800b670:	6922      	ldr	r2, [r4, #16]
 800b672:	6022      	str	r2, [r4, #0]
 800b674:	d504      	bpl.n	800b680 <__sflush_r+0x78>
 800b676:	1c42      	adds	r2, r0, #1
 800b678:	d101      	bne.n	800b67e <__sflush_r+0x76>
 800b67a:	682b      	ldr	r3, [r5, #0]
 800b67c:	b903      	cbnz	r3, 800b680 <__sflush_r+0x78>
 800b67e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b680:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b682:	602f      	str	r7, [r5, #0]
 800b684:	b1b9      	cbz	r1, 800b6b6 <__sflush_r+0xae>
 800b686:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b68a:	4299      	cmp	r1, r3
 800b68c:	d002      	beq.n	800b694 <__sflush_r+0x8c>
 800b68e:	4628      	mov	r0, r5
 800b690:	f7ff f9fe 	bl	800aa90 <_free_r>
 800b694:	2300      	movs	r3, #0
 800b696:	6363      	str	r3, [r4, #52]	@ 0x34
 800b698:	e00d      	b.n	800b6b6 <__sflush_r+0xae>
 800b69a:	2301      	movs	r3, #1
 800b69c:	4628      	mov	r0, r5
 800b69e:	47b0      	blx	r6
 800b6a0:	4602      	mov	r2, r0
 800b6a2:	1c50      	adds	r0, r2, #1
 800b6a4:	d1c9      	bne.n	800b63a <__sflush_r+0x32>
 800b6a6:	682b      	ldr	r3, [r5, #0]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d0c6      	beq.n	800b63a <__sflush_r+0x32>
 800b6ac:	2b1d      	cmp	r3, #29
 800b6ae:	d001      	beq.n	800b6b4 <__sflush_r+0xac>
 800b6b0:	2b16      	cmp	r3, #22
 800b6b2:	d11e      	bne.n	800b6f2 <__sflush_r+0xea>
 800b6b4:	602f      	str	r7, [r5, #0]
 800b6b6:	2000      	movs	r0, #0
 800b6b8:	e022      	b.n	800b700 <__sflush_r+0xf8>
 800b6ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6be:	b21b      	sxth	r3, r3
 800b6c0:	e01b      	b.n	800b6fa <__sflush_r+0xf2>
 800b6c2:	690f      	ldr	r7, [r1, #16]
 800b6c4:	2f00      	cmp	r7, #0
 800b6c6:	d0f6      	beq.n	800b6b6 <__sflush_r+0xae>
 800b6c8:	0793      	lsls	r3, r2, #30
 800b6ca:	680e      	ldr	r6, [r1, #0]
 800b6cc:	bf08      	it	eq
 800b6ce:	694b      	ldreq	r3, [r1, #20]
 800b6d0:	600f      	str	r7, [r1, #0]
 800b6d2:	bf18      	it	ne
 800b6d4:	2300      	movne	r3, #0
 800b6d6:	eba6 0807 	sub.w	r8, r6, r7
 800b6da:	608b      	str	r3, [r1, #8]
 800b6dc:	f1b8 0f00 	cmp.w	r8, #0
 800b6e0:	dde9      	ble.n	800b6b6 <__sflush_r+0xae>
 800b6e2:	6a21      	ldr	r1, [r4, #32]
 800b6e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b6e6:	4643      	mov	r3, r8
 800b6e8:	463a      	mov	r2, r7
 800b6ea:	4628      	mov	r0, r5
 800b6ec:	47b0      	blx	r6
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	dc08      	bgt.n	800b704 <__sflush_r+0xfc>
 800b6f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6fa:	81a3      	strh	r3, [r4, #12]
 800b6fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b704:	4407      	add	r7, r0
 800b706:	eba8 0800 	sub.w	r8, r8, r0
 800b70a:	e7e7      	b.n	800b6dc <__sflush_r+0xd4>
 800b70c:	20400001 	.word	0x20400001

0800b710 <_fflush_r>:
 800b710:	b538      	push	{r3, r4, r5, lr}
 800b712:	690b      	ldr	r3, [r1, #16]
 800b714:	4605      	mov	r5, r0
 800b716:	460c      	mov	r4, r1
 800b718:	b913      	cbnz	r3, 800b720 <_fflush_r+0x10>
 800b71a:	2500      	movs	r5, #0
 800b71c:	4628      	mov	r0, r5
 800b71e:	bd38      	pop	{r3, r4, r5, pc}
 800b720:	b118      	cbz	r0, 800b72a <_fflush_r+0x1a>
 800b722:	6a03      	ldr	r3, [r0, #32]
 800b724:	b90b      	cbnz	r3, 800b72a <_fflush_r+0x1a>
 800b726:	f7fe f8ef 	bl	8009908 <__sinit>
 800b72a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d0f3      	beq.n	800b71a <_fflush_r+0xa>
 800b732:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b734:	07d0      	lsls	r0, r2, #31
 800b736:	d404      	bmi.n	800b742 <_fflush_r+0x32>
 800b738:	0599      	lsls	r1, r3, #22
 800b73a:	d402      	bmi.n	800b742 <_fflush_r+0x32>
 800b73c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b73e:	f7fe fb3c 	bl	8009dba <__retarget_lock_acquire_recursive>
 800b742:	4628      	mov	r0, r5
 800b744:	4621      	mov	r1, r4
 800b746:	f7ff ff5f 	bl	800b608 <__sflush_r>
 800b74a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b74c:	07da      	lsls	r2, r3, #31
 800b74e:	4605      	mov	r5, r0
 800b750:	d4e4      	bmi.n	800b71c <_fflush_r+0xc>
 800b752:	89a3      	ldrh	r3, [r4, #12]
 800b754:	059b      	lsls	r3, r3, #22
 800b756:	d4e1      	bmi.n	800b71c <_fflush_r+0xc>
 800b758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b75a:	f7fe fb2f 	bl	8009dbc <__retarget_lock_release_recursive>
 800b75e:	e7dd      	b.n	800b71c <_fflush_r+0xc>

0800b760 <__swhatbuf_r>:
 800b760:	b570      	push	{r4, r5, r6, lr}
 800b762:	460c      	mov	r4, r1
 800b764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b768:	2900      	cmp	r1, #0
 800b76a:	b096      	sub	sp, #88	@ 0x58
 800b76c:	4615      	mov	r5, r2
 800b76e:	461e      	mov	r6, r3
 800b770:	da0d      	bge.n	800b78e <__swhatbuf_r+0x2e>
 800b772:	89a3      	ldrh	r3, [r4, #12]
 800b774:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b778:	f04f 0100 	mov.w	r1, #0
 800b77c:	bf14      	ite	ne
 800b77e:	2340      	movne	r3, #64	@ 0x40
 800b780:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b784:	2000      	movs	r0, #0
 800b786:	6031      	str	r1, [r6, #0]
 800b788:	602b      	str	r3, [r5, #0]
 800b78a:	b016      	add	sp, #88	@ 0x58
 800b78c:	bd70      	pop	{r4, r5, r6, pc}
 800b78e:	466a      	mov	r2, sp
 800b790:	f000 f848 	bl	800b824 <_fstat_r>
 800b794:	2800      	cmp	r0, #0
 800b796:	dbec      	blt.n	800b772 <__swhatbuf_r+0x12>
 800b798:	9901      	ldr	r1, [sp, #4]
 800b79a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b79e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b7a2:	4259      	negs	r1, r3
 800b7a4:	4159      	adcs	r1, r3
 800b7a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b7aa:	e7eb      	b.n	800b784 <__swhatbuf_r+0x24>

0800b7ac <__smakebuf_r>:
 800b7ac:	898b      	ldrh	r3, [r1, #12]
 800b7ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7b0:	079d      	lsls	r5, r3, #30
 800b7b2:	4606      	mov	r6, r0
 800b7b4:	460c      	mov	r4, r1
 800b7b6:	d507      	bpl.n	800b7c8 <__smakebuf_r+0x1c>
 800b7b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b7bc:	6023      	str	r3, [r4, #0]
 800b7be:	6123      	str	r3, [r4, #16]
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	6163      	str	r3, [r4, #20]
 800b7c4:	b003      	add	sp, #12
 800b7c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7c8:	ab01      	add	r3, sp, #4
 800b7ca:	466a      	mov	r2, sp
 800b7cc:	f7ff ffc8 	bl	800b760 <__swhatbuf_r>
 800b7d0:	9f00      	ldr	r7, [sp, #0]
 800b7d2:	4605      	mov	r5, r0
 800b7d4:	4639      	mov	r1, r7
 800b7d6:	4630      	mov	r0, r6
 800b7d8:	f7ff f9ce 	bl	800ab78 <_malloc_r>
 800b7dc:	b948      	cbnz	r0, 800b7f2 <__smakebuf_r+0x46>
 800b7de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7e2:	059a      	lsls	r2, r3, #22
 800b7e4:	d4ee      	bmi.n	800b7c4 <__smakebuf_r+0x18>
 800b7e6:	f023 0303 	bic.w	r3, r3, #3
 800b7ea:	f043 0302 	orr.w	r3, r3, #2
 800b7ee:	81a3      	strh	r3, [r4, #12]
 800b7f0:	e7e2      	b.n	800b7b8 <__smakebuf_r+0xc>
 800b7f2:	89a3      	ldrh	r3, [r4, #12]
 800b7f4:	6020      	str	r0, [r4, #0]
 800b7f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7fa:	81a3      	strh	r3, [r4, #12]
 800b7fc:	9b01      	ldr	r3, [sp, #4]
 800b7fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b802:	b15b      	cbz	r3, 800b81c <__smakebuf_r+0x70>
 800b804:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b808:	4630      	mov	r0, r6
 800b80a:	f000 f81d 	bl	800b848 <_isatty_r>
 800b80e:	b128      	cbz	r0, 800b81c <__smakebuf_r+0x70>
 800b810:	89a3      	ldrh	r3, [r4, #12]
 800b812:	f023 0303 	bic.w	r3, r3, #3
 800b816:	f043 0301 	orr.w	r3, r3, #1
 800b81a:	81a3      	strh	r3, [r4, #12]
 800b81c:	89a3      	ldrh	r3, [r4, #12]
 800b81e:	431d      	orrs	r5, r3
 800b820:	81a5      	strh	r5, [r4, #12]
 800b822:	e7cf      	b.n	800b7c4 <__smakebuf_r+0x18>

0800b824 <_fstat_r>:
 800b824:	b538      	push	{r3, r4, r5, lr}
 800b826:	4d07      	ldr	r5, [pc, #28]	@ (800b844 <_fstat_r+0x20>)
 800b828:	2300      	movs	r3, #0
 800b82a:	4604      	mov	r4, r0
 800b82c:	4608      	mov	r0, r1
 800b82e:	4611      	mov	r1, r2
 800b830:	602b      	str	r3, [r5, #0]
 800b832:	f7f6 f9dd 	bl	8001bf0 <_fstat>
 800b836:	1c43      	adds	r3, r0, #1
 800b838:	d102      	bne.n	800b840 <_fstat_r+0x1c>
 800b83a:	682b      	ldr	r3, [r5, #0]
 800b83c:	b103      	cbz	r3, 800b840 <_fstat_r+0x1c>
 800b83e:	6023      	str	r3, [r4, #0]
 800b840:	bd38      	pop	{r3, r4, r5, pc}
 800b842:	bf00      	nop
 800b844:	20001400 	.word	0x20001400

0800b848 <_isatty_r>:
 800b848:	b538      	push	{r3, r4, r5, lr}
 800b84a:	4d06      	ldr	r5, [pc, #24]	@ (800b864 <_isatty_r+0x1c>)
 800b84c:	2300      	movs	r3, #0
 800b84e:	4604      	mov	r4, r0
 800b850:	4608      	mov	r0, r1
 800b852:	602b      	str	r3, [r5, #0]
 800b854:	f7f6 f9dc 	bl	8001c10 <_isatty>
 800b858:	1c43      	adds	r3, r0, #1
 800b85a:	d102      	bne.n	800b862 <_isatty_r+0x1a>
 800b85c:	682b      	ldr	r3, [r5, #0]
 800b85e:	b103      	cbz	r3, 800b862 <_isatty_r+0x1a>
 800b860:	6023      	str	r3, [r4, #0]
 800b862:	bd38      	pop	{r3, r4, r5, pc}
 800b864:	20001400 	.word	0x20001400

0800b868 <_sbrk_r>:
 800b868:	b538      	push	{r3, r4, r5, lr}
 800b86a:	4d06      	ldr	r5, [pc, #24]	@ (800b884 <_sbrk_r+0x1c>)
 800b86c:	2300      	movs	r3, #0
 800b86e:	4604      	mov	r4, r0
 800b870:	4608      	mov	r0, r1
 800b872:	602b      	str	r3, [r5, #0]
 800b874:	f7f6 f9e4 	bl	8001c40 <_sbrk>
 800b878:	1c43      	adds	r3, r0, #1
 800b87a:	d102      	bne.n	800b882 <_sbrk_r+0x1a>
 800b87c:	682b      	ldr	r3, [r5, #0]
 800b87e:	b103      	cbz	r3, 800b882 <_sbrk_r+0x1a>
 800b880:	6023      	str	r3, [r4, #0]
 800b882:	bd38      	pop	{r3, r4, r5, pc}
 800b884:	20001400 	.word	0x20001400

0800b888 <__assert_func>:
 800b888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b88a:	4614      	mov	r4, r2
 800b88c:	461a      	mov	r2, r3
 800b88e:	4b09      	ldr	r3, [pc, #36]	@ (800b8b4 <__assert_func+0x2c>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	4605      	mov	r5, r0
 800b894:	68d8      	ldr	r0, [r3, #12]
 800b896:	b14c      	cbz	r4, 800b8ac <__assert_func+0x24>
 800b898:	4b07      	ldr	r3, [pc, #28]	@ (800b8b8 <__assert_func+0x30>)
 800b89a:	9100      	str	r1, [sp, #0]
 800b89c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b8a0:	4906      	ldr	r1, [pc, #24]	@ (800b8bc <__assert_func+0x34>)
 800b8a2:	462b      	mov	r3, r5
 800b8a4:	f000 f842 	bl	800b92c <fiprintf>
 800b8a8:	f000 f852 	bl	800b950 <abort>
 800b8ac:	4b04      	ldr	r3, [pc, #16]	@ (800b8c0 <__assert_func+0x38>)
 800b8ae:	461c      	mov	r4, r3
 800b8b0:	e7f3      	b.n	800b89a <__assert_func+0x12>
 800b8b2:	bf00      	nop
 800b8b4:	20000030 	.word	0x20000030
 800b8b8:	0800c9c2 	.word	0x0800c9c2
 800b8bc:	0800c9cf 	.word	0x0800c9cf
 800b8c0:	0800c9fd 	.word	0x0800c9fd

0800b8c4 <_calloc_r>:
 800b8c4:	b570      	push	{r4, r5, r6, lr}
 800b8c6:	fba1 5402 	umull	r5, r4, r1, r2
 800b8ca:	b934      	cbnz	r4, 800b8da <_calloc_r+0x16>
 800b8cc:	4629      	mov	r1, r5
 800b8ce:	f7ff f953 	bl	800ab78 <_malloc_r>
 800b8d2:	4606      	mov	r6, r0
 800b8d4:	b928      	cbnz	r0, 800b8e2 <_calloc_r+0x1e>
 800b8d6:	4630      	mov	r0, r6
 800b8d8:	bd70      	pop	{r4, r5, r6, pc}
 800b8da:	220c      	movs	r2, #12
 800b8dc:	6002      	str	r2, [r0, #0]
 800b8de:	2600      	movs	r6, #0
 800b8e0:	e7f9      	b.n	800b8d6 <_calloc_r+0x12>
 800b8e2:	462a      	mov	r2, r5
 800b8e4:	4621      	mov	r1, r4
 800b8e6:	f7fe f98d 	bl	8009c04 <memset>
 800b8ea:	e7f4      	b.n	800b8d6 <_calloc_r+0x12>

0800b8ec <__ascii_mbtowc>:
 800b8ec:	b082      	sub	sp, #8
 800b8ee:	b901      	cbnz	r1, 800b8f2 <__ascii_mbtowc+0x6>
 800b8f0:	a901      	add	r1, sp, #4
 800b8f2:	b142      	cbz	r2, 800b906 <__ascii_mbtowc+0x1a>
 800b8f4:	b14b      	cbz	r3, 800b90a <__ascii_mbtowc+0x1e>
 800b8f6:	7813      	ldrb	r3, [r2, #0]
 800b8f8:	600b      	str	r3, [r1, #0]
 800b8fa:	7812      	ldrb	r2, [r2, #0]
 800b8fc:	1e10      	subs	r0, r2, #0
 800b8fe:	bf18      	it	ne
 800b900:	2001      	movne	r0, #1
 800b902:	b002      	add	sp, #8
 800b904:	4770      	bx	lr
 800b906:	4610      	mov	r0, r2
 800b908:	e7fb      	b.n	800b902 <__ascii_mbtowc+0x16>
 800b90a:	f06f 0001 	mvn.w	r0, #1
 800b90e:	e7f8      	b.n	800b902 <__ascii_mbtowc+0x16>

0800b910 <__ascii_wctomb>:
 800b910:	4603      	mov	r3, r0
 800b912:	4608      	mov	r0, r1
 800b914:	b141      	cbz	r1, 800b928 <__ascii_wctomb+0x18>
 800b916:	2aff      	cmp	r2, #255	@ 0xff
 800b918:	d904      	bls.n	800b924 <__ascii_wctomb+0x14>
 800b91a:	228a      	movs	r2, #138	@ 0x8a
 800b91c:	601a      	str	r2, [r3, #0]
 800b91e:	f04f 30ff 	mov.w	r0, #4294967295
 800b922:	4770      	bx	lr
 800b924:	700a      	strb	r2, [r1, #0]
 800b926:	2001      	movs	r0, #1
 800b928:	4770      	bx	lr
	...

0800b92c <fiprintf>:
 800b92c:	b40e      	push	{r1, r2, r3}
 800b92e:	b503      	push	{r0, r1, lr}
 800b930:	4601      	mov	r1, r0
 800b932:	ab03      	add	r3, sp, #12
 800b934:	4805      	ldr	r0, [pc, #20]	@ (800b94c <fiprintf+0x20>)
 800b936:	f853 2b04 	ldr.w	r2, [r3], #4
 800b93a:	6800      	ldr	r0, [r0, #0]
 800b93c:	9301      	str	r3, [sp, #4]
 800b93e:	f7ff fd4b 	bl	800b3d8 <_vfiprintf_r>
 800b942:	b002      	add	sp, #8
 800b944:	f85d eb04 	ldr.w	lr, [sp], #4
 800b948:	b003      	add	sp, #12
 800b94a:	4770      	bx	lr
 800b94c:	20000030 	.word	0x20000030

0800b950 <abort>:
 800b950:	b508      	push	{r3, lr}
 800b952:	2006      	movs	r0, #6
 800b954:	f000 f82c 	bl	800b9b0 <raise>
 800b958:	2001      	movs	r0, #1
 800b95a:	f7f6 f8f9 	bl	8001b50 <_exit>

0800b95e <_raise_r>:
 800b95e:	291f      	cmp	r1, #31
 800b960:	b538      	push	{r3, r4, r5, lr}
 800b962:	4605      	mov	r5, r0
 800b964:	460c      	mov	r4, r1
 800b966:	d904      	bls.n	800b972 <_raise_r+0x14>
 800b968:	2316      	movs	r3, #22
 800b96a:	6003      	str	r3, [r0, #0]
 800b96c:	f04f 30ff 	mov.w	r0, #4294967295
 800b970:	bd38      	pop	{r3, r4, r5, pc}
 800b972:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b974:	b112      	cbz	r2, 800b97c <_raise_r+0x1e>
 800b976:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b97a:	b94b      	cbnz	r3, 800b990 <_raise_r+0x32>
 800b97c:	4628      	mov	r0, r5
 800b97e:	f000 f831 	bl	800b9e4 <_getpid_r>
 800b982:	4622      	mov	r2, r4
 800b984:	4601      	mov	r1, r0
 800b986:	4628      	mov	r0, r5
 800b988:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b98c:	f000 b818 	b.w	800b9c0 <_kill_r>
 800b990:	2b01      	cmp	r3, #1
 800b992:	d00a      	beq.n	800b9aa <_raise_r+0x4c>
 800b994:	1c59      	adds	r1, r3, #1
 800b996:	d103      	bne.n	800b9a0 <_raise_r+0x42>
 800b998:	2316      	movs	r3, #22
 800b99a:	6003      	str	r3, [r0, #0]
 800b99c:	2001      	movs	r0, #1
 800b99e:	e7e7      	b.n	800b970 <_raise_r+0x12>
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	4798      	blx	r3
 800b9aa:	2000      	movs	r0, #0
 800b9ac:	e7e0      	b.n	800b970 <_raise_r+0x12>
	...

0800b9b0 <raise>:
 800b9b0:	4b02      	ldr	r3, [pc, #8]	@ (800b9bc <raise+0xc>)
 800b9b2:	4601      	mov	r1, r0
 800b9b4:	6818      	ldr	r0, [r3, #0]
 800b9b6:	f7ff bfd2 	b.w	800b95e <_raise_r>
 800b9ba:	bf00      	nop
 800b9bc:	20000030 	.word	0x20000030

0800b9c0 <_kill_r>:
 800b9c0:	b538      	push	{r3, r4, r5, lr}
 800b9c2:	4d07      	ldr	r5, [pc, #28]	@ (800b9e0 <_kill_r+0x20>)
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	4608      	mov	r0, r1
 800b9ca:	4611      	mov	r1, r2
 800b9cc:	602b      	str	r3, [r5, #0]
 800b9ce:	f7f6 f8af 	bl	8001b30 <_kill>
 800b9d2:	1c43      	adds	r3, r0, #1
 800b9d4:	d102      	bne.n	800b9dc <_kill_r+0x1c>
 800b9d6:	682b      	ldr	r3, [r5, #0]
 800b9d8:	b103      	cbz	r3, 800b9dc <_kill_r+0x1c>
 800b9da:	6023      	str	r3, [r4, #0]
 800b9dc:	bd38      	pop	{r3, r4, r5, pc}
 800b9de:	bf00      	nop
 800b9e0:	20001400 	.word	0x20001400

0800b9e4 <_getpid_r>:
 800b9e4:	f7f6 b89c 	b.w	8001b20 <_getpid>

0800b9e8 <cosf>:
 800b9e8:	ee10 3a10 	vmov	r3, s0
 800b9ec:	b507      	push	{r0, r1, r2, lr}
 800b9ee:	4a1e      	ldr	r2, [pc, #120]	@ (800ba68 <cosf+0x80>)
 800b9f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b9f4:	4293      	cmp	r3, r2
 800b9f6:	d806      	bhi.n	800ba06 <cosf+0x1e>
 800b9f8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800ba6c <cosf+0x84>
 800b9fc:	b003      	add	sp, #12
 800b9fe:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba02:	f000 b87b 	b.w	800bafc <__kernel_cosf>
 800ba06:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ba0a:	d304      	bcc.n	800ba16 <cosf+0x2e>
 800ba0c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ba10:	b003      	add	sp, #12
 800ba12:	f85d fb04 	ldr.w	pc, [sp], #4
 800ba16:	4668      	mov	r0, sp
 800ba18:	f000 f910 	bl	800bc3c <__ieee754_rem_pio2f>
 800ba1c:	f000 0003 	and.w	r0, r0, #3
 800ba20:	2801      	cmp	r0, #1
 800ba22:	d009      	beq.n	800ba38 <cosf+0x50>
 800ba24:	2802      	cmp	r0, #2
 800ba26:	d010      	beq.n	800ba4a <cosf+0x62>
 800ba28:	b9b0      	cbnz	r0, 800ba58 <cosf+0x70>
 800ba2a:	eddd 0a01 	vldr	s1, [sp, #4]
 800ba2e:	ed9d 0a00 	vldr	s0, [sp]
 800ba32:	f000 f863 	bl	800bafc <__kernel_cosf>
 800ba36:	e7eb      	b.n	800ba10 <cosf+0x28>
 800ba38:	eddd 0a01 	vldr	s1, [sp, #4]
 800ba3c:	ed9d 0a00 	vldr	s0, [sp]
 800ba40:	f000 f8b4 	bl	800bbac <__kernel_sinf>
 800ba44:	eeb1 0a40 	vneg.f32	s0, s0
 800ba48:	e7e2      	b.n	800ba10 <cosf+0x28>
 800ba4a:	eddd 0a01 	vldr	s1, [sp, #4]
 800ba4e:	ed9d 0a00 	vldr	s0, [sp]
 800ba52:	f000 f853 	bl	800bafc <__kernel_cosf>
 800ba56:	e7f5      	b.n	800ba44 <cosf+0x5c>
 800ba58:	eddd 0a01 	vldr	s1, [sp, #4]
 800ba5c:	ed9d 0a00 	vldr	s0, [sp]
 800ba60:	2001      	movs	r0, #1
 800ba62:	f000 f8a3 	bl	800bbac <__kernel_sinf>
 800ba66:	e7d3      	b.n	800ba10 <cosf+0x28>
 800ba68:	3f490fd8 	.word	0x3f490fd8
 800ba6c:	00000000 	.word	0x00000000

0800ba70 <sinf>:
 800ba70:	ee10 3a10 	vmov	r3, s0
 800ba74:	b507      	push	{r0, r1, r2, lr}
 800ba76:	4a1f      	ldr	r2, [pc, #124]	@ (800baf4 <sinf+0x84>)
 800ba78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d807      	bhi.n	800ba90 <sinf+0x20>
 800ba80:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800baf8 <sinf+0x88>
 800ba84:	2000      	movs	r0, #0
 800ba86:	b003      	add	sp, #12
 800ba88:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba8c:	f000 b88e 	b.w	800bbac <__kernel_sinf>
 800ba90:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ba94:	d304      	bcc.n	800baa0 <sinf+0x30>
 800ba96:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ba9a:	b003      	add	sp, #12
 800ba9c:	f85d fb04 	ldr.w	pc, [sp], #4
 800baa0:	4668      	mov	r0, sp
 800baa2:	f000 f8cb 	bl	800bc3c <__ieee754_rem_pio2f>
 800baa6:	f000 0003 	and.w	r0, r0, #3
 800baaa:	2801      	cmp	r0, #1
 800baac:	d00a      	beq.n	800bac4 <sinf+0x54>
 800baae:	2802      	cmp	r0, #2
 800bab0:	d00f      	beq.n	800bad2 <sinf+0x62>
 800bab2:	b9c0      	cbnz	r0, 800bae6 <sinf+0x76>
 800bab4:	eddd 0a01 	vldr	s1, [sp, #4]
 800bab8:	ed9d 0a00 	vldr	s0, [sp]
 800babc:	2001      	movs	r0, #1
 800babe:	f000 f875 	bl	800bbac <__kernel_sinf>
 800bac2:	e7ea      	b.n	800ba9a <sinf+0x2a>
 800bac4:	eddd 0a01 	vldr	s1, [sp, #4]
 800bac8:	ed9d 0a00 	vldr	s0, [sp]
 800bacc:	f000 f816 	bl	800bafc <__kernel_cosf>
 800bad0:	e7e3      	b.n	800ba9a <sinf+0x2a>
 800bad2:	eddd 0a01 	vldr	s1, [sp, #4]
 800bad6:	ed9d 0a00 	vldr	s0, [sp]
 800bada:	2001      	movs	r0, #1
 800badc:	f000 f866 	bl	800bbac <__kernel_sinf>
 800bae0:	eeb1 0a40 	vneg.f32	s0, s0
 800bae4:	e7d9      	b.n	800ba9a <sinf+0x2a>
 800bae6:	eddd 0a01 	vldr	s1, [sp, #4]
 800baea:	ed9d 0a00 	vldr	s0, [sp]
 800baee:	f000 f805 	bl	800bafc <__kernel_cosf>
 800baf2:	e7f5      	b.n	800bae0 <sinf+0x70>
 800baf4:	3f490fd8 	.word	0x3f490fd8
 800baf8:	00000000 	.word	0x00000000

0800bafc <__kernel_cosf>:
 800bafc:	ee10 3a10 	vmov	r3, s0
 800bb00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb04:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800bb08:	eef0 6a40 	vmov.f32	s13, s0
 800bb0c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bb10:	d204      	bcs.n	800bb1c <__kernel_cosf+0x20>
 800bb12:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800bb16:	ee17 2a90 	vmov	r2, s15
 800bb1a:	b342      	cbz	r2, 800bb6e <__kernel_cosf+0x72>
 800bb1c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800bb20:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800bb8c <__kernel_cosf+0x90>
 800bb24:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800bb90 <__kernel_cosf+0x94>
 800bb28:	4a1a      	ldr	r2, [pc, #104]	@ (800bb94 <__kernel_cosf+0x98>)
 800bb2a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bb2e:	4293      	cmp	r3, r2
 800bb30:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800bb98 <__kernel_cosf+0x9c>
 800bb34:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bb38:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800bb9c <__kernel_cosf+0xa0>
 800bb3c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bb40:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800bba0 <__kernel_cosf+0xa4>
 800bb44:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bb48:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800bba4 <__kernel_cosf+0xa8>
 800bb4c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bb50:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800bb54:	ee26 6a07 	vmul.f32	s12, s12, s14
 800bb58:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bb5c:	eee7 0a06 	vfma.f32	s1, s14, s12
 800bb60:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb64:	d804      	bhi.n	800bb70 <__kernel_cosf+0x74>
 800bb66:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800bb6a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bb6e:	4770      	bx	lr
 800bb70:	4a0d      	ldr	r2, [pc, #52]	@ (800bba8 <__kernel_cosf+0xac>)
 800bb72:	4293      	cmp	r3, r2
 800bb74:	bf9a      	itte	ls
 800bb76:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800bb7a:	ee07 3a10 	vmovls	s14, r3
 800bb7e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800bb82:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bb86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb8a:	e7ec      	b.n	800bb66 <__kernel_cosf+0x6a>
 800bb8c:	ad47d74e 	.word	0xad47d74e
 800bb90:	310f74f6 	.word	0x310f74f6
 800bb94:	3e999999 	.word	0x3e999999
 800bb98:	b493f27c 	.word	0xb493f27c
 800bb9c:	37d00d01 	.word	0x37d00d01
 800bba0:	bab60b61 	.word	0xbab60b61
 800bba4:	3d2aaaab 	.word	0x3d2aaaab
 800bba8:	3f480000 	.word	0x3f480000

0800bbac <__kernel_sinf>:
 800bbac:	ee10 3a10 	vmov	r3, s0
 800bbb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bbb4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800bbb8:	d204      	bcs.n	800bbc4 <__kernel_sinf+0x18>
 800bbba:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bbbe:	ee17 3a90 	vmov	r3, s15
 800bbc2:	b35b      	cbz	r3, 800bc1c <__kernel_sinf+0x70>
 800bbc4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800bbc8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800bc20 <__kernel_sinf+0x74>
 800bbcc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800bc24 <__kernel_sinf+0x78>
 800bbd0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bbd4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800bc28 <__kernel_sinf+0x7c>
 800bbd8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bbdc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800bc2c <__kernel_sinf+0x80>
 800bbe0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800bbe4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800bc30 <__kernel_sinf+0x84>
 800bbe8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800bbec:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bbf0:	b930      	cbnz	r0, 800bc00 <__kernel_sinf+0x54>
 800bbf2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800bc34 <__kernel_sinf+0x88>
 800bbf6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800bbfa:	eea6 0a26 	vfma.f32	s0, s12, s13
 800bbfe:	4770      	bx	lr
 800bc00:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bc04:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800bc08:	eee0 7a86 	vfma.f32	s15, s1, s12
 800bc0c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800bc10:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800bc38 <__kernel_sinf+0x8c>
 800bc14:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800bc18:	ee30 0a60 	vsub.f32	s0, s0, s1
 800bc1c:	4770      	bx	lr
 800bc1e:	bf00      	nop
 800bc20:	2f2ec9d3 	.word	0x2f2ec9d3
 800bc24:	b2d72f34 	.word	0xb2d72f34
 800bc28:	3638ef1b 	.word	0x3638ef1b
 800bc2c:	b9500d01 	.word	0xb9500d01
 800bc30:	3c088889 	.word	0x3c088889
 800bc34:	be2aaaab 	.word	0xbe2aaaab
 800bc38:	3e2aaaab 	.word	0x3e2aaaab

0800bc3c <__ieee754_rem_pio2f>:
 800bc3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc3e:	ee10 6a10 	vmov	r6, s0
 800bc42:	4b88      	ldr	r3, [pc, #544]	@ (800be64 <__ieee754_rem_pio2f+0x228>)
 800bc44:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800bc48:	429d      	cmp	r5, r3
 800bc4a:	b087      	sub	sp, #28
 800bc4c:	4604      	mov	r4, r0
 800bc4e:	d805      	bhi.n	800bc5c <__ieee754_rem_pio2f+0x20>
 800bc50:	2300      	movs	r3, #0
 800bc52:	ed80 0a00 	vstr	s0, [r0]
 800bc56:	6043      	str	r3, [r0, #4]
 800bc58:	2000      	movs	r0, #0
 800bc5a:	e022      	b.n	800bca2 <__ieee754_rem_pio2f+0x66>
 800bc5c:	4b82      	ldr	r3, [pc, #520]	@ (800be68 <__ieee754_rem_pio2f+0x22c>)
 800bc5e:	429d      	cmp	r5, r3
 800bc60:	d83a      	bhi.n	800bcd8 <__ieee754_rem_pio2f+0x9c>
 800bc62:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bc66:	2e00      	cmp	r6, #0
 800bc68:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800be6c <__ieee754_rem_pio2f+0x230>
 800bc6c:	4a80      	ldr	r2, [pc, #512]	@ (800be70 <__ieee754_rem_pio2f+0x234>)
 800bc6e:	f023 030f 	bic.w	r3, r3, #15
 800bc72:	dd18      	ble.n	800bca6 <__ieee754_rem_pio2f+0x6a>
 800bc74:	4293      	cmp	r3, r2
 800bc76:	ee70 7a47 	vsub.f32	s15, s0, s14
 800bc7a:	bf09      	itett	eq
 800bc7c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800be74 <__ieee754_rem_pio2f+0x238>
 800bc80:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800be78 <__ieee754_rem_pio2f+0x23c>
 800bc84:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800be7c <__ieee754_rem_pio2f+0x240>
 800bc88:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800bc8c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800bc90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc94:	ed80 7a00 	vstr	s14, [r0]
 800bc98:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bc9c:	edc0 7a01 	vstr	s15, [r0, #4]
 800bca0:	2001      	movs	r0, #1
 800bca2:	b007      	add	sp, #28
 800bca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bca6:	4293      	cmp	r3, r2
 800bca8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800bcac:	bf09      	itett	eq
 800bcae:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800be74 <__ieee754_rem_pio2f+0x238>
 800bcb2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800be78 <__ieee754_rem_pio2f+0x23c>
 800bcb6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800be7c <__ieee754_rem_pio2f+0x240>
 800bcba:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800bcbe:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bcc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bcc6:	ed80 7a00 	vstr	s14, [r0]
 800bcca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bcce:	edc0 7a01 	vstr	s15, [r0, #4]
 800bcd2:	f04f 30ff 	mov.w	r0, #4294967295
 800bcd6:	e7e4      	b.n	800bca2 <__ieee754_rem_pio2f+0x66>
 800bcd8:	4b69      	ldr	r3, [pc, #420]	@ (800be80 <__ieee754_rem_pio2f+0x244>)
 800bcda:	429d      	cmp	r5, r3
 800bcdc:	d873      	bhi.n	800bdc6 <__ieee754_rem_pio2f+0x18a>
 800bcde:	f000 f8dd 	bl	800be9c <fabsf>
 800bce2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800be84 <__ieee754_rem_pio2f+0x248>
 800bce6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800bcea:	eee0 7a07 	vfma.f32	s15, s0, s14
 800bcee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bcf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bcf6:	ee17 0a90 	vmov	r0, s15
 800bcfa:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800be6c <__ieee754_rem_pio2f+0x230>
 800bcfe:	eea7 0a67 	vfms.f32	s0, s14, s15
 800bd02:	281f      	cmp	r0, #31
 800bd04:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800be78 <__ieee754_rem_pio2f+0x23c>
 800bd08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd0c:	eeb1 6a47 	vneg.f32	s12, s14
 800bd10:	ee70 6a67 	vsub.f32	s13, s0, s15
 800bd14:	ee16 1a90 	vmov	r1, s13
 800bd18:	dc09      	bgt.n	800bd2e <__ieee754_rem_pio2f+0xf2>
 800bd1a:	4a5b      	ldr	r2, [pc, #364]	@ (800be88 <__ieee754_rem_pio2f+0x24c>)
 800bd1c:	1e47      	subs	r7, r0, #1
 800bd1e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800bd22:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800bd26:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800bd2a:	4293      	cmp	r3, r2
 800bd2c:	d107      	bne.n	800bd3e <__ieee754_rem_pio2f+0x102>
 800bd2e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800bd32:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800bd36:	2a08      	cmp	r2, #8
 800bd38:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800bd3c:	dc14      	bgt.n	800bd68 <__ieee754_rem_pio2f+0x12c>
 800bd3e:	6021      	str	r1, [r4, #0]
 800bd40:	ed94 7a00 	vldr	s14, [r4]
 800bd44:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bd48:	2e00      	cmp	r6, #0
 800bd4a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bd4e:	ed84 0a01 	vstr	s0, [r4, #4]
 800bd52:	daa6      	bge.n	800bca2 <__ieee754_rem_pio2f+0x66>
 800bd54:	eeb1 7a47 	vneg.f32	s14, s14
 800bd58:	eeb1 0a40 	vneg.f32	s0, s0
 800bd5c:	ed84 7a00 	vstr	s14, [r4]
 800bd60:	ed84 0a01 	vstr	s0, [r4, #4]
 800bd64:	4240      	negs	r0, r0
 800bd66:	e79c      	b.n	800bca2 <__ieee754_rem_pio2f+0x66>
 800bd68:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800be74 <__ieee754_rem_pio2f+0x238>
 800bd6c:	eef0 6a40 	vmov.f32	s13, s0
 800bd70:	eee6 6a25 	vfma.f32	s13, s12, s11
 800bd74:	ee70 7a66 	vsub.f32	s15, s0, s13
 800bd78:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bd7c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800be7c <__ieee754_rem_pio2f+0x240>
 800bd80:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800bd84:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800bd88:	ee15 2a90 	vmov	r2, s11
 800bd8c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800bd90:	1a5b      	subs	r3, r3, r1
 800bd92:	2b19      	cmp	r3, #25
 800bd94:	dc04      	bgt.n	800bda0 <__ieee754_rem_pio2f+0x164>
 800bd96:	edc4 5a00 	vstr	s11, [r4]
 800bd9a:	eeb0 0a66 	vmov.f32	s0, s13
 800bd9e:	e7cf      	b.n	800bd40 <__ieee754_rem_pio2f+0x104>
 800bda0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800be8c <__ieee754_rem_pio2f+0x250>
 800bda4:	eeb0 0a66 	vmov.f32	s0, s13
 800bda8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800bdac:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800bdb0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800be90 <__ieee754_rem_pio2f+0x254>
 800bdb4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bdb8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800bdbc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800bdc0:	ed84 7a00 	vstr	s14, [r4]
 800bdc4:	e7bc      	b.n	800bd40 <__ieee754_rem_pio2f+0x104>
 800bdc6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800bdca:	d306      	bcc.n	800bdda <__ieee754_rem_pio2f+0x19e>
 800bdcc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800bdd0:	edc0 7a01 	vstr	s15, [r0, #4]
 800bdd4:	edc0 7a00 	vstr	s15, [r0]
 800bdd8:	e73e      	b.n	800bc58 <__ieee754_rem_pio2f+0x1c>
 800bdda:	15ea      	asrs	r2, r5, #23
 800bddc:	3a86      	subs	r2, #134	@ 0x86
 800bdde:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800bde2:	ee07 3a90 	vmov	s15, r3
 800bde6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800bdea:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800be94 <__ieee754_rem_pio2f+0x258>
 800bdee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bdf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bdf6:	ed8d 7a03 	vstr	s14, [sp, #12]
 800bdfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bdfe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800be02:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800be06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800be0a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800be0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800be12:	eef5 7a40 	vcmp.f32	s15, #0.0
 800be16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be1a:	edcd 7a05 	vstr	s15, [sp, #20]
 800be1e:	d11e      	bne.n	800be5e <__ieee754_rem_pio2f+0x222>
 800be20:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800be24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be28:	bf0c      	ite	eq
 800be2a:	2301      	moveq	r3, #1
 800be2c:	2302      	movne	r3, #2
 800be2e:	491a      	ldr	r1, [pc, #104]	@ (800be98 <__ieee754_rem_pio2f+0x25c>)
 800be30:	9101      	str	r1, [sp, #4]
 800be32:	2102      	movs	r1, #2
 800be34:	9100      	str	r1, [sp, #0]
 800be36:	a803      	add	r0, sp, #12
 800be38:	4621      	mov	r1, r4
 800be3a:	f000 f837 	bl	800beac <__kernel_rem_pio2f>
 800be3e:	2e00      	cmp	r6, #0
 800be40:	f6bf af2f 	bge.w	800bca2 <__ieee754_rem_pio2f+0x66>
 800be44:	edd4 7a00 	vldr	s15, [r4]
 800be48:	eef1 7a67 	vneg.f32	s15, s15
 800be4c:	edc4 7a00 	vstr	s15, [r4]
 800be50:	edd4 7a01 	vldr	s15, [r4, #4]
 800be54:	eef1 7a67 	vneg.f32	s15, s15
 800be58:	edc4 7a01 	vstr	s15, [r4, #4]
 800be5c:	e782      	b.n	800bd64 <__ieee754_rem_pio2f+0x128>
 800be5e:	2303      	movs	r3, #3
 800be60:	e7e5      	b.n	800be2e <__ieee754_rem_pio2f+0x1f2>
 800be62:	bf00      	nop
 800be64:	3f490fd8 	.word	0x3f490fd8
 800be68:	4016cbe3 	.word	0x4016cbe3
 800be6c:	3fc90f80 	.word	0x3fc90f80
 800be70:	3fc90fd0 	.word	0x3fc90fd0
 800be74:	37354400 	.word	0x37354400
 800be78:	37354443 	.word	0x37354443
 800be7c:	2e85a308 	.word	0x2e85a308
 800be80:	43490f80 	.word	0x43490f80
 800be84:	3f22f984 	.word	0x3f22f984
 800be88:	0800cb00 	.word	0x0800cb00
 800be8c:	2e85a300 	.word	0x2e85a300
 800be90:	248d3132 	.word	0x248d3132
 800be94:	43800000 	.word	0x43800000
 800be98:	0800cb80 	.word	0x0800cb80

0800be9c <fabsf>:
 800be9c:	ee10 3a10 	vmov	r3, s0
 800bea0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bea4:	ee00 3a10 	vmov	s0, r3
 800bea8:	4770      	bx	lr
	...

0800beac <__kernel_rem_pio2f>:
 800beac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beb0:	ed2d 8b04 	vpush	{d8-d9}
 800beb4:	b0d9      	sub	sp, #356	@ 0x164
 800beb6:	4690      	mov	r8, r2
 800beb8:	9001      	str	r0, [sp, #4]
 800beba:	4ab6      	ldr	r2, [pc, #728]	@ (800c194 <__kernel_rem_pio2f+0x2e8>)
 800bebc:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800bebe:	f118 0f04 	cmn.w	r8, #4
 800bec2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800bec6:	460f      	mov	r7, r1
 800bec8:	f103 3bff 	add.w	fp, r3, #4294967295
 800becc:	db26      	blt.n	800bf1c <__kernel_rem_pio2f+0x70>
 800bece:	f1b8 0203 	subs.w	r2, r8, #3
 800bed2:	bf48      	it	mi
 800bed4:	f108 0204 	addmi.w	r2, r8, #4
 800bed8:	10d2      	asrs	r2, r2, #3
 800beda:	1c55      	adds	r5, r2, #1
 800bedc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800bede:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800c1a4 <__kernel_rem_pio2f+0x2f8>
 800bee2:	00e8      	lsls	r0, r5, #3
 800bee4:	eba2 060b 	sub.w	r6, r2, fp
 800bee8:	9002      	str	r0, [sp, #8]
 800beea:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800beee:	eb0a 0c0b 	add.w	ip, sl, fp
 800bef2:	ac1c      	add	r4, sp, #112	@ 0x70
 800bef4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800bef8:	2000      	movs	r0, #0
 800befa:	4560      	cmp	r0, ip
 800befc:	dd10      	ble.n	800bf20 <__kernel_rem_pio2f+0x74>
 800befe:	a91c      	add	r1, sp, #112	@ 0x70
 800bf00:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800bf04:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800bf08:	2600      	movs	r6, #0
 800bf0a:	4556      	cmp	r6, sl
 800bf0c:	dc24      	bgt.n	800bf58 <__kernel_rem_pio2f+0xac>
 800bf0e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800bf12:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800c1a4 <__kernel_rem_pio2f+0x2f8>
 800bf16:	4684      	mov	ip, r0
 800bf18:	2400      	movs	r4, #0
 800bf1a:	e016      	b.n	800bf4a <__kernel_rem_pio2f+0x9e>
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	e7dc      	b.n	800beda <__kernel_rem_pio2f+0x2e>
 800bf20:	42c6      	cmn	r6, r0
 800bf22:	bf5d      	ittte	pl
 800bf24:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800bf28:	ee07 1a90 	vmovpl	s15, r1
 800bf2c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800bf30:	eef0 7a47 	vmovmi.f32	s15, s14
 800bf34:	ece4 7a01 	vstmia	r4!, {s15}
 800bf38:	3001      	adds	r0, #1
 800bf3a:	e7de      	b.n	800befa <__kernel_rem_pio2f+0x4e>
 800bf3c:	ecfe 6a01 	vldmia	lr!, {s13}
 800bf40:	ed3c 7a01 	vldmdb	ip!, {s14}
 800bf44:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bf48:	3401      	adds	r4, #1
 800bf4a:	455c      	cmp	r4, fp
 800bf4c:	ddf6      	ble.n	800bf3c <__kernel_rem_pio2f+0x90>
 800bf4e:	ece9 7a01 	vstmia	r9!, {s15}
 800bf52:	3601      	adds	r6, #1
 800bf54:	3004      	adds	r0, #4
 800bf56:	e7d8      	b.n	800bf0a <__kernel_rem_pio2f+0x5e>
 800bf58:	a908      	add	r1, sp, #32
 800bf5a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bf5e:	9104      	str	r1, [sp, #16]
 800bf60:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800bf62:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800c1a0 <__kernel_rem_pio2f+0x2f4>
 800bf66:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800c19c <__kernel_rem_pio2f+0x2f0>
 800bf6a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800bf6e:	9203      	str	r2, [sp, #12]
 800bf70:	4654      	mov	r4, sl
 800bf72:	00a2      	lsls	r2, r4, #2
 800bf74:	9205      	str	r2, [sp, #20]
 800bf76:	aa58      	add	r2, sp, #352	@ 0x160
 800bf78:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800bf7c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800bf80:	a944      	add	r1, sp, #272	@ 0x110
 800bf82:	aa08      	add	r2, sp, #32
 800bf84:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800bf88:	4694      	mov	ip, r2
 800bf8a:	4626      	mov	r6, r4
 800bf8c:	2e00      	cmp	r6, #0
 800bf8e:	dc4c      	bgt.n	800c02a <__kernel_rem_pio2f+0x17e>
 800bf90:	4628      	mov	r0, r5
 800bf92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bf96:	f000 f9f1 	bl	800c37c <scalbnf>
 800bf9a:	eeb0 8a40 	vmov.f32	s16, s0
 800bf9e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800bfa2:	ee28 0a00 	vmul.f32	s0, s16, s0
 800bfa6:	f000 fa4f 	bl	800c448 <floorf>
 800bfaa:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800bfae:	eea0 8a67 	vfms.f32	s16, s0, s15
 800bfb2:	2d00      	cmp	r5, #0
 800bfb4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bfb8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800bfbc:	ee17 9a90 	vmov	r9, s15
 800bfc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bfc4:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bfc8:	dd41      	ble.n	800c04e <__kernel_rem_pio2f+0x1a2>
 800bfca:	f104 3cff 	add.w	ip, r4, #4294967295
 800bfce:	a908      	add	r1, sp, #32
 800bfd0:	f1c5 0e08 	rsb	lr, r5, #8
 800bfd4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800bfd8:	fa46 f00e 	asr.w	r0, r6, lr
 800bfdc:	4481      	add	r9, r0
 800bfde:	fa00 f00e 	lsl.w	r0, r0, lr
 800bfe2:	1a36      	subs	r6, r6, r0
 800bfe4:	f1c5 0007 	rsb	r0, r5, #7
 800bfe8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800bfec:	4106      	asrs	r6, r0
 800bfee:	2e00      	cmp	r6, #0
 800bff0:	dd3c      	ble.n	800c06c <__kernel_rem_pio2f+0x1c0>
 800bff2:	f04f 0e00 	mov.w	lr, #0
 800bff6:	f109 0901 	add.w	r9, r9, #1
 800bffa:	4670      	mov	r0, lr
 800bffc:	4574      	cmp	r4, lr
 800bffe:	dc68      	bgt.n	800c0d2 <__kernel_rem_pio2f+0x226>
 800c000:	2d00      	cmp	r5, #0
 800c002:	dd03      	ble.n	800c00c <__kernel_rem_pio2f+0x160>
 800c004:	2d01      	cmp	r5, #1
 800c006:	d074      	beq.n	800c0f2 <__kernel_rem_pio2f+0x246>
 800c008:	2d02      	cmp	r5, #2
 800c00a:	d07d      	beq.n	800c108 <__kernel_rem_pio2f+0x25c>
 800c00c:	2e02      	cmp	r6, #2
 800c00e:	d12d      	bne.n	800c06c <__kernel_rem_pio2f+0x1c0>
 800c010:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c014:	ee30 8a48 	vsub.f32	s16, s0, s16
 800c018:	b340      	cbz	r0, 800c06c <__kernel_rem_pio2f+0x1c0>
 800c01a:	4628      	mov	r0, r5
 800c01c:	9306      	str	r3, [sp, #24]
 800c01e:	f000 f9ad 	bl	800c37c <scalbnf>
 800c022:	9b06      	ldr	r3, [sp, #24]
 800c024:	ee38 8a40 	vsub.f32	s16, s16, s0
 800c028:	e020      	b.n	800c06c <__kernel_rem_pio2f+0x1c0>
 800c02a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800c02e:	3e01      	subs	r6, #1
 800c030:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c034:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c038:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800c03c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c040:	ecac 0a01 	vstmia	ip!, {s0}
 800c044:	ed30 0a01 	vldmdb	r0!, {s0}
 800c048:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c04c:	e79e      	b.n	800bf8c <__kernel_rem_pio2f+0xe0>
 800c04e:	d105      	bne.n	800c05c <__kernel_rem_pio2f+0x1b0>
 800c050:	1e60      	subs	r0, r4, #1
 800c052:	a908      	add	r1, sp, #32
 800c054:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800c058:	11f6      	asrs	r6, r6, #7
 800c05a:	e7c8      	b.n	800bfee <__kernel_rem_pio2f+0x142>
 800c05c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c060:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c068:	da31      	bge.n	800c0ce <__kernel_rem_pio2f+0x222>
 800c06a:	2600      	movs	r6, #0
 800c06c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c074:	f040 8098 	bne.w	800c1a8 <__kernel_rem_pio2f+0x2fc>
 800c078:	1e60      	subs	r0, r4, #1
 800c07a:	2200      	movs	r2, #0
 800c07c:	4550      	cmp	r0, sl
 800c07e:	da4b      	bge.n	800c118 <__kernel_rem_pio2f+0x26c>
 800c080:	2a00      	cmp	r2, #0
 800c082:	d065      	beq.n	800c150 <__kernel_rem_pio2f+0x2a4>
 800c084:	3c01      	subs	r4, #1
 800c086:	ab08      	add	r3, sp, #32
 800c088:	3d08      	subs	r5, #8
 800c08a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d0f8      	beq.n	800c084 <__kernel_rem_pio2f+0x1d8>
 800c092:	4628      	mov	r0, r5
 800c094:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c098:	f000 f970 	bl	800c37c <scalbnf>
 800c09c:	1c63      	adds	r3, r4, #1
 800c09e:	aa44      	add	r2, sp, #272	@ 0x110
 800c0a0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800c1a0 <__kernel_rem_pio2f+0x2f4>
 800c0a4:	0099      	lsls	r1, r3, #2
 800c0a6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c0aa:	4623      	mov	r3, r4
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	f280 80a9 	bge.w	800c204 <__kernel_rem_pio2f+0x358>
 800c0b2:	4623      	mov	r3, r4
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	f2c0 80c7 	blt.w	800c248 <__kernel_rem_pio2f+0x39c>
 800c0ba:	aa44      	add	r2, sp, #272	@ 0x110
 800c0bc:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800c0c0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800c198 <__kernel_rem_pio2f+0x2ec>
 800c0c4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800c1a4 <__kernel_rem_pio2f+0x2f8>
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	1ae2      	subs	r2, r4, r3
 800c0cc:	e0b1      	b.n	800c232 <__kernel_rem_pio2f+0x386>
 800c0ce:	2602      	movs	r6, #2
 800c0d0:	e78f      	b.n	800bff2 <__kernel_rem_pio2f+0x146>
 800c0d2:	f852 1b04 	ldr.w	r1, [r2], #4
 800c0d6:	b948      	cbnz	r0, 800c0ec <__kernel_rem_pio2f+0x240>
 800c0d8:	b121      	cbz	r1, 800c0e4 <__kernel_rem_pio2f+0x238>
 800c0da:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800c0de:	f842 1c04 	str.w	r1, [r2, #-4]
 800c0e2:	2101      	movs	r1, #1
 800c0e4:	f10e 0e01 	add.w	lr, lr, #1
 800c0e8:	4608      	mov	r0, r1
 800c0ea:	e787      	b.n	800bffc <__kernel_rem_pio2f+0x150>
 800c0ec:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800c0f0:	e7f5      	b.n	800c0de <__kernel_rem_pio2f+0x232>
 800c0f2:	f104 3cff 	add.w	ip, r4, #4294967295
 800c0f6:	aa08      	add	r2, sp, #32
 800c0f8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c0fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c100:	a908      	add	r1, sp, #32
 800c102:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800c106:	e781      	b.n	800c00c <__kernel_rem_pio2f+0x160>
 800c108:	f104 3cff 	add.w	ip, r4, #4294967295
 800c10c:	aa08      	add	r2, sp, #32
 800c10e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c112:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c116:	e7f3      	b.n	800c100 <__kernel_rem_pio2f+0x254>
 800c118:	a908      	add	r1, sp, #32
 800c11a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800c11e:	3801      	subs	r0, #1
 800c120:	430a      	orrs	r2, r1
 800c122:	e7ab      	b.n	800c07c <__kernel_rem_pio2f+0x1d0>
 800c124:	3201      	adds	r2, #1
 800c126:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800c12a:	2e00      	cmp	r6, #0
 800c12c:	d0fa      	beq.n	800c124 <__kernel_rem_pio2f+0x278>
 800c12e:	9905      	ldr	r1, [sp, #20]
 800c130:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800c134:	eb0d 0001 	add.w	r0, sp, r1
 800c138:	18e6      	adds	r6, r4, r3
 800c13a:	a91c      	add	r1, sp, #112	@ 0x70
 800c13c:	f104 0c01 	add.w	ip, r4, #1
 800c140:	384c      	subs	r0, #76	@ 0x4c
 800c142:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800c146:	4422      	add	r2, r4
 800c148:	4562      	cmp	r2, ip
 800c14a:	da04      	bge.n	800c156 <__kernel_rem_pio2f+0x2aa>
 800c14c:	4614      	mov	r4, r2
 800c14e:	e710      	b.n	800bf72 <__kernel_rem_pio2f+0xc6>
 800c150:	9804      	ldr	r0, [sp, #16]
 800c152:	2201      	movs	r2, #1
 800c154:	e7e7      	b.n	800c126 <__kernel_rem_pio2f+0x27a>
 800c156:	9903      	ldr	r1, [sp, #12]
 800c158:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c15c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800c160:	9105      	str	r1, [sp, #20]
 800c162:	ee07 1a90 	vmov	s15, r1
 800c166:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c16a:	2400      	movs	r4, #0
 800c16c:	ece6 7a01 	vstmia	r6!, {s15}
 800c170:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800c1a4 <__kernel_rem_pio2f+0x2f8>
 800c174:	46b1      	mov	r9, r6
 800c176:	455c      	cmp	r4, fp
 800c178:	dd04      	ble.n	800c184 <__kernel_rem_pio2f+0x2d8>
 800c17a:	ece0 7a01 	vstmia	r0!, {s15}
 800c17e:	f10c 0c01 	add.w	ip, ip, #1
 800c182:	e7e1      	b.n	800c148 <__kernel_rem_pio2f+0x29c>
 800c184:	ecfe 6a01 	vldmia	lr!, {s13}
 800c188:	ed39 7a01 	vldmdb	r9!, {s14}
 800c18c:	3401      	adds	r4, #1
 800c18e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c192:	e7f0      	b.n	800c176 <__kernel_rem_pio2f+0x2ca>
 800c194:	0800cec4 	.word	0x0800cec4
 800c198:	0800ce98 	.word	0x0800ce98
 800c19c:	43800000 	.word	0x43800000
 800c1a0:	3b800000 	.word	0x3b800000
 800c1a4:	00000000 	.word	0x00000000
 800c1a8:	9b02      	ldr	r3, [sp, #8]
 800c1aa:	eeb0 0a48 	vmov.f32	s0, s16
 800c1ae:	eba3 0008 	sub.w	r0, r3, r8
 800c1b2:	f000 f8e3 	bl	800c37c <scalbnf>
 800c1b6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800c19c <__kernel_rem_pio2f+0x2f0>
 800c1ba:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800c1be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1c2:	db19      	blt.n	800c1f8 <__kernel_rem_pio2f+0x34c>
 800c1c4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800c1a0 <__kernel_rem_pio2f+0x2f4>
 800c1c8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c1cc:	aa08      	add	r2, sp, #32
 800c1ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c1d2:	3508      	adds	r5, #8
 800c1d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1d8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c1dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c1e0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c1e4:	ee10 3a10 	vmov	r3, s0
 800c1e8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c1ec:	ee17 3a90 	vmov	r3, s15
 800c1f0:	3401      	adds	r4, #1
 800c1f2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c1f6:	e74c      	b.n	800c092 <__kernel_rem_pio2f+0x1e6>
 800c1f8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c1fc:	aa08      	add	r2, sp, #32
 800c1fe:	ee10 3a10 	vmov	r3, s0
 800c202:	e7f6      	b.n	800c1f2 <__kernel_rem_pio2f+0x346>
 800c204:	a808      	add	r0, sp, #32
 800c206:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800c20a:	9001      	str	r0, [sp, #4]
 800c20c:	ee07 0a90 	vmov	s15, r0
 800c210:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c214:	3b01      	subs	r3, #1
 800c216:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c21a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c21e:	ed62 7a01 	vstmdb	r2!, {s15}
 800c222:	e743      	b.n	800c0ac <__kernel_rem_pio2f+0x200>
 800c224:	ecfc 6a01 	vldmia	ip!, {s13}
 800c228:	ecb5 7a01 	vldmia	r5!, {s14}
 800c22c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c230:	3001      	adds	r0, #1
 800c232:	4550      	cmp	r0, sl
 800c234:	dc01      	bgt.n	800c23a <__kernel_rem_pio2f+0x38e>
 800c236:	4290      	cmp	r0, r2
 800c238:	ddf4      	ble.n	800c224 <__kernel_rem_pio2f+0x378>
 800c23a:	a858      	add	r0, sp, #352	@ 0x160
 800c23c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800c240:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800c244:	3b01      	subs	r3, #1
 800c246:	e735      	b.n	800c0b4 <__kernel_rem_pio2f+0x208>
 800c248:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c24a:	2b02      	cmp	r3, #2
 800c24c:	dc09      	bgt.n	800c262 <__kernel_rem_pio2f+0x3b6>
 800c24e:	2b00      	cmp	r3, #0
 800c250:	dc27      	bgt.n	800c2a2 <__kernel_rem_pio2f+0x3f6>
 800c252:	d040      	beq.n	800c2d6 <__kernel_rem_pio2f+0x42a>
 800c254:	f009 0007 	and.w	r0, r9, #7
 800c258:	b059      	add	sp, #356	@ 0x164
 800c25a:	ecbd 8b04 	vpop	{d8-d9}
 800c25e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c262:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c264:	2b03      	cmp	r3, #3
 800c266:	d1f5      	bne.n	800c254 <__kernel_rem_pio2f+0x3a8>
 800c268:	aa30      	add	r2, sp, #192	@ 0xc0
 800c26a:	1f0b      	subs	r3, r1, #4
 800c26c:	4413      	add	r3, r2
 800c26e:	461a      	mov	r2, r3
 800c270:	4620      	mov	r0, r4
 800c272:	2800      	cmp	r0, #0
 800c274:	dc50      	bgt.n	800c318 <__kernel_rem_pio2f+0x46c>
 800c276:	4622      	mov	r2, r4
 800c278:	2a01      	cmp	r2, #1
 800c27a:	dc5d      	bgt.n	800c338 <__kernel_rem_pio2f+0x48c>
 800c27c:	ab30      	add	r3, sp, #192	@ 0xc0
 800c27e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800c1a4 <__kernel_rem_pio2f+0x2f8>
 800c282:	440b      	add	r3, r1
 800c284:	2c01      	cmp	r4, #1
 800c286:	dc67      	bgt.n	800c358 <__kernel_rem_pio2f+0x4ac>
 800c288:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800c28c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800c290:	2e00      	cmp	r6, #0
 800c292:	d167      	bne.n	800c364 <__kernel_rem_pio2f+0x4b8>
 800c294:	edc7 6a00 	vstr	s13, [r7]
 800c298:	ed87 7a01 	vstr	s14, [r7, #4]
 800c29c:	edc7 7a02 	vstr	s15, [r7, #8]
 800c2a0:	e7d8      	b.n	800c254 <__kernel_rem_pio2f+0x3a8>
 800c2a2:	ab30      	add	r3, sp, #192	@ 0xc0
 800c2a4:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800c1a4 <__kernel_rem_pio2f+0x2f8>
 800c2a8:	440b      	add	r3, r1
 800c2aa:	4622      	mov	r2, r4
 800c2ac:	2a00      	cmp	r2, #0
 800c2ae:	da24      	bge.n	800c2fa <__kernel_rem_pio2f+0x44e>
 800c2b0:	b34e      	cbz	r6, 800c306 <__kernel_rem_pio2f+0x45a>
 800c2b2:	eef1 7a47 	vneg.f32	s15, s14
 800c2b6:	edc7 7a00 	vstr	s15, [r7]
 800c2ba:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800c2be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c2c2:	aa31      	add	r2, sp, #196	@ 0xc4
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	429c      	cmp	r4, r3
 800c2c8:	da20      	bge.n	800c30c <__kernel_rem_pio2f+0x460>
 800c2ca:	b10e      	cbz	r6, 800c2d0 <__kernel_rem_pio2f+0x424>
 800c2cc:	eef1 7a67 	vneg.f32	s15, s15
 800c2d0:	edc7 7a01 	vstr	s15, [r7, #4]
 800c2d4:	e7be      	b.n	800c254 <__kernel_rem_pio2f+0x3a8>
 800c2d6:	ab30      	add	r3, sp, #192	@ 0xc0
 800c2d8:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800c1a4 <__kernel_rem_pio2f+0x2f8>
 800c2dc:	440b      	add	r3, r1
 800c2de:	2c00      	cmp	r4, #0
 800c2e0:	da05      	bge.n	800c2ee <__kernel_rem_pio2f+0x442>
 800c2e2:	b10e      	cbz	r6, 800c2e8 <__kernel_rem_pio2f+0x43c>
 800c2e4:	eef1 7a67 	vneg.f32	s15, s15
 800c2e8:	edc7 7a00 	vstr	s15, [r7]
 800c2ec:	e7b2      	b.n	800c254 <__kernel_rem_pio2f+0x3a8>
 800c2ee:	ed33 7a01 	vldmdb	r3!, {s14}
 800c2f2:	3c01      	subs	r4, #1
 800c2f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c2f8:	e7f1      	b.n	800c2de <__kernel_rem_pio2f+0x432>
 800c2fa:	ed73 7a01 	vldmdb	r3!, {s15}
 800c2fe:	3a01      	subs	r2, #1
 800c300:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c304:	e7d2      	b.n	800c2ac <__kernel_rem_pio2f+0x400>
 800c306:	eef0 7a47 	vmov.f32	s15, s14
 800c30a:	e7d4      	b.n	800c2b6 <__kernel_rem_pio2f+0x40a>
 800c30c:	ecb2 7a01 	vldmia	r2!, {s14}
 800c310:	3301      	adds	r3, #1
 800c312:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c316:	e7d6      	b.n	800c2c6 <__kernel_rem_pio2f+0x41a>
 800c318:	ed72 7a01 	vldmdb	r2!, {s15}
 800c31c:	edd2 6a01 	vldr	s13, [r2, #4]
 800c320:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c324:	3801      	subs	r0, #1
 800c326:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c32a:	ed82 7a00 	vstr	s14, [r2]
 800c32e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c332:	edc2 7a01 	vstr	s15, [r2, #4]
 800c336:	e79c      	b.n	800c272 <__kernel_rem_pio2f+0x3c6>
 800c338:	ed73 7a01 	vldmdb	r3!, {s15}
 800c33c:	edd3 6a01 	vldr	s13, [r3, #4]
 800c340:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c344:	3a01      	subs	r2, #1
 800c346:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c34a:	ed83 7a00 	vstr	s14, [r3]
 800c34e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c352:	edc3 7a01 	vstr	s15, [r3, #4]
 800c356:	e78f      	b.n	800c278 <__kernel_rem_pio2f+0x3cc>
 800c358:	ed33 7a01 	vldmdb	r3!, {s14}
 800c35c:	3c01      	subs	r4, #1
 800c35e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c362:	e78f      	b.n	800c284 <__kernel_rem_pio2f+0x3d8>
 800c364:	eef1 6a66 	vneg.f32	s13, s13
 800c368:	eeb1 7a47 	vneg.f32	s14, s14
 800c36c:	edc7 6a00 	vstr	s13, [r7]
 800c370:	ed87 7a01 	vstr	s14, [r7, #4]
 800c374:	eef1 7a67 	vneg.f32	s15, s15
 800c378:	e790      	b.n	800c29c <__kernel_rem_pio2f+0x3f0>
 800c37a:	bf00      	nop

0800c37c <scalbnf>:
 800c37c:	ee10 3a10 	vmov	r3, s0
 800c380:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800c384:	d02b      	beq.n	800c3de <scalbnf+0x62>
 800c386:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800c38a:	d302      	bcc.n	800c392 <scalbnf+0x16>
 800c38c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c390:	4770      	bx	lr
 800c392:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800c396:	d123      	bne.n	800c3e0 <scalbnf+0x64>
 800c398:	4b24      	ldr	r3, [pc, #144]	@ (800c42c <scalbnf+0xb0>)
 800c39a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800c430 <scalbnf+0xb4>
 800c39e:	4298      	cmp	r0, r3
 800c3a0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c3a4:	db17      	blt.n	800c3d6 <scalbnf+0x5a>
 800c3a6:	ee10 3a10 	vmov	r3, s0
 800c3aa:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c3ae:	3a19      	subs	r2, #25
 800c3b0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c3b4:	4288      	cmp	r0, r1
 800c3b6:	dd15      	ble.n	800c3e4 <scalbnf+0x68>
 800c3b8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800c434 <scalbnf+0xb8>
 800c3bc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800c438 <scalbnf+0xbc>
 800c3c0:	ee10 3a10 	vmov	r3, s0
 800c3c4:	eeb0 7a67 	vmov.f32	s14, s15
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	bfb8      	it	lt
 800c3cc:	eef0 7a66 	vmovlt.f32	s15, s13
 800c3d0:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c3d4:	4770      	bx	lr
 800c3d6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c43c <scalbnf+0xc0>
 800c3da:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c3de:	4770      	bx	lr
 800c3e0:	0dd2      	lsrs	r2, r2, #23
 800c3e2:	e7e5      	b.n	800c3b0 <scalbnf+0x34>
 800c3e4:	4410      	add	r0, r2
 800c3e6:	28fe      	cmp	r0, #254	@ 0xfe
 800c3e8:	dce6      	bgt.n	800c3b8 <scalbnf+0x3c>
 800c3ea:	2800      	cmp	r0, #0
 800c3ec:	dd06      	ble.n	800c3fc <scalbnf+0x80>
 800c3ee:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c3f2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c3f6:	ee00 3a10 	vmov	s0, r3
 800c3fa:	4770      	bx	lr
 800c3fc:	f110 0f16 	cmn.w	r0, #22
 800c400:	da09      	bge.n	800c416 <scalbnf+0x9a>
 800c402:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800c43c <scalbnf+0xc0>
 800c406:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800c440 <scalbnf+0xc4>
 800c40a:	ee10 3a10 	vmov	r3, s0
 800c40e:	eeb0 7a67 	vmov.f32	s14, s15
 800c412:	2b00      	cmp	r3, #0
 800c414:	e7d9      	b.n	800c3ca <scalbnf+0x4e>
 800c416:	3019      	adds	r0, #25
 800c418:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c41c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c420:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800c444 <scalbnf+0xc8>
 800c424:	ee07 3a90 	vmov	s15, r3
 800c428:	e7d7      	b.n	800c3da <scalbnf+0x5e>
 800c42a:	bf00      	nop
 800c42c:	ffff3cb0 	.word	0xffff3cb0
 800c430:	4c000000 	.word	0x4c000000
 800c434:	7149f2ca 	.word	0x7149f2ca
 800c438:	f149f2ca 	.word	0xf149f2ca
 800c43c:	0da24260 	.word	0x0da24260
 800c440:	8da24260 	.word	0x8da24260
 800c444:	33000000 	.word	0x33000000

0800c448 <floorf>:
 800c448:	ee10 3a10 	vmov	r3, s0
 800c44c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c450:	3a7f      	subs	r2, #127	@ 0x7f
 800c452:	2a16      	cmp	r2, #22
 800c454:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c458:	dc2b      	bgt.n	800c4b2 <floorf+0x6a>
 800c45a:	2a00      	cmp	r2, #0
 800c45c:	da12      	bge.n	800c484 <floorf+0x3c>
 800c45e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c4c4 <floorf+0x7c>
 800c462:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c466:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c46a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c46e:	dd06      	ble.n	800c47e <floorf+0x36>
 800c470:	2b00      	cmp	r3, #0
 800c472:	da24      	bge.n	800c4be <floorf+0x76>
 800c474:	2900      	cmp	r1, #0
 800c476:	4b14      	ldr	r3, [pc, #80]	@ (800c4c8 <floorf+0x80>)
 800c478:	bf08      	it	eq
 800c47a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800c47e:	ee00 3a10 	vmov	s0, r3
 800c482:	4770      	bx	lr
 800c484:	4911      	ldr	r1, [pc, #68]	@ (800c4cc <floorf+0x84>)
 800c486:	4111      	asrs	r1, r2
 800c488:	420b      	tst	r3, r1
 800c48a:	d0fa      	beq.n	800c482 <floorf+0x3a>
 800c48c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800c4c4 <floorf+0x7c>
 800c490:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c494:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c49c:	ddef      	ble.n	800c47e <floorf+0x36>
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	bfbe      	ittt	lt
 800c4a2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800c4a6:	fa40 f202 	asrlt.w	r2, r0, r2
 800c4aa:	189b      	addlt	r3, r3, r2
 800c4ac:	ea23 0301 	bic.w	r3, r3, r1
 800c4b0:	e7e5      	b.n	800c47e <floorf+0x36>
 800c4b2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c4b6:	d3e4      	bcc.n	800c482 <floorf+0x3a>
 800c4b8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c4bc:	4770      	bx	lr
 800c4be:	2300      	movs	r3, #0
 800c4c0:	e7dd      	b.n	800c47e <floorf+0x36>
 800c4c2:	bf00      	nop
 800c4c4:	7149f2ca 	.word	0x7149f2ca
 800c4c8:	bf800000 	.word	0xbf800000
 800c4cc:	007fffff 	.word	0x007fffff

0800c4d0 <_init>:
 800c4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4d2:	bf00      	nop
 800c4d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4d6:	bc08      	pop	{r3}
 800c4d8:	469e      	mov	lr, r3
 800c4da:	4770      	bx	lr

0800c4dc <_fini>:
 800c4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4de:	bf00      	nop
 800c4e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4e2:	bc08      	pop	{r3}
 800c4e4:	469e      	mov	lr, r3
 800c4e6:	4770      	bx	lr
