TRACE::2020-01-20.15:58:48::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:48::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:48::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:48::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:58:48::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:48::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:58:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-01-20.15:58:51::SCWPlatform::Opened new HwDB with name b_d_wrapper_13
TRACE::2020-01-20.15:58:51::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-01-20.15:58:51::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3"
		}]
}
TRACE::2020-01-20.15:58:51::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-01-20.15:58:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-20.15:58:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-01-20.15:58:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-01-20.15:58:51::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:58:51::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:58:51::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:58:51::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:58:51::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:58:51::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:58:51::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:58:51::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:58:51::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-01-20.15:58:51::SCWPlatform::Generating the sources  .
TRACE::2020-01-20.15:58:51::SCWBDomain::Generating boot domain sources.
TRACE::2020-01-20.15:58:51::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-01-20.15:58:51::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:58:51::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:58:51::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:58:51::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:58:51::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:58:51::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:58:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-01-20.15:58:51::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:58:51::SCWMssOS::mss does not exists at C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:58:51::SCWMssOS::Creating sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:58:52::SCWMssOS::Adding the swdes entry, created swdb C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:58:52::SCWMssOS::updating the scw layer changes to swdes at   C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:58:52::SCWMssOS::Writing mss at C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:58:52::SCWMssOS::Completed writing the mss file at C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-01-20.15:58:52::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-01-20.15:58:52::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-01-20.15:58:52::SCWBDomain::Completed writing the mss file at C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-01-20.15:59:19::SCWPlatform::Generating sources Done.
TRACE::2020-01-20.15:59:19::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:19::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:19::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:19::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:19::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:19::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:19::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:19::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:19::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:19::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-01-20.15:59:19::SCWMssOS::Could not open the swdb for C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-01-20.15:59:19::SCWMssOS::Could not open the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-01-20.15:59:19::SCWMssOS::Cleared the swdb table entry
TRACE::2020-01-20.15:59:19::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:19::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:19::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:19::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-01-20.15:59:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-20.15:59:20::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d75292aa6393cfc3e8288433a7fb2b4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-01-20.15:59:20::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-20.15:59:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-01-20.15:59:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:20::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::mss does not exists at C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::Creating sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::Adding the swdes entry, created swdb C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::updating the scw layer changes to swdes at   C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::Writing mss at C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::Completed writing the mss file at C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-01-20.15:59:20::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-01-20.15:59:20::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:21::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:21::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:21::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:21::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:21::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:21::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:21::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:21::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d75292aa6393cfc3e8288433a7fb2b4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-01-20.15:59:21::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:21::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:21::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:21::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:21::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:21::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:21::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:21::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:21::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:21::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:21::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:21::SCWMssOS::Completed writing the mss file at C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-01-20.15:59:21::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-01-20.15:59:24::SCWPlatform::Started generating the artifacts platform mas_fpga_3
TRACE::2020-01-20.15:59:24::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-20.15:59:24::SCWPlatform::Started generating the artifacts for system configuration mas_fpga_3
LOG::2020-01-20.15:59:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-01-20.15:59:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-01-20.15:59:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-01-20.15:59:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-01-20.15:59:24::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-20.15:59:24::SCWSystem::Not a boot domain 
LOG::2020-01-20.15:59:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-20.15:59:24::SCWDomain::Generating domain artifcats
TRACE::2020-01-20.15:59:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-20.15:59:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Vitis_Workspace/mas_fpga_3/export/mas_fpga_3/sw/mas_fpga_3/qemu/
TRACE::2020-01-20.15:59:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Vitis_Workspace/mas_fpga_3/export/mas_fpga_3/sw/mas_fpga_3/standalone_domain/qemu/
TRACE::2020-01-20.15:59:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-20.15:59:24::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:24::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:24::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:24::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:24::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:24::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:24::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:24::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:24::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:24::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-01-20.15:59:24::SCWMssOS::Could not open the swdb for C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-01-20.15:59:24::SCWMssOS::Could not open the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-01-20.15:59:24::SCWMssOS::Cleared the swdb table entry
TRACE::2020-01-20.15:59:24::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:24::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:24::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:24::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-20.15:59:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-20.15:59:24::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:24::SCWMssOS::Completed writing the mss file at C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-01-20.15:59:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-20.15:59:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-20.15:59:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-01-20.15:59:24::SCWMssOS::skipping the bsp build ... 
TRACE::2020-01-20.15:59:24::SCWMssOS::Copying to export directory.
TRACE::2020-01-20.15:59:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-20.15:59:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-01-20.15:59:24::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-01-20.15:59:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-20.15:59:24::SCWSystem::Completed Processing the sysconfig mas_fpga_3
LOG::2020-01-20.15:59:24::SCWPlatform::Completed generating the artifacts for system configuration mas_fpga_3
TRACE::2020-01-20.15:59:24::SCWPlatform::Started preparing the platform 
TRACE::2020-01-20.15:59:24::SCWSystem::Writing the bif file for system config mas_fpga_3
TRACE::2020-01-20.15:59:24::SCWSystem::dir created 
TRACE::2020-01-20.15:59:24::SCWSystem::Writing the bif 
TRACE::2020-01-20.15:59:24::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-20.15:59:24::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-20.15:59:24::SCWPlatform::Completed generating the platform
TRACE::2020-01-20.15:59:24::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:24::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:24::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:24::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:25::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:25::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:25::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:25::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:25::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:25::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:25::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:25::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:25::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:25::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:25::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:25::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:25::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:25::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:25::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:25::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:25::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:25::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:25::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:25::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:25::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d75292aa6393cfc3e8288433a7fb2b4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"365aaf06ee6521f899fa0f15af9b4877",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-20.15:59:25::SCWPlatform::updated the xpfm file.
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d75292aa6393cfc3e8288433a7fb2b4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"365aaf06ee6521f899fa0f15af9b4877",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:26::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:27::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:27::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:27::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:27::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:27::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d75292aa6393cfc3e8288433a7fb2b4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"365aaf06ee6521f899fa0f15af9b4877",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:27::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:27::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:27::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:27::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:27::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:27::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:27::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:27::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:27::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:27::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:27::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:27::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:27::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:27::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:27::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:27::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:27::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:27::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Opened existing hwdb b_d_wrapper_13
TRACE::2020-01-20.15:59:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:27::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:27::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:27::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d75292aa6393cfc3e8288433a7fb2b4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"365aaf06ee6521f899fa0f15af9b4877",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-01-20.15:59:27::SCWPlatform::Clearing the existing platform
TRACE::2020-01-20.15:59:28::SCWSystem::Clearing the existing sysconfig
TRACE::2020-01-20.15:59:28::SCWBDomain::clearing the fsbl build
TRACE::2020-01-20.15:59:28::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:28::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:28::SCWSystem::Clearing the domains completed.
TRACE::2020-01-20.15:59:28::SCWPlatform::Clearing the opened hw db.
TRACE::2020-01-20.15:59:28::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:28::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:28::SCWPlatform:: Platform location is C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:28::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:28::SCWPlatform::Removing the HwDB with name C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:28::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:28::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:28::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:28::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:28::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-01-20.15:59:31::SCWPlatform::Opened new HwDB with name b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWReader::Active system found as  mas_fpga_3
TRACE::2020-01-20.15:59:31::SCWReader::Handling sysconfig mas_fpga_3
TRACE::2020-01-20.15:59:31::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-20.15:59:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-01-20.15:59:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:31::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:31::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:31::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:31::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-01-20.15:59:31::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-01-20.15:59:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-20.15:59:31::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:31::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:31::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:31::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:31::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:31::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:31::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-01-20.15:59:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-01-20.15:59:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:31::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:31::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:31::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWReader::No isolation master present  
TRACE::2020-01-20.15:59:31::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-20.15:59:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-01-20.15:59:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:31::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:31::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:31::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:31::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-20.15:59:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-20.15:59:31::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-01-20.15:59:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-01-20.15:59:31::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:31::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:31::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:32::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:32::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:32::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:32::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:32::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:32::SCWReader::No isolation master present  
TRACE::2020-01-20.15:59:32::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:32::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:32::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:32::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:32::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:32::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:32::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:32::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:32::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:32::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:32::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.15:59:32::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:32::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:32::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:32::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:32::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:32::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:32::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:32::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:32::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:32::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:32::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::In reload Mss file.
TRACE::2020-01-20.15:59:33::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:33::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:33::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:33::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:33::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-01-20.15:59:33::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-01-20.15:59:33::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-01-20.15:59:33::SCWMssOS::Cleared the swdb table entry
TRACE::2020-01-20.15:59:33::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-20.15:59:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-20.15:59:33::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:33::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:33::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:33::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:33::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:33::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::In reload Mss file.
TRACE::2020-01-20.15:59:33::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:33::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:33::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:33::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:33::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:33::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:33::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:33::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-20.15:59:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-20.15:59:34::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:34::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:34::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:34::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:34::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.15:59:34::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.15:59:34::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.15:59:34::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.15:59:34::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.15:59:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.15:59:34::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:34::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.15:59:34::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.15:59:34::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-01-20.16:00:14::SCWPlatform::Started generating the artifacts platform mas_fpga_3
TRACE::2020-01-20.16:00:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-20.16:00:14::SCWPlatform::Started generating the artifacts for system configuration mas_fpga_3
LOG::2020-01-20.16:00:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-01-20.16:00:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-01-20.16:00:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-01-20.16:00:14::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-01-20.16:00:14::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:00:14::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:00:14::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:00:14::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.16:00:14::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:00:14::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.16:00:14::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.16:00:14::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.16:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.16:00:14::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.16:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.16:00:14::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.16:00:14::SCWBDomain::Completed writing the mss file at C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-01-20.16:00:14::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-20.16:00:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-01-20.16:00:14::SCWBDomain::System Command Ran  C:&  cd  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl & make 
TRACE::2020-01-20.16:00:15::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-01-20.16:00:15::SCWBDomain::make[1]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-01-20.16:00:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-01-20.16:00:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-01-20.16:00:15::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-01-20.16:00:15::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:15::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/s
TRACE::2020-01-20.16:00:15::SCWBDomain::rc'

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/sr
TRACE::2020-01-20.16:00:16::SCWBDomain::c'

TRACE::2020-01-20.16:00:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-01-20.16:00:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-01-20.16:00:16::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-01-20.16:00:16::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'
TRACE::2020-01-20.16:00:16::SCWBDomain::

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-01-20.16:00:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-01-20.16:00:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-01-20.16:00:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-01-20.16:00:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-01-20.16:00:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-01-20.16:00:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-01-20.16:00:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-01-20.16:00:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-01-20.16:00:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-01-20.16:00:16::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-01-20.16:00:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-01-20.16:00:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-01-20.16:00:16::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-01-20.16:00:16::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-01-20.16:00:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:16::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-01-20.16:00:16::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-01-20.16:00:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-01-20.16:00:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-01-20.16:00:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-01-20.16:00:17::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-01-20.16:00:17::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-01-20.16:00:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-01-20.16:00:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-01-20.16:00:17::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-01-20.16:00:17::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-01-20.16:00:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-01-20.16:00:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-01-20.16:00:17::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[3]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/pr
TRACE::2020-01-20.16:00:17::SCWBDomain::ofile'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[3]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/pro
TRACE::2020-01-20.16:00:17::SCWBDomain::file'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-01-20.16:00:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-01-20.16:00:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-01-20.16:00:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-01-20.16:00:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-01-20.16:00:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:17::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-01-20.16:00:17::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-01-20.16:00:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-01-20.16:00:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:18::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-01-20.16:00:18::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-01-20.16:00:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-01-20.16:00:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:18::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-01-20.16:00:18::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-01-20.16:00:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-01-20.16:00:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-01-20.16:00:18::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-01-20.16:00:18::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:18::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/s
TRACE::2020-01-20.16:00:18::SCWBDomain::rc'

TRACE::2020-01-20.16:00:18::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-01-20.16:00:21::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/sr
TRACE::2020-01-20.16:00:21::SCWBDomain::c'

TRACE::2020-01-20.16:00:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-01-20.16:00:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-01-20.16:00:21::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-01-20.16:00:21::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:21::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'
TRACE::2020-01-20.16:00:21::SCWBDomain::

TRACE::2020-01-20.16:00:21::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-01-20.16:00:21::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-01-20.16:00:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-01-20.16:00:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-01-20.16:00:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-01-20.16:00:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:21::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-01-20.16:00:21::SCWBDomain::"Compiling ddrps"

TRACE::2020-01-20.16:00:21::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-01-20.16:00:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-01-20.16:00:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:21::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-01-20.16:00:21::SCWBDomain::"Compiling devcfg"

TRACE::2020-01-20.16:00:23::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-01-20.16:00:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-01-20.16:00:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-01-20.16:00:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-01-20.16:00:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:23::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-01-20.16:00:23::SCWBDomain::"Compiling dmaps"

TRACE::2020-01-20.16:00:24::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-01-20.16:00:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-01-20.16:00:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-01-20.16:00:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-01-20.16:00:24::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:24::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-01-20.16:00:24::SCWBDomain::"Compiling emacps"

TRACE::2020-01-20.16:00:26::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-01-20.16:00:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-01-20.16:00:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:26::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-01-20.16:00:26::SCWBDomain::"Compiling gpiops"

TRACE::2020-01-20.16:00:27::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-01-20.16:00:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-01-20.16:00:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-01-20.16:00:27::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-01-20.16:00:27::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-01-20.16:00:27::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-01-20.16:00:27::SCWBDomain::"Compiling gpio"

TRACE::2020-01-20.16:00:28::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-01-20.16:00:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-01-20.16:00:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:28::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-01-20.16:00:28::SCWBDomain::"Compiling iicps"

TRACE::2020-01-20.16:00:30::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-01-20.16:00:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-01-20.16:00:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:30::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-01-20.16:00:30::SCWBDomain::"Compiling qspips"

TRACE::2020-01-20.16:00:32::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-01-20.16:00:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-01-20.16:00:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:32::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-01-20.16:00:32::SCWBDomain::"Compiling scugic"

TRACE::2020-01-20.16:00:33::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-01-20.16:00:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-01-20.16:00:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-01-20.16:00:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-01-20.16:00:33::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:33::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-01-20.16:00:33::SCWBDomain::"Compiling scutimer"

TRACE::2020-01-20.16:00:34::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-01-20.16:00:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-01-20.16:00:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:34::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-01-20.16:00:34::SCWBDomain::"Compiling scuwdt"

TRACE::2020-01-20.16:00:34::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-01-20.16:00:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-01-20.16:00:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-01-20.16:00:34::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-01-20.16:00:34::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-01-20.16:00:34::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-01-20.16:00:34::SCWBDomain::"Compiling sdps"

TRACE::2020-01-20.16:00:36::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-01-20.16:00:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-01-20.16:00:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-01-20.16:00:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-01-20.16:00:36::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:36::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-01-20.16:00:36::SCWBDomain::"Compiling standalone"

TRACE::2020-01-20.16:00:42::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-01-20.16:00:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-01-20.16:00:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:42::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-01-20.16:00:42::SCWBDomain::"Compiling uartps"

TRACE::2020-01-20.16:00:44::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-01-20.16:00:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-01-20.16:00:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-01-20.16:00:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-01-20.16:00:44::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:44::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-01-20.16:00:44::SCWBDomain::"Compiling usbps"

TRACE::2020-01-20.16:00:45::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-01-20.16:00:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-01-20.16:00:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:46::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-01-20.16:00:46::SCWBDomain::"Compiling xadcps"

TRACE::2020-01-20.16:00:47::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-01-20.16:00:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-01-20.16:00:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:47::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-01-20.16:00:47::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-01-20.16:00:49::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-01-20.16:00:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-01-20.16:00:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:49::SCWBDomain::make[2]: Entering directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-01-20.16:00:49::SCWBDomain::make[2]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-01-20.16:00:49::SCWBDomain::'Finished building libraries'

TRACE::2020-01-20.16:00:50::SCWBDomain::make[1]: Leaving directory 'C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-01-20.16:00:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-01-20.16:00:50::SCWBDomain::include -I.

TRACE::2020-01-20.16:00:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-01-20.16:00:50::SCWBDomain::9_0/include -I.

TRACE::2020-01-20.16:00:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-01-20.16:00:50::SCWBDomain::0/include -I.

TRACE::2020-01-20.16:00:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-01-20.16:00:50::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-01-20.16:00:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-01-20.16:00:50::SCWBDomain::0/include -I.

TRACE::2020-01-20.16:00:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-01-20.16:00:50::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-01-20.16:00:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-01-20.16:00:50::SCWBDomain::9_0/include -I.

TRACE::2020-01-20.16:00:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-01-20.16:00:50::SCWBDomain::0/include -I.

TRACE::2020-01-20.16:00:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-01-20.16:00:51::SCWBDomain::9_0/include -I.

TRACE::2020-01-20.16:00:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-01-20.16:00:51::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-01-20.16:00:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-01-20.16:00:51::SCWBDomain::9_0/include -I.

TRACE::2020-01-20.16:00:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-01-20.16:00:51::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-01-20.16:00:51::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-01-20.16:00:51::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-01-20.16:00:51::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-01-20.16:00:51::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-01-20.16:00:51::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-01-20.16:00:52::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-20.16:00:52::SCWSystem::Not a boot domain 
LOG::2020-01-20.16:00:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-20.16:00:52::SCWDomain::Generating domain artifcats
TRACE::2020-01-20.16:00:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-20.16:00:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Vitis_Workspace/mas_fpga_3/export/mas_fpga_3/sw/mas_fpga_3/qemu/
TRACE::2020-01-20.16:00:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Vitis_Workspace/mas_fpga_3/export/mas_fpga_3/sw/mas_fpga_3/standalone_domain/qemu/
TRACE::2020-01-20.16:00:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-20.16:00:52::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:00:52::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:00:52::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:00:52::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.16:00:52::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:00:52::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.16:00:52::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.16:00:52::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.16:00:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.16:00:52::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.16:00:52::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.16:00:52::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.16:00:52::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.16:00:52::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.16:00:52::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-20.16:00:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-20.16:00:52::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.16:00:52::SCWMssOS::Completed writing the mss file at C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-01-20.16:00:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.16:00:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-20.16:00:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-20.16:00:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-20.16:00:52::SCWMssOS::doing bsp build ... 
TRACE::2020-01-20.16:00:52::SCWMssOS::System Command Ran  C: & cd  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-01-20.16:00:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-01-20.16:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-01-20.16:00:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-01-20.16:00:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-01-20.16:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-01-20.16:00:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-01-20.16:00:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-01-20.16:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-01-20.16:00:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-01-20.16:00:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-01-20.16:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-01-20.16:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-01-20.16:00:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-01-20.16:00:53::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-01-20.16:00:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-01-20.16:00:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-01-20.16:00:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-01-20.16:00:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-01-20.16:00:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-01-20.16:00:53::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-01-20.16:00:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-01-20.16:00:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-01-20.16:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-01-20.16:00:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-01-20.16:00:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-01-20.16:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-01-20.16:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-01-20.16:00:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-01-20.16:00:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-01-20.16:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-01-20.16:00:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-01-20.16:00:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-01-20.16:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-01-20.16:00:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-01-20.16:00:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-01-20.16:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-01-20.16:00:54::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-01-20.16:00:54::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-01-20.16:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-01-20.16:00:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-01-20.16:00:54::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Compiling ddrps"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-01-20.16:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:54::SCWMssOS::"Compiling devcfg"

TRACE::2020-01-20.16:00:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-01-20.16:00:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-01-20.16:00:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-01-20.16:00:55::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:55::SCWMssOS::"Compiling dmaps"

TRACE::2020-01-20.16:00:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-01-20.16:00:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-01-20.16:00:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-01-20.16:00:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:00:57::SCWMssOS::"Compiling emacps"

TRACE::2020-01-20.16:00:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-01-20.16:00:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:00:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:00:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-01-20.16:00:58::SCWMssOS::"Compiling gpiops"

TRACE::2020-01-20.16:01:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-01-20.16:01:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-01-20.16:01:00::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-01-20.16:01:00::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-01-20.16:01:00::SCWMssOS::"Compiling gpio"

TRACE::2020-01-20.16:01:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-01-20.16:01:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:01:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:01:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-01-20.16:01:01::SCWMssOS::"Compiling iicps"

TRACE::2020-01-20.16:01:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-01-20.16:01:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:01:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:01:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-01-20.16:01:03::SCWMssOS::"Compiling qspips"

TRACE::2020-01-20.16:01:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-01-20.16:01:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:01:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:01:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-01-20.16:01:04::SCWMssOS::"Compiling scugic"

TRACE::2020-01-20.16:01:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-01-20.16:01:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-01-20.16:01:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-01-20.16:01:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:01:06::SCWMssOS::"Compiling scutimer"

TRACE::2020-01-20.16:01:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-01-20.16:01:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:01:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:01:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-01-20.16:01:06::SCWMssOS::"Compiling scuwdt"

TRACE::2020-01-20.16:01:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-01-20.16:01:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-01-20.16:01:07::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-01-20.16:01:07::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-01-20.16:01:07::SCWMssOS::"Compiling sdps"

TRACE::2020-01-20.16:01:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-01-20.16:01:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-01-20.16:01:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-01-20.16:01:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-01-20.16:01:09::SCWMssOS::"Compiling standalone"

TRACE::2020-01-20.16:01:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-01-20.16:01:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:01:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:01:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-01-20.16:01:15::SCWMssOS::"Compiling uartps"

TRACE::2020-01-20.16:01:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-01-20.16:01:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-01-20.16:01:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-01-20.16:01:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-01-20.16:01:16::SCWMssOS::"Compiling usbps"

TRACE::2020-01-20.16:01:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-01-20.16:01:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-01-20.16:01:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-01-20.16:01:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-01-20.16:01:18::SCWMssOS::"Compiling xadcps"

TRACE::2020-01-20.16:01:19::SCWMssOS::'Finished building libraries'

TRACE::2020-01-20.16:01:20::SCWMssOS::Copying to export directory.
TRACE::2020-01-20.16:01:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-20.16:01:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-20.16:01:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-20.16:01:20::SCWSystem::Completed Processing the sysconfig mas_fpga_3
LOG::2020-01-20.16:01:20::SCWPlatform::Completed generating the artifacts for system configuration mas_fpga_3
TRACE::2020-01-20.16:01:20::SCWPlatform::Started preparing the platform 
TRACE::2020-01-20.16:01:20::SCWSystem::Writing the bif file for system config mas_fpga_3
TRACE::2020-01-20.16:01:20::SCWSystem::dir created 
TRACE::2020-01-20.16:01:20::SCWSystem::Writing the bif 
TRACE::2020-01-20.16:01:20::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-20.16:01:20::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-20.16:01:20::SCWPlatform::Completed generating the platform
TRACE::2020-01-20.16:01:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.16:01:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.16:01:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.16:01:20::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.16:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.16:01:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.16:01:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.16:01:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-20.16:01:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.16:01:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.16:01:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.16:01:20::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.16:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.16:01:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.16:01:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.16:01:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.16:01:20::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d75292aa6393cfc3e8288433a7fb2b4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"365aaf06ee6521f899fa0f15af9b4877",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-20.16:01:20::SCWPlatform::updated the xpfm file.
TRACE::2020-01-20.16:01:20::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-20.16:01:20::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-20.16:01:20::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-20.16:01:20::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_14
TRACE::2020-01-20.16:01:20::SCWPlatform::Opened existing hwdb b_d_wrapper_14
TRACE::2020-01-20.16:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-20.16:01:20::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-20.16:01:20::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-20.16:01:20::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:49::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:49::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:50::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:50::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:50::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:50::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-01-22.11:58:53::SCWPlatform::Opened new HwDB with name b_d_wrapper_3
TRACE::2020-01-22.11:58:53::SCWReader::Active system found as  mas_fpga_3
TRACE::2020-01-22.11:58:53::SCWReader::Handling sysconfig mas_fpga_3
TRACE::2020-01-22.11:58:53::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-22.11:58:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-01-22.11:58:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-01-22.11:58:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:53::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:53::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-01-22.11:58:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:53::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:53::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-01-22.11:58:53::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:53::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:53::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:53::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-01-22.11:58:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.11:58:53::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:54::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:54::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:54::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:54::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:54::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:54::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-01-22.11:58:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-01-22.11:58:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:54::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:54::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:54::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWReader::No isolation master present  
TRACE::2020-01-22.11:58:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-22.11:58:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-01-22.11:58:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:54::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:54::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:54::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:54::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.11:58:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.11:58:54::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-01-22.11:58:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:54::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:54::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:54::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWReader::No isolation master present  
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:54::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:54::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:54::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:54::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:54::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:54::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:54::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:55::SCWMssOS::In reload Mss file.
TRACE::2020-01-22.11:58:55::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:55::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:55::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:55::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:55::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:55::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:55::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:56::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:56::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-01-22.11:58:56::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-01-22.11:58:56::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-01-22.11:58:56::SCWMssOS::Cleared the swdb table entry
TRACE::2020-01-22.11:58:56::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.11:58:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.11:58:56::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:56::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:56::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:56::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:56::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:56::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::In reload Mss file.
TRACE::2020-01-22.11:58:56::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:56::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:56::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:56::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:56::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:56::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.11:58:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.11:58:56::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.11:58:56::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.11:58:56::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.11:58:56::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.11:58:56::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.11:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.11:58:56::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.11:58:56::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.11:58:56::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-01-22.12:08:26::SCWPlatform::Started generating the artifacts platform mas_fpga_3
TRACE::2020-01-22.12:08:26::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-22.12:08:26::SCWPlatform::Started generating the artifacts for system configuration mas_fpga_3
LOG::2020-01-22.12:08:26::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-01-22.12:08:26::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-01-22.12:08:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-01-22.12:08:26::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-01-22.12:08:26::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-22.12:08:26::SCWSystem::Not a boot domain 
LOG::2020-01-22.12:08:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-22.12:08:26::SCWDomain::Generating domain artifcats
TRACE::2020-01-22.12:08:26::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-22.12:08:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Vitis_Workspace/mas_fpga_3/export/mas_fpga_3/sw/mas_fpga_3/qemu/
TRACE::2020-01-22.12:08:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Vitis_Workspace/mas_fpga_3/export/mas_fpga_3/sw/mas_fpga_3/standalone_domain/qemu/
TRACE::2020-01-22.12:08:26::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-22.12:08:26::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:26::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:26::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:26::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:08:26::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:26::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:08:26::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.12:08:26::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.12:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:08:26::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:08:26::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:08:26::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:08:26::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:08:26::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:08:26::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.12:08:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.12:08:26::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:08:26::SCWMssOS::Completed writing the mss file at C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-01-22.12:08:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:08:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-22.12:08:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-22.12:08:26::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-01-22.12:08:26::SCWMssOS::skipping the bsp build ... 
TRACE::2020-01-22.12:08:26::SCWMssOS::Copying to export directory.
TRACE::2020-01-22.12:08:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-22.12:08:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-22.12:08:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-22.12:08:28::SCWSystem::Completed Processing the sysconfig mas_fpga_3
LOG::2020-01-22.12:08:28::SCWPlatform::Completed generating the artifacts for system configuration mas_fpga_3
TRACE::2020-01-22.12:08:28::SCWPlatform::Started preparing the platform 
TRACE::2020-01-22.12:08:28::SCWSystem::Writing the bif file for system config mas_fpga_3
TRACE::2020-01-22.12:08:28::SCWSystem::dir created 
TRACE::2020-01-22.12:08:28::SCWSystem::Writing the bif 
TRACE::2020-01-22.12:08:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-22.12:08:28::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-22.12:08:28::SCWPlatform::Completed generating the platform
TRACE::2020-01-22.12:08:28::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:08:28::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:08:28::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.12:08:28::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.12:08:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:08:28::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:08:28::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:08:28::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:08:28::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:08:28::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:08:28::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.12:08:28::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.12:08:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:08:28::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:08:28::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:08:28::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:08:28::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d75292aa6393cfc3e8288433a7fb2b4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"365aaf06ee6521f899fa0f15af9b4877",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-22.12:08:28::SCWPlatform::updated the xpfm file.
TRACE::2020-01-22.12:08:28::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:08:28::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:08:28::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:08:28::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_3
TRACE::2020-01-22.12:08:28::SCWPlatform::Opened existing hwdb b_d_wrapper_3
TRACE::2020-01-22.12:08:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:08:28::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:08:28::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:08:28::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:49::SCWPlatform::Clearing the existing platform
TRACE::2020-01-22.12:31:49::SCWSystem::Clearing the existing sysconfig
TRACE::2020-01-22.12:31:49::SCWBDomain::clearing the fsbl build
TRACE::2020-01-22.12:31:49::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:49::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:49::SCWSystem::Clearing the domains completed.
TRACE::2020-01-22.12:31:49::SCWPlatform::Clearing the opened hw db.
TRACE::2020-01-22.12:31:49::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:49::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:49::SCWPlatform:: Platform location is C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:49::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:49::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:49::SCWPlatform::Removing the HwDB with name C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:49::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:49::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:49::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:49::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:49::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:49::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-01-22.12:31:52::SCWPlatform::Opened new HwDB with name b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWReader::Active system found as  mas_fpga_3
TRACE::2020-01-22.12:31:52::SCWReader::Handling sysconfig mas_fpga_3
TRACE::2020-01-22.12:31:52::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-22.12:31:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-01-22.12:31:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:52::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:52::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:52::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:52::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:52::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-01-22.12:31:52::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:52::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:52::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:52::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-01-22.12:31:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.12:31:52::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:52::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:52::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:52::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:52::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:52::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:52::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:52::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:52::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:52::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:52::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-01-22.12:31:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-01-22.12:31:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:52::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:52::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:52::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:53::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:53::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWReader::No isolation master present  
TRACE::2020-01-22.12:31:53::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-22.12:31:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-01-22.12:31:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:53::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:53::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.12:31:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.12:31:53::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-01-22.12:31:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:53::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:53::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWReader::No isolation master present  
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:53::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:53::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:53::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:53::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::In reload Mss file.
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:53::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-01-22.12:31:53::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-01-22.12:31:53::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-01-22.12:31:53::SCWMssOS::Cleared the swdb table entry
TRACE::2020-01-22.12:31:53::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.12:31:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.12:31:53::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:53::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:53::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:53::SCWMssOS::In reload Mss file.
TRACE::2020-01-22.12:31:53::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:53::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:53::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:54::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:54::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:54::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:54::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:54::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:54::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:54::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.12:31:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.12:31:54::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:54::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:54::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:54::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:54::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:54::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:54::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:54::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:54::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:54::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:54::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:54::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:54::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:58::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:58::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:58::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:58::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:31:58::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:31:58::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:31:58::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:31:58::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:31:58::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:58::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:31:58::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:58::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:58::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:31:58::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.12:31:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.12:31:59::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:32:10::SCWMssOS::In reload Mss file.
TRACE::2020-01-22.12:32:10::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:32:10::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:32:10::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:32:10::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:32:10::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:32:10::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:32:10::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:32:10::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:32:10::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:32:10::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-01-22.12:32:10::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-01-22.12:32:10::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-01-22.12:32:10::SCWMssOS::Cleared the swdb table entry
TRACE::2020-01-22.12:32:10::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:32:10::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:32:10::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:32:10::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.12:32:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.12:32:10::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:32:10::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:32:10::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:32:10::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:32:10::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.12:32:10::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.12:32:11::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.12:32:11::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.12:32:11::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.12:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.12:32:11::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:32:11::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.12:32:11::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.12:32:11::SCWMssOS::Removing the swdes entry for  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-01-22.13:15:11::SCWPlatform::Started generating the artifacts platform mas_fpga_3
TRACE::2020-01-22.13:15:11::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-22.13:15:11::SCWPlatform::Started generating the artifacts for system configuration mas_fpga_3
LOG::2020-01-22.13:15:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-01-22.13:15:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-01-22.13:15:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-01-22.13:15:11::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-01-22.13:15:11::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-22.13:15:11::SCWSystem::Not a boot domain 
LOG::2020-01-22.13:15:11::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-22.13:15:11::SCWDomain::Generating domain artifcats
TRACE::2020-01-22.13:15:11::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-22.13:15:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Vitis_Workspace/mas_fpga_3/export/mas_fpga_3/sw/mas_fpga_3/qemu/
TRACE::2020-01-22.13:15:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Vitis_Workspace/mas_fpga_3/export/mas_fpga_3/sw/mas_fpga_3/standalone_domain/qemu/
TRACE::2020-01-22.13:15:11::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-22.13:15:11::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.13:15:11::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.13:15:11::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.13:15:11::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.13:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.13:15:11::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.13:15:11::SCWMssOS::No sw design opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWMssOS::mss exists loading the mss file  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWMssOS::Opened the sw design from mss  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWMssOS::Adding the swdes entry C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-01-22.13:15:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-22.13:15:11::SCWMssOS::Opened the sw design.  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWMssOS::Completed writing the mss file at C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-01-22.13:15:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-22.13:15:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-22.13:15:11::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-01-22.13:15:11::SCWMssOS::skipping the bsp build ... 
TRACE::2020-01-22.13:15:11::SCWMssOS::Copying to export directory.
TRACE::2020-01-22.13:15:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-22.13:15:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-22.13:15:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-22.13:15:11::SCWSystem::Completed Processing the sysconfig mas_fpga_3
LOG::2020-01-22.13:15:11::SCWPlatform::Completed generating the artifacts for system configuration mas_fpga_3
TRACE::2020-01-22.13:15:11::SCWPlatform::Started preparing the platform 
TRACE::2020-01-22.13:15:11::SCWSystem::Writing the bif file for system config mas_fpga_3
TRACE::2020-01-22.13:15:11::SCWSystem::dir created 
TRACE::2020-01-22.13:15:11::SCWSystem::Writing the bif 
TRACE::2020-01-22.13:15:11::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-22.13:15:11::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-22.13:15:11::SCWPlatform::Completed generating the platform
TRACE::2020-01-22.13:15:11::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.13:15:11::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.13:15:11::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.13:15:11::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.13:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.13:15:11::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.13:15:11::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.13:15:11::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.13:15:11::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.13:15:11::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.13:15:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.13:15:11::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.13:15:11::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.13:15:11::SCWWriter::formatted JSON is {
	"platformName":	"mas_fpga_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mas_fpga_3",
	"platHandOff":	"C:/MAS_LRI/mas_lri/b_d_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/b_d_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mas_fpga_3",
	"systems":	[{
			"systemName":	"mas_fpga_3",
			"systemDesc":	"mas_fpga_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mas_fpga_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d75292aa6393cfc3e8288433a7fb2b4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"365aaf06ee6521f899fa0f15af9b4877",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-22.13:15:11::SCWPlatform::updated the xpfm file.
TRACE::2020-01-22.13:15:11::SCWPlatform::Trying to open the hw design at C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA given C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA absoulate path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform::DSA directory C:/Vitis_Workspace/mas_fpga_3/hw
TRACE::2020-01-22.13:15:11::SCWPlatform:: Platform Path C:/Vitis_Workspace/mas_fpga_3/hw/b_d_wrapper.xsa
TRACE::2020-01-22.13:15:11::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-01-22.13:15:12::SCWPlatform::Trying to set the existing hwdb with name b_d_wrapper_5
TRACE::2020-01-22.13:15:12::SCWPlatform::Opened existing hwdb b_d_wrapper_5
TRACE::2020-01-22.13:15:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-22.13:15:12::SCWMssOS::Checking the sw design at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-01-22.13:15:12::SCWMssOS::DEBUG:  swdes dump  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Vitis_Workspace/mas_fpga_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-01-22.13:15:12::SCWMssOS::Sw design exists and opened at  C:/Vitis_Workspace/mas_fpga_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
