sch2hdl,-intstyle,ise,-family,kintex7,-verilog,/home/proton/Lab/Lab13/LEDP2S_sim/SR_LATCH.vf,-w,/home/proton/Lab/Lab13/LEDP2S_sim/SR_LATCH.sch
