

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
================================================================
* Date:           Sat Sep 28 22:24:49 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.487 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    20004|    20004|  0.160 ms|  0.160 ms|  20001|  20001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_INIT_MAT_C_COLS_INIT  |    20002|    20002|         4|          1|          1|  20000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      105|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       72|     -|
|Register             |        -|      -|       53|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|       53|      177|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_7ns_8ns_15_4_1_U9  |mac_muladd_8ns_7ns_8ns_15_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln48_1_fu_92_p2      |         +|   0|  0|  22|          15|           1|
    |add_ln48_fu_104_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln50_fu_136_p2       |         +|   0|  0|  15|           8|           1|
    |icmp_ln48_fu_86_p2       |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln50_fu_110_p2      |      icmp|   0|  0|  15|           8|           7|
    |select_ln48_1_fu_124_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln48_fu_116_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 105|          56|          35|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                 |   9|          2|    8|         16|
    |i_fu_46                                 |   9|          2|    7|         14|
    |indvar_flatten14_fu_50                  |   9|          2|   15|         30|
    |j_fu_42                                 |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_fu_46                            |   7|   0|    7|          0|
    |indvar_flatten14_fu_50             |  15|   0|   15|          0|
    |j_fu_42                            |   8|   0|    8|          0|
    |select_ln48_reg_198                |   8|   0|    8|          0|
    |select_ln48_reg_198_pp0_iter1_reg  |   8|   0|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  53|   0|   53|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT|  return value|
|MatC_address0  |  out|   15|   ap_memory|                                                  MatC|         array|
|MatC_ce0       |  out|    1|   ap_memory|                                                  MatC|         array|
|MatC_we0       |  out|    1|   ap_memory|                                                  MatC|         array|
|MatC_d0        |  out|   16|   ap_memory|                                                  MatC|         array|
+---------------+-----+-----+------------+------------------------------------------------------+--------------+

