{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746026886674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746026886674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 10:28:06 2025 " "Processing started: Wed Apr 30 10:28:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746026886674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026886674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part_1_Combined -c Part_1_Combined " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part_1_Combined -c Part_1_Combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026886675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746026886878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746026886878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior " "Found design unit 1: decoder-behavior" {  } { { "decoder.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892409 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-behavioral " "Found design unit 1: register_N-behavioral" {  } { { "register_N.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/register_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892410 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "register_N.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/register_N.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_1-SYN " "Found design unit 1: memory_1-SYN" {  } { { "memory_1.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/memory_1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892411 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_1 " "Found entity 1: memory_1" {  } { { "memory_1.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/memory_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_by_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left_by_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_by_2-behavior " "Found design unit 1: shift_left_by_2-behavior" {  } { { "shift_left_by_2.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/shift_left_by_2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892412 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_by_2 " "Found entity 1: shift_left_by_2" {  } { { "shift_left_by_2.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/shift_left_by_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_1_ex_mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part_1_ex_mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part_1_EX_MEM_WB-structure " "Found design unit 1: Part_1_EX_MEM_WB-structure" {  } { { "Part_1_EX_MEM_WB.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_EX_MEM_WB.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892413 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part_1_EX_MEM_WB " "Found entity 1: Part_1_EX_MEM_WB" {  } { { "Part_1_EX_MEM_WB.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_EX_MEM_WB.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder-behavioral " "Found design unit 1: generic_adder-behavioral" {  } { { "generic_adder.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/generic_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892414 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder " "Found entity 1: generic_adder" {  } { { "generic_adder.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/generic_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-behavior " "Found design unit 1: ALU_Control-behavior" {  } { { "ALU_Control.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/ALU_Control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892415 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/ALU_Control.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892415 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/ALU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_input_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Two_Input_Mux-Behavioral " "Found design unit 1: Two_Input_Mux-Behavioral" {  } { { "Two_Input_Mux.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Two_Input_Mux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892416 ""} { "Info" "ISGN_ENTITY_NAME" "1 Two_Input_Mux " "Found entity 1: Two_Input_Mux" {  } { { "Two_Input_Mux.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Two_Input_Mux.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/control_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892417 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_1_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part_1_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part_1_IF_ID-structural " "Found design unit 1: Part_1_IF_ID-structural" {  } { { "Part_1_IF_ID.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_IF_ID.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892418 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part_1_IF_ID " "Found entity 1: Part_1_IF_ID" {  } { { "Part_1_IF_ID.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_IF_ID.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892419 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/PC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_adder-behavioral " "Found design unit 1: pc_adder-behavioral" {  } { { "pc_adder.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/pc_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892420 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/pc_adder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_read_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_read_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_read_unit-behavior " "Found design unit 1: reg_read_unit-behavior" {  } { { "reg_read_unit.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/reg_read_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892421 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_read_unit " "Found entity 1: reg_read_unit" {  } { { "reg_read_unit.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/reg_read_unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_write_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_write_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_write_unit-behavior " "Found design unit 1: reg_write_unit-behavior" {  } { { "reg_write_unit.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/reg_write_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892422 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_write_unit " "Found entity 1: reg_write_unit" {  } { { "reg_write_unit.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/reg_write_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "register_file.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/register_file.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892423 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/register_file.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/SignExtend.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892425 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/SignExtend.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "type_def.vhd 1 0 " "Found 1 design units, including 0 entities, in source file type_def.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 type_def " "Found design unit 1: type_def" {  } { { "type_def.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/type_def.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Mux-Behavioral " "Found design unit 1: ALU_Mux-Behavioral" {  } { { "ALU_Mux.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/ALU_Mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892426 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Mux " "Found entity 1: ALU_Mux" {  } { { "ALU_Mux.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/ALU_Mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_1_combined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part_1_combined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part_1_Combined-structural " "Found design unit 1: Part_1_Combined-structural" {  } { { "Part_1_Combined.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_Combined.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part_1_Combined " "Found entity 1: Part_1_Combined" {  } { { "Part_1_Combined.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_Combined.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_1_combined_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part_1_combined_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part_1_Combined_tb-testbench " "Found design unit 1: Part_1_Combined_tb-testbench" {  } { { "Part_1_Combined_tb.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_Combined_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892428 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part_1_Combined_tb " "Found entity 1: Part_1_Combined_tb" {  } { { "Part_1_Combined_tb.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_Combined_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part_1_Combined " "Elaborating entity \"Part_1_Combined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746026892451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_int Part_1_Combined.vhd(96) " "Verilog HDL or VHDL warning at Part_1_Combined.vhd(96): object \"MemRead_int\" assigned a value but never read" {  } { { "Part_1_Combined.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_Combined.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746026892455 "|Part_1_Combined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Part_1_IF_ID Part_1_IF_ID:IF_ID_inst " "Elaborating entity \"Part_1_IF_ID\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\"" {  } { { "Part_1_Combined.vhd" "IF_ID_inst" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_Combined.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Part_1_IF_ID:IF_ID_inst\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|PC:pc_inst\"" {  } { { "Part_1_IF_ID.vhd" "pc_inst" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_IF_ID.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_1 Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem " "Elaborating entity \"memory_1\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem\"" {  } { { "Part_1_IF_ID.vhd" "instr_mem" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_IF_ID.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem\|altsyncram:altsyncram_component\"" {  } { { "memory_1.vhd" "altsyncram_component" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/memory_1.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem\|altsyncram:altsyncram_component\"" {  } { { "memory_1.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/memory_1.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746026892577 ""}  } { { "memory_1.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/memory_1.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746026892577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eko3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eko3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eko3 " "Found entity 1: altsyncram_eko3" {  } { { "db/altsyncram_eko3.tdf" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/db/altsyncram_eko3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746026892609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026892609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eko3 Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated " "Elaborating entity \"altsyncram_eko3\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|memory_1:instr_mem\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder Part_1_IF_ID:IF_ID_inst\|pc_adder:adder_1 " "Elaborating entity \"pc_adder\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|pc_adder:adder_1\"" {  } { { "Part_1_IF_ID.vhd" "adder_1" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_IF_ID.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit Part_1_IF_ID:IF_ID_inst\|control_unit:ctrl_unit " "Elaborating entity \"control_unit\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|control_unit:ctrl_unit\"" {  } { { "Part_1_IF_ID.vhd" "ctrl_unit" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_IF_ID.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Part_1_IF_ID:IF_ID_inst\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|register_file:reg_file\"" {  } { { "Part_1_IF_ID.vhd" "reg_file" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_IF_ID.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_write_unit Part_1_IF_ID:IF_ID_inst\|register_file:reg_file\|reg_write_unit:write_unit " "Elaborating entity \"reg_write_unit\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|register_file:reg_file\|reg_write_unit:write_unit\"" {  } { { "register_file.vhd" "write_unit" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/register_file.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder Part_1_IF_ID:IF_ID_inst\|register_file:reg_file\|reg_write_unit:write_unit\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|register_file:reg_file\|reg_write_unit:write_unit\|decoder:dec\"" {  } { { "reg_write_unit.vhd" "dec" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/reg_write_unit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N Part_1_IF_ID:IF_ID_inst\|register_file:reg_file\|reg_write_unit:write_unit\|register_N:\\reg_list:0:registers " "Elaborating entity \"register_N\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|register_file:reg_file\|reg_write_unit:write_unit\|register_N:\\reg_list:0:registers\"" {  } { { "reg_write_unit.vhd" "\\reg_list:0:registers" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/reg_write_unit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892703 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable register_N.vhd(29) " "VHDL Process Statement warning at register_N.vhd(29): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_N.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/register_N.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746026892704 "|Part_1_Combined|Part_1_IF_ID:IF_ID_inst|register_file:reg_file|reg_write_unit:write_unit|register_N:\reg_list:0:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_read_unit Part_1_IF_ID:IF_ID_inst\|register_file:reg_file\|reg_read_unit:read_unit " "Elaborating entity \"reg_read_unit\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|register_file:reg_file\|reg_read_unit:read_unit\"" {  } { { "register_file.vhd" "read_unit" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/register_file.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend Part_1_IF_ID:IF_ID_inst\|SignExtend:sign_ext " "Elaborating entity \"SignExtend\" for hierarchy \"Part_1_IF_ID:IF_ID_inst\|SignExtend:sign_ext\"" {  } { { "Part_1_IF_ID.vhd" "sign_ext" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_IF_ID.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Part_1_EX_MEM_WB Part_1_EX_MEM_WB:EX_MEM_WB_inst " "Elaborating entity \"Part_1_EX_MEM_WB\" for hierarchy \"Part_1_EX_MEM_WB:EX_MEM_WB_inst\"" {  } { { "Part_1_Combined.vhd" "EX_MEM_WB_inst" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_Combined.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Input_Mux Part_1_EX_MEM_WB:EX_MEM_WB_inst\|Two_Input_Mux:ALU_Mux " "Elaborating entity \"Two_Input_Mux\" for hierarchy \"Part_1_EX_MEM_WB:EX_MEM_WB_inst\|Two_Input_Mux:ALU_Mux\"" {  } { { "Part_1_EX_MEM_WB.vhd" "ALU_Mux" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_EX_MEM_WB.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control Part_1_EX_MEM_WB:EX_MEM_WB_inst\|ALU_Control:ALU_Control_unit " "Elaborating entity \"ALU_Control\" for hierarchy \"Part_1_EX_MEM_WB:EX_MEM_WB_inst\|ALU_Control:ALU_Control_unit\"" {  } { { "Part_1_EX_MEM_WB.vhd" "ALU_Control_unit" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_EX_MEM_WB.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Part_1_EX_MEM_WB:EX_MEM_WB_inst\|ALU:ALU_unit " "Elaborating entity \"ALU\" for hierarchy \"Part_1_EX_MEM_WB:EX_MEM_WB_inst\|ALU:ALU_unit\"" {  } { { "Part_1_EX_MEM_WB.vhd" "ALU_unit" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_EX_MEM_WB.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_by_2 Part_1_EX_MEM_WB:EX_MEM_WB_inst\|shift_left_by_2:shift_left_2 " "Elaborating entity \"shift_left_by_2\" for hierarchy \"Part_1_EX_MEM_WB:EX_MEM_WB_inst\|shift_left_by_2:shift_left_2\"" {  } { { "Part_1_EX_MEM_WB.vhd" "shift_left_2" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_EX_MEM_WB.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_adder Part_1_EX_MEM_WB:EX_MEM_WB_inst\|generic_adder:branch_adder " "Elaborating entity \"generic_adder\" for hierarchy \"Part_1_EX_MEM_WB:EX_MEM_WB_inst\|generic_adder:branch_adder\"" {  } { { "Part_1_EX_MEM_WB.vhd" "branch_adder" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_EX_MEM_WB.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026892790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_address\[0\] GND " "Pin \"Branch_address\[0\]\" is stuck at GND" {  } { { "Part_1_Combined.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_Combined.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746026893933 "|Part_1_Combined|Branch_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Branch_address\[1\] GND " "Pin \"Branch_address\[1\]\" is stuck at GND" {  } { { "Part_1_Combined.vhd" "" { Text "C:/Users/mattj/Documents/GitHub/ECE_4120/Phase_3/Combined_Part_1_SUB/Part_1_Combined.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746026893933 "|Part_1_Combined|Branch_address[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746026893933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746026894028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746026895743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746026895743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3119 " "Implemented 3119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746026895896 ""} { "Info" "ICUT_CUT_TM_OPINS" "262 " "Implemented 262 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746026895896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2758 " "Implemented 2758 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746026895896 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1746026895896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746026895896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746026895911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 10:28:15 2025 " "Processing ended: Wed Apr 30 10:28:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746026895911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746026895911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746026895911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746026895911 ""}
