{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "21", "@timestamp": "2020-11-21T06:35:35.000035-05:00", "@year": "2020", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2014", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "FCT", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": [{"$": "FCOMP-01-0124-FEDER-022682"}, {"$": "Incentivo/EEI/UI0127/2013"}, {"$": "PEst-C/EEI/UI0127/2011"}], "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2021-02-01T22:42:35.690711Z", "xocs:funding-text": "The authors would like to thank Ivor Horton for his very useful comments and suggestions. This research was supported by FEDER through the Operational Program Competitiveness Factors \u2013 COMPETE and by National Funds through FCT \u2013 Foundation for Science and Technology in the context of Projects FCOMP-01-0124-FEDER-022682 (FCT reference PEst-C/EEI/UI0127/2011) and Incentivo/EEI/UI0127/2013.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "@orcid": "0000-0003-0349-8329", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "@orcid": "0000-0002-6684-9416", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "High-performance implementation of regular and easily scalable sorting networks on an FPGA", "abstracts": "The paper is dedicated to fast FPGA-based hardware accelerators that implement sorting networks. The primary emphasis is on the uniformity of core components, feasible combinations of parallel, pipelined and sequential operations, and the regularity of the circuits and interconnections. The paper shows theoretically, and based on numerous experiments, that many existing solutions that are commonly considered to be very efficient have worthy competitors that are better for many practical problems. We compared the even-odd merge and bitonic merge sorting networks (which are among the fastest known) with the even-odd transition network, which is often characterized as significantly slower and more resource consuming. We found that the latter is the most regular network that can be implemented very efficiently in FPGA, so we are proposing new, easily scalable hardware solutions and processing techniques based on this. Finally, the paper provides four main contributions and suggests: (1) a regular hardware implementation of resource and time effective architectures based on the even-odd transition network; (2) a pipelined implementation of even-odd transition networks; (3) a pre-processing technique that enables sorting to be further accelerated; (4) combinations of this technique with a merge sort, an address-based sort, a quicksort, and a radix sort. \u00a9 2014 Elsevier B.V. All rights reserved.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "FPGA", "@xml:lang": "eng"}, {"$": "Parallel processing", "@xml:lang": "eng"}, {"$": "Pipeline", "@xml:lang": "eng"}, {"$": "Sorting networks", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "https://www.journals.elsevier.com/microprocessors-and-microsystems", "@type": "email"}}, "translated-sourcetitle": {"$": "Microprocessors and Microsystems", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "@type": "j", "sourcetitle": "Microprocessors and Microsystems", "publicationdate": {"year": "2014", "date-text": "July 2014"}, "codencode": "MIMID", "sourcetitle-abbrev": "Microprocessors Microsyst", "@country": "nld", "issn": {"$": "01419331", "@type": "print"}, "publicationyear": {"@first": "2014"}, "publisher": {"publishername": "Elsevier B.V."}, "@srcid": "15552"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "619.1", "classification-description": "Pipe, Piping and Pipelines"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "722.4", "classification-description": "Digital Computers and Systems"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "78.22", "classification-description": "PROCESS EQUIPMENT"}}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "1708"}, {"$": "1705"}, {"$": "1702"}]}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2020 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "06", "@timestamp": "BST 11:35:34", "@year": "2020", "@month": "10"}}, "itemidlist": {"itemid": [{"$": "53081917", "@idtype": "PUI"}, {"$": "352474606", "@idtype": "CAR-ID"}, {"$": "20142717885000", "@idtype": "CPX"}, {"$": "20142727303", "@idtype": "SCOPUS"}, {"$": "84903318125", "@idtype": "SCP"}, {"$": "84903318125", "@idtype": "SGR"}], "ce:pii": "S0141933114000301", "ce:doi": "10.1016/j.micpro.2014.03.003"}}, "tail": {"bibliography": {"@refcount": "31", "reference": [{"ref-fulltext": "D.E. Knuth The Art of Computer Programming. Sorting and Searching vol. III 2011 Addison-Wesley", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "77950860356", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "VOL. III"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming. Sorting and Searching"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso Sorting networks on FPGAs Int. J. Very Large Data Bases 21 1 2012 1 23", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Int. J. Very Large Data Bases"}}, {"ref-fulltext": "J. Ortiz, D. Andrews, A configurable high-throughput linear sorter system, in: Proceedings of IEEE International Symposium on Parallel & Distributed Processing, April, 2010, pp. 1-8.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "A configurable high-throughput linear sorter system"}, "refd-itemidlist": {"itemid": {"$": "77954039034", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "8"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Ortiz", "ce:indexed-name": "Ortiz J."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Andrews", "ce:indexed-name": "Andrews D."}]}, "ref-sourcetitle": "Proceedings of IEEE International Symposium on Parallel & Distributed Processing"}}, {"ref-fulltext": "M. Zuluada, P. Milder, M. Puschel, Computer generation of streaming sorting networks, in: Proceedings of the 49th Design Automation Conference, San Francisco, June, 2012, pp. 1245-1253.", "@id": "4", "ref-info": {"ref-title": {"ref-titletext": "Computer generation of streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-text": "San Francisco, June, 2012, pp. 1245-1253", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proceedings of the 49th Design Automation Conference"}}, {"ref-fulltext": "D.J. Greaves, S. Singh, Kiwi: Synthesis of FPGA circuits from parallel programs, in: Proceedings of the 16th IEEE International Symposium on Field-Programmable Custom Computing Machines - FCCM'08, USA, 2008, pp. 3-12.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "3", "@last": "12"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}]}, "ref-sourcetitle": "Proceedings of the 16th IEEE International Symposium on Field-Programmable Custom Computing Machines - FCCM'08"}}, {"ref-fulltext": "S. Chey, J. Liz, J.W. Sheaffery, K. Skadrony, J. Lach, Accelerating compute-intensive applications with GPUs and FPGAs, in: Proceedings of the Symposium on Application Specific Processors - SASP'08, USA, 2008, pp. 101-107.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Accelerating compute-intensive applications with GPUs and FPGAs"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Chey", "ce:indexed-name": "Chey S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liz", "ce:indexed-name": "Liz J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffery", "ce:indexed-name": "Sheaffery J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadrony", "ce:indexed-name": "Skadrony K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "Proceedings of the Symposium on Application Specific Processors - SASP'08"}}, {"ref-fulltext": "R.D. Chamberlain, N. Ganesan, Sorting on architecturally diverse computer systems, in: Proceedings of the 3rd International Workshop on High-Performance Reconfigurable Computing Technology and Applications - HPRCTA'09, USA, 2009, pp. 39-46.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proceedings of the 3rd International Workshop on High-Performance Reconfigurable Computing Technology and Applications - HPRCTA'09"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. Thesis, ETH, Zurich, 2010.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. Thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "D. Koch, J. Torresen, FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting, in: Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA'11, USA, 2011, pp. 45-54.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "FPGASort: A high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting"}, "refd-itemidlist": {"itemid": {"$": "79952912515", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "45", "@last": "54"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Koch", "ce:indexed-name": "Koch D."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Torresen", "ce:indexed-name": "Torresen J."}]}, "ref-sourcetitle": "Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA'11"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, A. Sudnitson, Implementation in FPGA of address-based data sorting, in: Proceedings of the 21st International Conference on Field-Programmable Logic and Applications - FPL'11, Greece, 2011, pp. 405-410.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Greece", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings of the 21st International Conference on Field-Programmable Logic and Applications - FPL'11"}}, {"ref-fulltext": "GPU Gems, Improved GPU Sorting. < http://http.developer.nvidia.com/ GPUGems2/gpugems2-chapter46.html >.", "@id": "11", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://http.developer.nvidia.com/GPUGems2/gpugems2_chapter46.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84872832246", "@idtype": "SGR"}}, "ref-text": "GPU Gems", "ref-sourcetitle": "Improved GPU Sorting"}}, {"ref-fulltext": "G. Gapannini, F. Silvestri, and R. Baraglia Sorting on GPU for large scale datasets: a thorough comparison Inf. Process. Manage. 48 5 2012 903 917", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting on GPU for large scale datasets: A thorough comparison"}, "refd-itemidlist": {"itemid": {"$": "84864283922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "903", "@last": "917"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gapannini", "ce:indexed-name": "Gapannini G."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}]}, "ref-sourcetitle": "Inf. Process. Manage."}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, P. Ienne, High performance comparison-based sorting algorithm on many-core GPUs, in: Proceedings of the IEEE International Symposium on Parallel & Distributed Processing - IPDPS'10, USA, 2010, pp. 1-10.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "High performance comparison-based sorting algorithm on many-core GPUs"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "Proceedings of the IEEE International Symposium on Parallel & Distributed Processing - IPDPS'10"}}, {"ref-fulltext": "N. Satish, M. Harris, M. Garland, Designing efficient sorting algorithms for manycore GPUs, in: Proceedings of the IEEE International Symposium on Parallel & Distributed Processing - IPDPS'09, Italy, 2009, pp. 1-10.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Designing efficient sorting algorithms for manycore GPUs"}, "refd-itemidlist": {"itemid": {"$": "70450077484", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-text": "Italy", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Satish", "ce:indexed-name": "Satish N."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris M."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Garland", "ce:indexed-name": "Garland M."}]}, "ref-sourcetitle": "Proceedings of the IEEE International Symposium on Parallel & Distributed Processing - IPDPS'09"}}, {"ref-fulltext": "D. Cederman, P. Tsigas, A practical quicksort algorithm for graphics processors, in: Proceedings of the 16th Annual European Symposium on Algorithms - ESA'08, Germany, 2008, pp. 246-258.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical quicksort algorithm for graphics processors"}, "refd-itemidlist": {"itemid": {"$": "57749169896", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "246", "@last": "258"}}, "ref-text": "Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Cederman", "ce:indexed-name": "Cederman D."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Tsigas", "ce:indexed-name": "Tsigas P."}]}, "ref-sourcetitle": "Proceedings of the 16th Annual European Symposium on Algorithms - ESA'08"}}, {"ref-fulltext": "C. Grozea, Z. Bankovic, and P. Laskov FPGA vs. multi-core CPUs vs. GPUs R. Keller, D. Kramer, J.P. Weiss, Facing the Multicore-challenge 2010 Springer-Verlag Berlin, Heidelberg 105 117", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "FPGA vs. Multi-core CPUs vs. GPUs"}, "refd-itemidlist": {"itemid": {"$": "78449289740", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "105", "@last": "117"}}, "ref-text": "R. Keller, D. Kramer, J.P. Weiss, Springer-Verlag Berlin, Heidelberg", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Grozea", "ce:indexed-name": "Grozea C."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Bankovic", "ce:indexed-name": "Bankovic Z."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Laskov", "ce:indexed-name": "Laskov P."}]}, "ref-sourcetitle": "Facing the Multicore-challenge"}}, {"ref-fulltext": "M. Edahiro, Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration, in: Proceedings of the 18th Asia and South Pacific Design Automation Conference - ASP-DAC'09, Japan, 2009, pp. 230-233.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration"}, "refd-itemidlist": {"itemid": {"$": "64549087560", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "230", "@last": "233"}}, "ref-text": "Japan", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Edahiro", "ce:indexed-name": "Edahiro M."}]}, "ref-sourcetitle": "Proceedings of the 18th Asia and South Pacific Design Automation Conference - ASP-DAC'09"}}, {"ref-fulltext": "K.E. Batcher, Sorting networks and their applications, in: Proceedings of AFIPS Spring Joint Computer Conference, USA, 1968, pp. 307-314.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proceedings of AFIPS Spring Joint Computer Conference"}}, {"ref-fulltext": "S. Lacey, and R. Box A fast easy sort: a novel enhancement makes a bubble sort into one of the fastest sorting routines Byte 16 4 1991 315 316 318, 320", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "A fast easy sort: A novel enhancement makes a bubble sort into one of the fastest sorting routines"}, "refd-itemidlist": {"itemid": {"$": "33645408374", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "4"}, "pagerange": {"@first": "315", "@last": "316"}}, "ref-text": "318, 320", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Lacey", "ce:indexed-name": "Lacey S."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Box", "ce:indexed-name": "Box R."}]}, "ref-sourcetitle": "Byte"}}, {"ref-fulltext": "ZedBoard (Zynq\u2122 Evaluation and Development), Hardware User's Guide. < http://www.zedboard.org/sites/default/files/documentations/ZedBoard-HW-UG- v1-9.pdf >.", "@id": "20", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ ZedBoard_HW_UG_v1_9.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84903296521", "@idtype": "SGR"}}, "ref-text": "ZedBoard (Zynq\u2122 Evaluation and Development), Hardware User's Guide"}}, {"ref-fulltext": "Digilent Boards, Drivers, and VHDL Modules. < http://www.digilentinc. com/ >.", "@id": "21", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84903295533", "@idtype": "SGR"}}, "ref-sourcetitle": "Digilent Boards, Drivers, and VHDL Modules"}}, {"ref-fulltext": "-7 Series DSP48E1 Slice User Guide UG479 (v1.5), April 3, 2013. < http://www.xilinx.com/support/documentation/user-guides/ug479-7Series-DSP48E1. pdf >.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ ug479_7Series_DSP48E1.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84903295534", "@idtype": "SGR"}}, "ref-text": "April 3", "ref-sourcetitle": "7 Series DSP48E1 Slice User Guide UG479 (v1.5)"}}, {"ref-fulltext": "B. Cope, P.Y.K. Cheung, W. Luk, and L. Howes Performance comparison of graphics processors to reconfigurable logic: a case study IEEE Trans. Comput. 59 4 2010 433 448", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Performance comparison of graphics processors to reconfigurable logic: A case study"}, "refd-itemidlist": {"itemid": {"$": "77649253148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "433", "@last": "448"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cope", "ce:indexed-name": "Cope B."}, {"@seq": "2", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Howes", "ce:indexed-name": "Howes L."}]}, "ref-sourcetitle": "IEEE Trans. Comput."}}, {"ref-fulltext": "I. Skliarova, and A.B. Ferrari Reconfigurable hardware SAT solvers: a survey of systems IEEE Trans. Comput. 53 11 2004 1449 1461", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable hardware SAT solvers: A survey of systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. Comput."}}, {"ref-fulltext": "C. Alias, B. Pasca, and A. Plesco FPGA-specific synthesis of loop-nests with pipelined computational cores Microprocess. Microsyst. 36 8 2012 606 619", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "FPGA-specific synthesis of loop-nests with pipelined computational cores"}, "refd-itemidlist": {"itemid": {"$": "84868591921", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "36", "@issue": "8"}, "pagerange": {"@first": "606", "@last": "619"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Alias", "ce:indexed-name": "Alias C."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pasca", "ce:indexed-name": "Pasca B."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Plesco", "ce:indexed-name": "Plesco A."}]}, "ref-sourcetitle": "Microprocess. Microsyst."}}, {"ref-fulltext": "Zynq-7000 All Programmable SoC Overview. < http://www.xilinx.com/ support/documentation/data-sheets/ds190-Zynq-7000-Overview.pdf >.", "@id": "26", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/ ds190-Zynq-7000-Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84890624261", "@idtype": "SGR"}}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC Overview"}}, {"ref-fulltext": "Xilinx, Spartan-6 Family Overview. < http://www.xilinx.com/support/ documentation/data-sheets/ds160.pdf >.", "@id": "27", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/ds160.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84868353172", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-sourcetitle": "Spartan-6 Family Overview"}}, {"ref-fulltext": "Sorting Algorithms. < https://ece.uwaterloo.ca/~dwharder/aads/ Algorithms/Sorting/ >.", "@id": "28", "ref-info": {"ref-website": {"ce:e-address": {"$": "https://ece.uwaterloo.ca/~dwharder/aads/Algorithms/Sorting/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84903309805", "@idtype": "SGR"}}, "ref-sourcetitle": "Sorting Algorithms"}}, {"ref-fulltext": "S. Sengupta, M. Harris, Y. Zhang, J.D. Owens, Scan Primitives for GPU Computing, GH'07, Eurographics Association, Switzerland, 2007.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Scan Primitives for GPU Computing"}, "refd-itemidlist": {"itemid": {"$": "78651284120", "@idtype": "SGR"}}, "ref-text": "Switzerland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sengupta", "ce:indexed-name": "Sengupta S."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris M."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang Y."}, {"@seq": "4", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Owens", "ce:indexed-name": "Owens J.D."}]}, "ref-sourcetitle": "GH'07, Eurographics Association"}}, {"ref-fulltext": "S.J. Piestrak Efficient hamming weight comparators of binary vectors Electronic Lett. 43 11 2007 611 612", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronic Lett."}}, {"ref-fulltext": "V. Sklyarov FPGA-based implementation of recursive algorithms Microprocess. Microsyst. 28 5-6 2004 197 211 (Special Issue on FPGAs: Applications and Designs)", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "56"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-text": "(Special Issue on FPGAs: Applications and Designs)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocess. Microsyst."}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "eid": "2-s2.0-84903318125", "dc:description": "The paper is dedicated to fast FPGA-based hardware accelerators that implement sorting networks. The primary emphasis is on the uniformity of core components, feasible combinations of parallel, pipelined and sequential operations, and the regularity of the circuits and interconnections. The paper shows theoretically, and based on numerous experiments, that many existing solutions that are commonly considered to be very efficient have worthy competitors that are better for many practical problems. We compared the even-odd merge and bitonic merge sorting networks (which are among the fastest known) with the even-odd transition network, which is often characterized as significantly slower and more resource consuming. We found that the latter is the most regular network that can be implemented very efficiently in FPGA, so we are proposing new, easily scalable hardware solutions and processing techniques based on this. Finally, the paper provides four main contributions and suggests: (1) a regular hardware implementation of resource and time effective architectures based on the even-odd transition network; (2) a pipelined implementation of even-odd transition networks; (3) a pre-processing technique that enables sorting to be further accelerated; (4) combinations of this technique with a merge sort, an address-based sort, a quicksort, and a radix sort. \u00a9 2014 Elsevier B.V. All rights reserved.", "prism:coverDate": "2014-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84903318125", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84903318125"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84903318125&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84903318125&origin=inward"}], "source-id": "15552", "pii": "S0141933114000301", "citedby-count": "42", "prism:volume": "38", "subtype": "ar", "dc:title": "High-performance implementation of regular and easily scalable sorting networks on an FPGA", "openaccess": "0", "prism:issn": "01419331", "prism:issueIdentifier": "5", "subtypeDescription": "Article", "prism:publicationName": "Microprocessors and Microsystems", "prism:pageRange": "470-484", "prism:endingPage": "484", "openaccessFlag": "false", "prism:doi": "10.1016/j.micpro.2014.03.003", "prism:startingPage": "470", "dc:identifier": "SCOPUS_ID:84903318125", "dc:publisher": "Elsevier B.V."}, "idxterms": {"mainterm": [{"$": "FPGA-based hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "b", "@candidate": "n"}, {"$": "High performance implementations", "@weight": "b", "@candidate": "n"}, {"$": "Parallel processing", "@weight": "b", "@candidate": "n"}, {"$": "Pipelined implementation", "@weight": "b", "@candidate": "n"}, {"$": "Processing technique", "@weight": "b", "@candidate": "n"}, {"$": "Sequential operations", "@weight": "b", "@candidate": "n"}, {"$": "Sorting network", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Parallel processing"}, {"@_fa": "true", "$": "Pipeline"}, {"@_fa": "true", "$": "Sorting networks"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Artificial Intelligence", "@code": "1702", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}