# Computer-Architecture-CS-F342
This project is being done as a part of the course Computer Architecture CS F342 in my 6th semester of B.E. Electronics and Electrical Engineering, in BITS Pilani, Goa Campus. The project focuses on development/simulation of a Single Cycle MIPS Processor on the hardware description language Verilog. More stuff (Implementation of Pipelining, etc.) to be added!
