Netlist_File: pw_modulator.net Netlist_ID: SHA256:5d52b5b541102ef0e626b0528824f6c4c1d2008a30cd5f11c1b91451c69910db
Array size: 39 x 35 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
u_qlal4s3b_cell_macro	1	1	0	#0
delay_dffc_Q_9_D_LUT4_O_6.c_frag	14	16	0	#1
delay_dffc_Q_9_D_LUT4_O_7.c_frag	15	16	0	#2
delay_dffc_Q_9_D_LUT4_O_8.c_frag	20	16	0	#3
delay_dffc_Q_9_D_LUT4_O_9.c_frag	19	15	0	#4
delay_dffc_Q_9_D_LUT4_O_10.c_frag	16	16	0	#5
delay_dffc_Q_9_D_LUT4_O_11.c_frag	16	19	0	#6
delay_dffc_Q_9_D_LUT4_O_12.c_frag	16	17	0	#7
delay_dffc_Q_9_D_LUT4_O_13.c_frag	15	19	0	#8
delay_dffc_Q_9_D_LUT4_O_14.c_frag	15	17	0	#9
delay_dffc_Q_9_D_LUT4_O_15.c_frag	15	14	0	#10
delay_dffc_Q_9_D_LUT4_O_16.c_frag	14	15	0	#11
delay_dffc_Q_9_D_LUT4_O_17.c_frag	14	14	0	#12
delay_dffc_Q_9_D_LUT4_O_18.c_frag	15	13	0	#13
delay_dffc_Q_9_D_LUT4_O_19.c_frag	16	13	0	#14
delay_dffc_Q_9_D_LUT4_O_20.c_frag	16	11	0	#15
delay_dffc_Q_9_D_LUT4_O_21.c_frag	17	12	0	#16
delay_dffc_Q_9_D_LUT4_O_1.c_frag	19	13	0	#17
delay_dffc_Q_9_D_LUT4_O_2.c_frag	17	11	0	#18
delay_dffc_Q_9_D_LUT4_O_3.c_frag	19	14	0	#19
delay_dffc_Q_9_D_LUT4_O_4.c_frag	20	15	0	#20
delay_dffc_Q_9_D_LUT4_O_5.c_frag	17	19	0	#21
delay_dffc_Q_9_D_LUT4_O.c_frag	15	11	0	#22
X_LUT3_I2.t_frag	16	22	0	#23
delay_dffc_Q_9_D_LUT3_O.t_frag	16	15	0	#24
delay_dffc_Q_9_D_LUT3_O_1.t_frag	17	14	0	#25
delay_dffc_Q_9_D_LUT3_O_2.t_frag	17	16	0	#26
Z_dffc_Q_D_LUT3_O.t_frag	16	23	0	#27
X_LUT3_I0.t_frag	14	23	0	#28
X_LUT3_I1.t_frag	14	22	0	#29
$iopadmap$pw_modulator.Z	16	32	0	#30
X		18	32	0	#31
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag	14	13	0	#32
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag	16	12	0	#33
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag	18	16	0	#34
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag	17	15	0	#35
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag	15	18	0	#36
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag	19	17	0	#37
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag	18	17	0	#38
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag	17	17	0	#39
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag	17	13	0	#40
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag	13	14	0	#41
X_LUT3_I2_O_LUT3_O.t_frag	15	22	0	#42
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag	14	17	0	#43
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag	14	18	0	#44
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag	18	14	0	#45
fsm_clk_dffe_Q_EN_LUT3_O.t_frag	15	15	0	#46
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag	16	18	0	#47
delay_dffc_Q_9_D_LUT4_O_7_I0_LUT3_O.t_frag	19	16	0	#48
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT2_O.t_frag	18	15	0	#49
delay_dffc_Q_9_D_LUT4_O_10_I0_LUT2_O.t_frag	17	18	0	#50
delay_dffc_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag	18	18	0	#51
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag	18	13	0	#52
fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag	16	14	0	#53
$iopadmap$pw_modulator.fsm_clk	22	32	0	#54
delay_dffc_Q_9_D_LUT4_O_1_I0_LUT3_O.t_frag	18	12	0	#55
delay_dffc_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag	18	19	0	#56
reset		20	33	0	#57
X_LUT3_I1_I2_LUT3_O.t_frag	14	21	0	#58
delay_dffc_Q_9_D_LUT4_O_13_I0_LUT3_O.t_frag	14	19	0	#59
Z_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag	15	21	0	#60
Z_dffc_Q_D_LUT3_O_I1_LUT3_O.t_frag	15	23	0	#61
delay_dffc_Q_9_D_LUT4_O_16_I0_LUT3_O.t_frag	13	15	0	#62
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O.t_frag	15	12	0	#63
delay_dffc_Q_9_D_LUT4_O_19_I0_LUT2_O_I1_LUT3_O.t_frag	16	10	0	#64
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT2_O.t_frag	17	10	0	#65
$auto$clkbufmap.cc:252:execute$2218.gmux	19	18	1	#66
$false		3	1	0	#67
$true		2	1	0	#68
