Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Jan 09 23:35:16 2024
| Host         : LAPTOP-AB75201K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RotaryEncoder_control_sets_placed.rpt
| Design       : RotaryEncoder
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              31 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              50 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | ok_10ms              | ok_10ms_i_2_n_0  |                2 |              2 |
|  clk_IBUF_BUFG | ccw_timer[0]_i_1_n_0 | ok_10ms_i_2_n_0  |                6 |             24 |
|  clk_IBUF_BUFG | cw_timer[0]_i_1_n_0  | ok_10ms_i_2_n_0  |                6 |             24 |
|  clk_IBUF_BUFG |                      | ok_10ms_i_2_n_0  |               12 |             31 |
+----------------+----------------------+------------------+------------------+----------------+


