set_property IOSTANDARD LVCMOS33 [get_ports {sample[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sample[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports bclk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports lrclk]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports sample_valid]
set_property IOSTANDARD LVCMOS33 [get_ports sd]
set_property PACKAGE_PIN E3 [get_ports clk]
set_property PACKAGE_PIN C2 [get_ports rst_n]
set_property PACKAGE_PIN U12 [get_ports sd]
set_property PACKAGE_PIN V12 [get_ports bclk]
set_property PACKAGE_PIN V10 [get_ports lrclk]
set_property PACKAGE_PIN H5 [get_ports sample_valid]
set_property PACKAGE_PIN G13 [get_ports {sample[15]}]
set_property PACKAGE_PIN B11 [get_ports {sample[14]}]
set_property PACKAGE_PIN A11 [get_ports {sample[13]}]
set_property PACKAGE_PIN D12 [get_ports {sample[12]}]
set_property PACKAGE_PIN D13 [get_ports {sample[11]}]
set_property PACKAGE_PIN B18 [get_ports {sample[10]}]
set_property PACKAGE_PIN A18 [get_ports {sample[9]}]
set_property PACKAGE_PIN K16 [get_ports {sample[8]}]
set_property PACKAGE_PIN E15 [get_ports {sample[7]}]
set_property PACKAGE_PIN E16 [get_ports {sample[6]}]
set_property PACKAGE_PIN D15 [get_ports {sample[5]}]
set_property PACKAGE_PIN C15 [get_ports {sample[4]}]
set_property PACKAGE_PIN J17 [get_ports {sample[3]}]
set_property PACKAGE_PIN J18 [get_ports {sample[2]}]
set_property PACKAGE_PIN K15 [get_ports {sample[1]}]
set_property PACKAGE_PIN J15 [get_ports {sample[0]}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
