// Seed: 1992568513
module module_0;
  wire id_1 = id_1;
  id_2 :
  assert property (@(posedge 1'b0) 1)
  else;
  assign id_2 = 1;
  wire id_3;
  wire id_4;
  supply0 id_5 = (1);
  wire id_6 = id_4;
  id_7(
      1'b0
  );
  wire id_8;
endmodule
module module_1 (
    input  logic id_0,
    output tri1  id_1
    , id_3
);
  always id_3 = #1 id_0;
  module_0 modCall_1 ();
  assign id_3 = id_3;
endmodule
module module_2 (
    input  uwire id_0,
    output wand  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wor   id_4
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
