# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" work.system_top_tb -do "run -all" 
# Start time: 16:33:42 on Apr 25,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_receiver_controller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_receiver_fsm(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart_transmitter_controller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_transmitter_fsm(fast)".
# Loading work.system_top_tb(fast)
# Loading work.system_top(fast)
# Loading work.reset_synchronizer(fast)
# Loading work.system_controller(fast)
# Loading work.uart_transmitter_controller(fast)
# Loading work.uart_receiver_controller(fast)
# Loading work.clock_gating_cell(fast)
# Loading work.alu(fast)
# Loading work.register_file(fast)
# Loading work.bus_synchronizer(fast)
# Loading work.register(fast)
# Loading work.data_synchronizer(fast)
# Loading work.uart(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_transmitter_fsm(fast)
# Loading work.serializer(fast)
# Loading work.parity_calculator(fast)
# Loading work.output_mux(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_receiver_fsm(fast)
# Loading work.deserializer(fast)
# Loading work.edge_counter(fast)
# Loading work.data_sampler(fast)
# Loading work.parity_bit_checker(fast)
# Loading work.start_bit_checker(fast)
# Loading work.stop_bit_checker(fast)
# Loading work.clock_divider(fast)
# run -all
# Register file write
# Register file read
# ALU with operands
# Register file read
# ALU with operands
# ALU without operands
# ALU with operands
# ALU without operands
# ALU without operands
# ALU without operands
# ALU without operands
# ALU without operands
# ALU with operands
# ALU with operands
# ALU without operands
# ALU without operands
# ALU without operands
# ALU without operands
# ALU without operands
# ALU without operands
# Register file write
# Register file read
# Register file write
# ALU without operands
# ALU without operands
# ** Note: $stop    : system_top_tb.v(142)
#    Time: 2889808500 ps  Iteration: 0  Instance: /system_top_tb
# Break in Module system_top_tb at system_top_tb.v line 142
