Classic Timing Analyzer report for fengming
Mon Oct 28 16:21:52 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk1kHz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.439 ns                         ; input       ; output~reg0 ; --         ; clk1kHz  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.393 ns                         ; output~reg0 ; output      ; clk1kHz    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.172 ns                        ; input       ; mask        ; --         ; clk1kHz  ; 0            ;
; Clock Setup: 'clk1kHz'       ; N/A   ; None          ; 124.25 MHz ( period = 8.048 ns ) ; count[3]    ; output~reg0 ; clk1kHz    ; clk1kHz  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk1kHz         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk1kHz'                                                                                                                                                                      ;
+-------+------------------------------------------------+----------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 124.25 MHz ( period = 8.048 ns )               ; count[3] ; output~reg0 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 7.339 ns                ;
; N/A   ; 128.58 MHz ( period = 7.777 ns )               ; count[2] ; output~reg0 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 7.068 ns                ;
; N/A   ; 129.30 MHz ( period = 7.734 ns )               ; count[1] ; output~reg0 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 7.025 ns                ;
; N/A   ; 129.85 MHz ( period = 7.701 ns )               ; count[2] ; count[3]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.992 ns                ;
; N/A   ; 130.58 MHz ( period = 7.658 ns )               ; count[1] ; count[3]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.949 ns                ;
; N/A   ; 130.77 MHz ( period = 7.647 ns )               ; count[3] ; count[4]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.938 ns                ;
; N/A   ; 135.30 MHz ( period = 7.391 ns )               ; count[3] ; mask        ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.682 ns                ;
; N/A   ; 135.57 MHz ( period = 7.376 ns )               ; count[2] ; count[4]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.667 ns                ;
; N/A   ; 136.37 MHz ( period = 7.333 ns )               ; count[1] ; count[4]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.624 ns                ;
; N/A   ; 137.49 MHz ( period = 7.273 ns )               ; count[3] ; count[3]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.564 ns                ;
; N/A   ; 140.45 MHz ( period = 7.120 ns )               ; count[2] ; mask        ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.411 ns                ;
; N/A   ; 141.30 MHz ( period = 7.077 ns )               ; count[1] ; mask        ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.368 ns                ;
; N/A   ; 144.05 MHz ( period = 6.942 ns )               ; count[1] ; count[2]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.233 ns                ;
; N/A   ; 148.83 MHz ( period = 6.719 ns )               ; count[0] ; output~reg0 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 6.010 ns                ;
; N/A   ; 149.97 MHz ( period = 6.668 ns )               ; count[4] ; output~reg0 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.959 ns                ;
; N/A   ; 150.53 MHz ( period = 6.643 ns )               ; count[0] ; count[3]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.934 ns                ;
; N/A   ; 158.28 MHz ( period = 6.318 ns )               ; count[0] ; count[4]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.609 ns                ;
; N/A   ; 159.57 MHz ( period = 6.267 ns )               ; count[4] ; count[4]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.558 ns                ;
; N/A   ; 160.54 MHz ( period = 6.229 ns )               ; count[2] ; count[2]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.520 ns                ;
; N/A   ; 164.31 MHz ( period = 6.086 ns )               ; count[1] ; count[1]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.377 ns                ;
; N/A   ; 164.96 MHz ( period = 6.062 ns )               ; count[0] ; mask        ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.353 ns                ;
; N/A   ; 166.36 MHz ( period = 6.011 ns )               ; count[4] ; mask        ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.302 ns                ;
; N/A   ; 168.72 MHz ( period = 5.927 ns )               ; count[0] ; count[2]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.218 ns                ;
; N/A   ; 173.31 MHz ( period = 5.770 ns )               ; count[0] ; count[1]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 5.061 ns                ;
; N/A   ; 293.26 MHz ( period = 3.410 ns )               ; count[0] ; count[0]    ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mask     ; output~reg0 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mask     ; mask        ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 0.923 ns                ;
+-------+------------------------------------------------+----------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 7.439 ns   ; input ; output~reg0 ; clk1kHz  ;
; N/A   ; None         ; 7.363 ns   ; input ; count[3]    ; clk1kHz  ;
; N/A   ; None         ; 7.164 ns   ; reset ; output~reg0 ; clk1kHz  ;
; N/A   ; None         ; 7.088 ns   ; reset ; count[3]    ; clk1kHz  ;
; N/A   ; None         ; 7.038 ns   ; input ; count[4]    ; clk1kHz  ;
; N/A   ; None         ; 6.782 ns   ; input ; mask        ; clk1kHz  ;
; N/A   ; None         ; 6.763 ns   ; reset ; count[4]    ; clk1kHz  ;
; N/A   ; None         ; 6.647 ns   ; input ; count[2]    ; clk1kHz  ;
; N/A   ; None         ; 6.507 ns   ; reset ; mask        ; clk1kHz  ;
; N/A   ; None         ; 6.490 ns   ; input ; count[1]    ; clk1kHz  ;
; N/A   ; None         ; 6.372 ns   ; reset ; count[2]    ; clk1kHz  ;
; N/A   ; None         ; 6.215 ns   ; reset ; count[1]    ; clk1kHz  ;
; N/A   ; None         ; 4.073 ns   ; input ; count[0]    ; clk1kHz  ;
; N/A   ; None         ; 3.798 ns   ; reset ; count[0]    ; clk1kHz  ;
+-------+--------------+------------+-------+-------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 8.393 ns   ; output~reg0 ; output ; clk1kHz    ;
+-------+--------------+------------+-------------+--------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -1.172 ns ; input ; mask        ; clk1kHz  ;
; N/A           ; None        ; -1.739 ns ; reset ; mask        ; clk1kHz  ;
; N/A           ; None        ; -1.951 ns ; input ; output~reg0 ; clk1kHz  ;
; N/A           ; None        ; -2.466 ns ; reset ; output~reg0 ; clk1kHz  ;
; N/A           ; None        ; -3.244 ns ; reset ; count[0]    ; clk1kHz  ;
; N/A           ; None        ; -3.519 ns ; input ; count[0]    ; clk1kHz  ;
; N/A           ; None        ; -4.257 ns ; reset ; count[4]    ; clk1kHz  ;
; N/A           ; None        ; -4.532 ns ; input ; count[4]    ; clk1kHz  ;
; N/A           ; None        ; -4.781 ns ; reset ; count[1]    ; clk1kHz  ;
; N/A           ; None        ; -4.989 ns ; reset ; count[2]    ; clk1kHz  ;
; N/A           ; None        ; -5.056 ns ; input ; count[1]    ; clk1kHz  ;
; N/A           ; None        ; -5.264 ns ; input ; count[2]    ; clk1kHz  ;
; N/A           ; None        ; -5.406 ns ; reset ; count[3]    ; clk1kHz  ;
; N/A           ; None        ; -5.681 ns ; input ; count[3]    ; clk1kHz  ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Oct 28 16:21:52 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fengming -c fengming
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk1kHz" is an undefined clock
Info: Clock "clk1kHz" has Internal fmax of 124.25 MHz between source register "count[3]" and destination register "output~reg0" (period= 8.048 ns)
    Info: + Longest register to register delay is 7.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y6_N2; Fanout = 3; REG Node = 'count[3]'
        Info: 2: + IC(2.606 ns) + CELL(0.747 ns) = 3.353 ns; Loc. = LC_X2_Y9_N3; Fanout = 1; COMB Node = 'Add0~17'
        Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 4.168 ns; Loc. = LC_X2_Y9_N4; Fanout = 2; COMB Node = 'Add0~18'
        Info: 4: + IC(0.704 ns) + CELL(0.914 ns) = 5.786 ns; Loc. = LC_X2_Y9_N5; Fanout = 2; COMB Node = 'process_0~1'
        Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 6.291 ns; Loc. = LC_X2_Y9_N6; Fanout = 1; COMB Node = 'process_0~2'
        Info: 6: + IC(0.768 ns) + CELL(0.280 ns) = 7.339 ns; Loc. = LC_X2_Y9_N9; Fanout = 1; REG Node = 'output~reg0'
        Info: Total cell delay = 2.956 ns ( 40.28 % )
        Info: Total interconnect delay = 4.383 ns ( 59.72 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk1kHz" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk1kHz'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N9; Fanout = 1; REG Node = 'output~reg0'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk1kHz" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk1kHz'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y6_N2; Fanout = 3; REG Node = 'count[3]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "output~reg0" (data pin = "input", clock pin = "clk1kHz") is 7.439 ns
    Info: + Longest pin to register delay is 10.925 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 3; PIN Node = 'input'
        Info: 2: + IC(2.948 ns) + CELL(0.740 ns) = 4.820 ns; Loc. = LC_X2_Y9_N8; Fanout = 13; COMB Node = 'count~10'
        Info: 3: + IC(0.772 ns) + CELL(0.978 ns) = 6.570 ns; Loc. = LC_X2_Y9_N0; Fanout = 2; COMB Node = 'Add0~21'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 6.693 ns; Loc. = LC_X2_Y9_N1; Fanout = 2; COMB Node = 'Add0~13'
        Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.816 ns; Loc. = LC_X2_Y9_N2; Fanout = 2; COMB Node = 'Add0~15'
        Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.939 ns; Loc. = LC_X2_Y9_N3; Fanout = 1; COMB Node = 'Add0~17'
        Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 7.754 ns; Loc. = LC_X2_Y9_N4; Fanout = 2; COMB Node = 'Add0~18'
        Info: 8: + IC(0.704 ns) + CELL(0.914 ns) = 9.372 ns; Loc. = LC_X2_Y9_N5; Fanout = 2; COMB Node = 'process_0~1'
        Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 9.877 ns; Loc. = LC_X2_Y9_N6; Fanout = 1; COMB Node = 'process_0~2'
        Info: 10: + IC(0.768 ns) + CELL(0.280 ns) = 10.925 ns; Loc. = LC_X2_Y9_N9; Fanout = 1; REG Node = 'output~reg0'
        Info: Total cell delay = 5.428 ns ( 49.68 % )
        Info: Total interconnect delay = 5.497 ns ( 50.32 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk1kHz" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk1kHz'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N9; Fanout = 1; REG Node = 'output~reg0'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk1kHz" to destination pin "output" through register "output~reg0" is 8.393 ns
    Info: + Longest clock path from clock "clk1kHz" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk1kHz'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N9; Fanout = 1; REG Node = 'output~reg0'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.198 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y9_N9; Fanout = 1; REG Node = 'output~reg0'
        Info: 2: + IC(1.876 ns) + CELL(2.322 ns) = 4.198 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'output'
        Info: Total cell delay = 2.322 ns ( 55.31 % )
        Info: Total interconnect delay = 1.876 ns ( 44.69 % )
Info: th for register "mask" (data pin = "input", clock pin = "clk1kHz") is -1.172 ns
    Info: + Longest clock path from clock "clk1kHz" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk1kHz'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y9_N6; Fanout = 2; REG Node = 'mask'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.212 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 3; PIN Node = 'input'
        Info: 2: + IC(2.897 ns) + CELL(1.183 ns) = 5.212 ns; Loc. = LC_X2_Y9_N6; Fanout = 2; REG Node = 'mask'
        Info: Total cell delay = 2.315 ns ( 44.42 % )
        Info: Total interconnect delay = 2.897 ns ( 55.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Mon Oct 28 16:21:52 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


