\doxysubsubsubsection{APB2 Peripheral Clock Enable Disable}
\hypertarget{group__RCC__APB2__Clock__Enable__Disable}{}\label{group__RCC__APB2__Clock__Enable__Disable}\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}


Enable or disable the APB2 peripheral clock.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga646c863666584ab4fca8fc93fe4112c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+ADC)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gad693d7300ed7134b60bb1a645e762358}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga856c7460aa481976644736c703c6702d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga932afe7cea6c567ad63e0f83308b9d3e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga9753b09f531d9d48d31abd4f74c26d26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM16)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga983ec0b6719bbf98e40818a8e6817c58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM17)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gabcdcfe2178943b36539cd5edf8402c19}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+ADC)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gaa9eacfb8ee244074ec63dae0b9f621c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_gae0050944298552e9f02f56ec8634f5a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga4f23f7c1565e07731f200059c8ed4db9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM16)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable_ga6c046db26bd6495179e6171dc6caeff3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM17)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the APB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_gabcdcfe2178943b36539cd5edf8402c19}\label{group__RCC__APB2__Clock__Enable__Disable_gabcdcfe2178943b36539cd5edf8402c19} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_ADC\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC\_CLK\_DISABLE}{\_\_HAL\_RCC\_ADC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+ADC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00978}{978}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_ga646c863666584ab4fca8fc93fe4112c5}\label{group__RCC__APB2__Clock__Enable__Disable_ga646c863666584ab4fca8fc93fe4112c5} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_ADC\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+ADC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00971}{971}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}\label{group__RCC__APB2__Clock__Enable__Disable_gaf2ccb5c6b63a60deb6463cbc629c10fe} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00980}{980}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_ga856c7460aa481976644736c703c6702d}\label{group__RCC__APB2__Clock__Enable__Disable_ga856c7460aa481976644736c703c6702d} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00973}{973}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_ga4f23f7c1565e07731f200059c8ed4db9}\label{group__RCC__APB2__Clock__Enable__Disable_ga4f23f7c1565e07731f200059c8ed4db9} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM16\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM16)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00982}{982}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_ga9753b09f531d9d48d31abd4f74c26d26}\label{group__RCC__APB2__Clock__Enable__Disable_ga9753b09f531d9d48d31abd4f74c26d26} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM16)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00975}{975}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_ga6c046db26bd6495179e6171dc6caeff3}\label{group__RCC__APB2__Clock__Enable__Disable_ga6c046db26bd6495179e6171dc6caeff3} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM17\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM17)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00983}{983}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_ga983ec0b6719bbf98e40818a8e6817c58}\label{group__RCC__APB2__Clock__Enable__Disable_ga983ec0b6719bbf98e40818a8e6817c58} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM17)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00976}{976}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_gaa9eacfb8ee244074ec63dae0b9f621c2}\label{group__RCC__APB2__Clock__Enable__Disable_gaa9eacfb8ee244074ec63dae0b9f621c2} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00979}{979}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_gad693d7300ed7134b60bb1a645e762358}\label{group__RCC__APB2__Clock__Enable__Disable_gad693d7300ed7134b60bb1a645e762358} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00972}{972}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_gae0050944298552e9f02f56ec8634f5a6}\label{group__RCC__APB2__Clock__Enable__Disable_gae0050944298552e9f02f56ec8634f5a6} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00981}{981}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable_ga932afe7cea6c567ad63e0f83308b9d3e}\label{group__RCC__APB2__Clock__Enable__Disable_ga932afe7cea6c567ad63e0f83308b9d3e} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00974}{974}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

