Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Wed Feb 08 15:02:38 2017
| Host             : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file z_top_power_routed.rpt -pb z_top_power_summary_routed.pb -rpx z_top_power_routed.rpx
| Design           : z_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.942 |
| Dynamic (W)              | 1.800 |
| Device Static (W)        | 0.141 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 62.6  |
| Junction Temperature (C) | 47.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.060 |       13 |       --- |             --- |
| Slice Logic              |     0.024 |    38876 |       --- |             --- |
|   LUT as Logic           |     0.020 |    12847 |     17600 |           72.99 |
|   CARRY4                 |     0.002 |      694 |      4400 |           15.77 |
|   Register               |     0.002 |    19275 |     35200 |           54.76 |
|   LUT as Shift Register  |    <0.001 |      963 |      6000 |           16.05 |
|   LUT as Distributed RAM |    <0.001 |      280 |      6000 |            4.67 |
|   Others                 |    <0.001 |     1679 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       58 |     17600 |            0.33 |
| Signals                  |     0.037 |    28793 |       --- |             --- |
| Block RAM                |     0.025 |     25.5 |        60 |           42.50 |
| MMCM                     |     0.087 |        1 |         2 |           50.00 |
| I/O                      |     0.029 |       25 |       100 |           25.00 |
| PS7                      |     1.538 |        1 |       --- |             --- |
| Static Power             |     0.141 |          |           |                 |
| Total                    |     1.942 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.154 |       0.145 |      0.009 |
| Vccaux    |       1.800 |     0.064 |       0.052 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.010 |       0.009 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.763 |       0.730 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                                                                    | Constraint (ns) |
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+
| RGMII_RX_CLK                                                        | RGMII_RX_CLK                                                                                              |             8.0 |
| clk_fpga_0                                                          | z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                               |             8.0 |
| clk_fpga_1                                                          | z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                               |             5.0 |
| clk_fpga_2                                                          | z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]                               |            10.0 |
| clkfbout                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkfbout |             8.0 |
| clkout0                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout0  |             8.0 |
| clkout1                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/clkout1  |             8.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                  |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                |            60.0 |
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                              | Power (W) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| z_top                                                                                                                                                                                                             |     1.800 |
|   dbg_hub                                                                                                                                                                                                         |     0.002 |
|     inst                                                                                                                                                                                                          |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                                                                                                                                                        |     0.002 |
|         U_ICON_INTERFACE                                                                                                                                                                                          |     0.001 |
|           U_CMD1                                                                                                                                                                                                  |    <0.001 |
|           U_CMD2                                                                                                                                                                                                  |    <0.001 |
|           U_CMD3                                                                                                                                                                                                  |    <0.001 |
|           U_CMD4                                                                                                                                                                                                  |    <0.001 |
|           U_CMD5                                                                                                                                                                                                  |    <0.001 |
|           U_CMD6_RD                                                                                                                                                                                               |    <0.001 |
|             U_RD_FIFO                                                                                                                                                                                             |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst                                                                                                                                                               |    <0.001 |
|                 inst_fifo_gen                                                                                                                                                                                     |    <0.001 |
|                   gconvfifo.rf                                                                                                                                                                                    |    <0.001 |
|                     grf.rf                                                                                                                                                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                                                                                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                                                                                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                                                                                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                                                                    |    <0.001 |
|                         gr1.rfwft                                                                                                                                                                                 |    <0.001 |
|                         gras.rsts                                                                                                                                                                                 |    <0.001 |
|                         rpntr                                                                                                                                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                                                                    |    <0.001 |
|                         gwas.wsts                                                                                                                                                                                 |    <0.001 |
|                         wpntr                                                                                                                                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                                                                       |    <0.001 |
|                         gdm.dm                                                                                                                                                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                                                                                                        |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                                                                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                                                                                       |    <0.001 |
|                       rstblk                                                                                                                                                                                      |    <0.001 |
|           U_CMD6_WR                                                                                                                                                                                               |    <0.001 |
|             U_WR_FIFO                                                                                                                                                                                             |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst                                                                                                                                                               |    <0.001 |
|                 inst_fifo_gen                                                                                                                                                                                     |    <0.001 |
|                   gconvfifo.rf                                                                                                                                                                                    |    <0.001 |
|                     grf.rf                                                                                                                                                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                                                                                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                                                                                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                                                                                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                                                                    |    <0.001 |
|                         gras.rsts                                                                                                                                                                                 |    <0.001 |
|                         rpntr                                                                                                                                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                                                                    |    <0.001 |
|                         gwas.wsts                                                                                                                                                                                 |    <0.001 |
|                         wpntr                                                                                                                                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                                                                       |    <0.001 |
|                         gdm.dm                                                                                                                                                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                                                                                                        |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                                                                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                                                                                       |    <0.001 |
|                       rstblk                                                                                                                                                                                      |    <0.001 |
|           U_CMD7_CTL                                                                                                                                                                                              |    <0.001 |
|           U_CMD7_STAT                                                                                                                                                                                             |    <0.001 |
|           U_STATIC_STATUS                                                                                                                                                                                         |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                                                                                                                 |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                                                                                                            |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                                                                                                                     |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                                                                                                                         |    <0.001 |
|           U_RD_REQ_FLAG                                                                                                                                                                                           |    <0.001 |
|           U_TIMER                                                                                                                                                                                                 |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                                                                                                             |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                                                                                                                                        |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                                                                                                                            |    <0.001 |
|         U_CMD                                                                                                                                                                                                     |    <0.001 |
|         U_STAT                                                                                                                                                                                                    |    <0.001 |
|         U_SYNC                                                                                                                                                                                                    |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                                                                                                                                                      |    <0.001 |
|   z_eth_wrapper_inst                                                                                                                                                                                              |     1.793 |
|     mdio_ethernet_mdio_iobuf                                                                                                                                                                                      |    <0.001 |
|     z_eth_i                                                                                                                                                                                                       |     1.793 |
|       Counterv5_0                                                                                                                                                                                                 |    <0.001 |
|         U0                                                                                                                                                                                                        |    <0.001 |
|       SPI_Mux_0                                                                                                                                                                                                   |    <0.001 |
|         U0                                                                                                                                                                                                        |    <0.001 |
|       axi_dma_0                                                                                                                                                                                                   |     0.009 |
|         U0                                                                                                                                                                                                        |     0.009 |
|           GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5   |    <0.001 |
|           GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_12_12 |    <0.001 |
|           GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_11  |    <0.001 |
|           GEN_SG_ENGINE.I_SG_ENGINE                                                                                                                                                                               |     0.002 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                                                                                                                      |    <0.001 |
|               I_UPDT_CMDSTS_IF                                                                                                                                                                                    |    <0.001 |
|               I_UPDT_SG                                                                                                                                                                                           |    <0.001 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                                                                                                                     |    <0.001 |
|               GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                                                                                                                         |    <0.001 |
|             GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                                                                                                                   |    <0.001 |
|             I_SG_AXI_DATAMOVER                                                                                                                                                                                    |    <0.001 |
|               GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                                                                                                                 |    <0.001 |
|                 I_ADDR_CNTL                                                                                                                                                                                       |    <0.001 |
|                 I_CMD_STATUS                                                                                                                                                                                      |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                              |    <0.001 |
|                   I_CMD_FIFO                                                                                                                                                                                      |    <0.001 |
|                 I_MSTR_SCC                                                                                                                                                                                        |    <0.001 |
|                 I_RD_DATA_CNTL                                                                                                                                                                                    |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                                                                                                                                                 |    <0.001 |
|                 I_RESET                                                                                                                                                                                           |    <0.001 |
|               GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                                                                                                                 |    <0.001 |
|                 I_ADDR_CNTL                                                                                                                                                                                       |    <0.001 |
|                 I_CMD_STATUS                                                                                                                                                                                      |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                              |    <0.001 |
|                   I_CMD_FIFO                                                                                                                                                                                      |    <0.001 |
|                 I_MSTR_SCC                                                                                                                                                                                        |    <0.001 |
|                 I_WR_DATA_CNTL                                                                                                                                                                                    |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                                                                                                                                 |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                                                                                                                                             |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|             I_SG_FETCH_MNGR                                                                                                                                                                                       |    <0.001 |
|               I_FTCH_CMDSTS_IF                                                                                                                                                                                    |    <0.001 |
|               I_FTCH_PNTR_MNGR                                                                                                                                                                                    |    <0.001 |
|               I_FTCH_SG                                                                                                                                                                                           |    <0.001 |
|             I_SG_FETCH_QUEUE                                                                                                                                                                                      |    <0.001 |
|               GEN_QUEUE.FTCH_QUEUE_I                                                                                                                                                                              |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                                                                                                          |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                                                                                                             |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                                                                                                                |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                                                                                                    |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                                                                                                  |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                                                                                                                        |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                                                                                                                                                    |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                         |     0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                                                                                                                |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                                                                                                                                       |     0.005 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                     |     0.005 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                               |    <0.001 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                                                                                                 |     0.002 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                                                                                             |    <0.001 |
|                 I_DATA_FIFO                                                                                                                                                                                       |     0.002 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                     |     0.002 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                             |     0.002 |
|                       inst_fifo_gen                                                                                                                                                                               |     0.002 |
|                         gconvfifo.rf                                                                                                                                                                              |     0.002 |
|                           grf.rf                                                                                                                                                                                  |     0.002 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                                   |    <0.001 |
|                               grss.rsts                                                                                                                                                                           |    <0.001 |
|                                 c1                                                                                                                                                                                |     0.000 |
|                                 c2                                                                                                                                                                                |    <0.001 |
|                               rpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                              |    <0.001 |
|                               gwss.wsts                                                                                                                                                                           |    <0.001 |
|                                 c0                                                                                                                                                                                |    <0.001 |
|                                 c1                                                                                                                                                                                |     0.000 |
|                               wpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                 |     0.002 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                            |     0.002 |
|                                 inst_blk_mem_gen                                                                                                                                                                  |     0.002 |
|                                   gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                            |     0.002 |
|                                     valid.cstr                                                                                                                                                                    |     0.002 |
|                                       ramloop[0].ram.r                                                                                                                                                            |    <0.001 |
|                                         prim_noinit.ram                                                                                                                                                           |    <0.001 |
|                                       ramloop[1].ram.r                                                                                                                                                            |    <0.001 |
|                                         prim_noinit.ram                                                                                                                                                           |    <0.001 |
|                                       ramloop[2].ram.r                                                                                                                                                            |     0.002 |
|                                         prim_noinit.ram                                                                                                                                                           |     0.002 |
|                 I_XD_FIFO                                                                                                                                                                                         |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                 |    <0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                               |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                              |    <0.001 |
|                           grf.rf                                                                                                                                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                              |    <0.001 |
|                               grhf.rhf                                                                                                                                                                            |    <0.001 |
|                               grss.gdc.dc                                                                                                                                                                         |    <0.001 |
|                                 gsym_dc.dc                                                                                                                                                                        |    <0.001 |
|                               grss.rsts                                                                                                                                                                           |    <0.001 |
|                               rpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                              |    <0.001 |
|                               gwss.wsts                                                                                                                                                                           |    <0.001 |
|                               wpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                                                                                                                                       |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                                                                                               |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                              |     0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                                |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                                                                                                                                |    <0.001 |
|                   I_TSTRB_FIFO                                                                                                                                                                                    |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|                   SLICE_INSERTION                                                                                                                                                                                 |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                                                                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                         |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                        |    <0.001 |
|               I_RESET                                                                                                                                                                                             |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                                                                                                                                |    <0.001 |
|               I_WR_DATA_CNTL                                                                                                                                                                                      |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                                                                                                   |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|           I_RST_MODULE                                                                                                                                                                                            |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                            |    <0.001 |
|             REG_HRD_RST                                                                                                                                                                                           |    <0.001 |
|             REG_HRD_RST_OUT                                                                                                                                                                                       |    <0.001 |
|       axi_ethernet_0                                                                                                                                                                                              |     0.173 |
|         U0                                                                                                                                                                                                        |     0.173 |
|           eth_buf                                                                                                                                                                                                 |     0.044 |
|             U0                                                                                                                                                                                                    |     0.044 |
|               AXITX_2_TXCLIENT_FSM_GO                                                                                                                                                                             |    <0.001 |
|                 ClkB_reset_inst                                                                                                                                                                                   |    <0.001 |
|               CLK2AXICLK_ISR_7                                                                                                                                                                                    |    <0.001 |
|               COMBINE_RESETS                                                                                                                                                                                      |    <0.001 |
|                 AXI_RESET_TO_GTX                                                                                                                                                                                  |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 AXI_RESET_TO_RXCLIENT                                                                                                                                                                             |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 AXI_RESET_TO_RXD_AXSTREAM                                                                                                                                                                         |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 AXI_RESET_TO_RXS_AXSTREAM                                                                                                                                                                         |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 AXI_RESET_TO_TXCLIENT                                                                                                                                                                             |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 AXI_RESET_TO_TXC_AXSTREAM                                                                                                                                                                         |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 AXI_RESET_TO_TXD_AXSTREAM                                                                                                                                                                         |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 RXD_AXSTREAM_TO_RXS_AXSTREAM                                                                                                                                                                      |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 TXC_AXSTREAM_TO_RXD_AXSTREAM                                                                                                                                                                      |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 TXC_AXSTREAM_TO_RXS_AXSTREAM                                                                                                                                                                      |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 TXD_AXSTREAM_TO_RXD_AXSTREAM                                                                                                                                                                      |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 TXD_AXSTREAM_TO_RXS_AXSTREAM                                                                                                                                                                      |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|                 TXD_AXSTREAM_TO_TXC_AXSTREAM                                                                                                                                                                      |    <0.001 |
|                   ClkA_reset_inst                                                                                                                                                                                 |    <0.001 |
|                   ClkB_reset_inst                                                                                                                                                                                 |    <0.001 |
|               I_ADDR_SHIM                                                                                                                                                                                         |    <0.001 |
|               I_AXI_LITE_IPIF                                                                                                                                                                                     |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                                                                                                |    <0.001 |
|                   I_DECODER                                                                                                                                                                                       |    <0.001 |
|               I_REGISTERS                                                                                                                                                                                         |    <0.001 |
|                 CR_I                                                                                                                                                                                              |    <0.001 |
|                 IE_I                                                                                                                                                                                              |    <0.001 |
|                 IFGP_I                                                                                                                                                                                            |    <0.001 |
|                 IP_I                                                                                                                                                                                              |    <0.001 |
|                 IS_I                                                                                                                                                                                              |    <0.001 |
|                 RTAG_I                                                                                                                                                                                            |    <0.001 |
|                 TPID0_I                                                                                                                                                                                           |    <0.001 |
|                 TPID1_I                                                                                                                                                                                           |    <0.001 |
|                 TP_I                                                                                                                                                                                              |    <0.001 |
|                 TTAG_I                                                                                                                                                                                            |    <0.001 |
|                 UAWL_I                                                                                                                                                                                            |    <0.001 |
|                 UAWU_I                                                                                                                                                                                            |    <0.001 |
|               RAF_REG_CROSS_I                                                                                                                                                                                     |    <0.001 |
|               RCV_INTFCE_I                                                                                                                                                                                        |     0.031 |
|                 NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I                                                                                                                                                                   |     0.019 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[10].SYNC_RXD_LAST_READ_GRAY                                                                                                                                     |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY                                                                                                                                     |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY                                                                                                                                     |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[10].SYNC_RXS_LAST_READ_GRAY                                                                                                                                     |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY                                                                                                                                     |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                   SYNC_RXS_LAST_READ_GRAY_PROCESS[9].SYNC_RXS_LAST_READ_GRAY                                                                                                                                      |    <0.001 |
|                 RX_AXISTREAM_IF_I                                                                                                                                                                                 |     0.002 |
|                   ELASTIC_FIFO                                                                                                                                                                                    |    <0.001 |
|                     I_BASIC_SFIFO                                                                                                                                                                                 |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                               |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                              |    <0.001 |
|                           grf.rf                                                                                                                                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                              |    <0.001 |
|                               gr1.gdcf.dc                                                                                                                                                                         |    <0.001 |
|                                 dc                                                                                                                                                                                |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                           |    <0.001 |
|                               grss.rsts                                                                                                                                                                           |    <0.001 |
|                               rpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                              |    <0.001 |
|                               gwss.wsts                                                                                                                                                                           |    <0.001 |
|                               wpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                 |    <0.001 |
|                               gdm.dm                                                                                                                                                                              |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                                                                                                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                                                                                                                                |    <0.001 |
|                                 RAM_reg_0_31_18_23                                                                                                                                                                |    <0.001 |
|                                 RAM_reg_0_31_24_29                                                                                                                                                                |    <0.001 |
|                                 RAM_reg_0_31_30_35                                                                                                                                                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                                                                                                                                 |    <0.001 |
|                 RX_DP_MEM_IF_I                                                                                                                                                                                    |     0.010 |
|                   I_RXD_MEM                                                                                                                                                                                       |    <0.001 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                                                                                                                 |    <0.001 |
|                       inst_blk_mem_gen                                                                                                                                                                            |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                      |    <0.001 |
|                           valid.cstr                                                                                                                                                                              |    <0.001 |
|                             ramloop[0].ram.r                                                                                                                                                                      |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|                             ramloop[1].ram.r                                                                                                                                                                      |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|                             ramloop[2].ram.r                                                                                                                                                                      |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|                             ramloop[3].ram.r                                                                                                                                                                      |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|                   I_RXS_MEM                                                                                                                                                                                       |     0.009 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                                                                                                                 |     0.009 |
|                       inst_blk_mem_gen                                                                                                                                                                            |     0.009 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                      |     0.009 |
|                           valid.cstr                                                                                                                                                                              |     0.009 |
|                             ramloop[0].ram.r                                                                                                                                                                      |     0.005 |
|                               prim_noinit.ram                                                                                                                                                                     |     0.005 |
|                             ramloop[1].ram.r                                                                                                                                                                      |     0.005 |
|                               prim_noinit.ram                                                                                                                                                                     |     0.005 |
|               RXCLCLK2AXICLK_INTRPT0                                                                                                                                                                              |    <0.001 |
|                 data_sync                                                                                                                                                                                         |    <0.001 |
|               RXCLCLK2AXICLK_INTRPT1                                                                                                                                                                              |    <0.001 |
|                 data_sync                                                                                                                                                                                         |    <0.001 |
|               RXCLCLK2AXICLK_INTRPT2                                                                                                                                                                              |    <0.001 |
|                 data_sync                                                                                                                                                                                         |    <0.001 |
|               RXCLCLK2AXICLK_ISR_6                                                                                                                                                                                |    <0.001 |
|               TXCLCLK2AXICLK_ISR_1                                                                                                                                                                                |    <0.001 |
|                 data_sync                                                                                                                                                                                         |    <0.001 |
|               TXCLCLK2AXICLK_ISR_5                                                                                                                                                                                |    <0.001 |
|                 data_sync                                                                                                                                                                                         |    <0.001 |
|               TXCLCLK2AXICLK_ISR_8                                                                                                                                                                                |    <0.001 |
|               TX_IFGP_CROSS_I                                                                                                                                                                                     |    <0.001 |
|               TX_INTFCE_I                                                                                                                                                                                         |     0.010 |
|                 TX_AXISTREAM_INTERFACE                                                                                                                                                                            |     0.002 |
|                   GEN_CSUM.TX_CSUM_INTERFACE                                                                                                                                                                      |     0.002 |
|                     GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE                                                                                                                                                          |     0.002 |
|                       GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC                                                                                                                                                       |    <0.001 |
|                       GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC                                                                                                                                                        |    <0.001 |
|                       GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM                                                                                                                                                         |    <0.001 |
|                 TX_EMAC_INTERFACE                                                                                                                                                                                 |     0.003 |
|                 TX_MEM_INTERFACE                                                                                                                                                                                  |     0.004 |
|                   TXC_MEM                                                                                                                                                                                         |     0.003 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                                                                                                                 |     0.003 |
|                       inst_blk_mem_gen                                                                                                                                                                            |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                      |     0.003 |
|                           valid.cstr                                                                                                                                                                              |     0.003 |
|                             ramloop[0].ram.r                                                                                                                                                                      |     0.003 |
|                               prim_init.ram                                                                                                                                                                       |     0.003 |
|                   TXD_MEM                                                                                                                                                                                         |     0.001 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                                                                                                                 |     0.001 |
|                       inst_blk_mem_gen                                                                                                                                                                            |     0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                      |     0.001 |
|                           valid.cstr                                                                                                                                                                              |     0.001 |
|                             has_mux_a.A                                                                                                                                                                           |    <0.001 |
|                             ramloop[0].ram.r                                                                                                                                                                      |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|                             ramloop[1].ram.r                                                                                                                                                                      |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|                             ramloop[2].ram.r                                                                                                                                                                      |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|                             ramloop[3].ram.r                                                                                                                                                                      |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|               TX_PAUSE_FRAME_CROSS_I                                                                                                                                                                              |    <0.001 |
|                 data_sync                                                                                                                                                                                         |    <0.001 |
|               gen_sample_rx_mac_config                                                                                                                                                                            |    <0.001 |
|                 data_sync                                                                                                                                                                                         |    <0.001 |
|               gen_sample_tx_mac_config                                                                                                                                                                            |    <0.001 |
|                 data_sync                                                                                                                                                                                         |    <0.001 |
|           eth_mac                                                                                                                                                                                                 |     0.128 |
|             U0                                                                                                                                                                                                    |     0.128 |
|               tri_mode_ethernet_mac_i                                                                                                                                                                             |     0.040 |
|                 axi4_lite_ipif                                                                                                                                                                                    |    <0.001 |
|                   axi_lite_top                                                                                                                                                                                    |    <0.001 |
|                     I_SLAVE_ATTACHMENT                                                                                                                                                                            |    <0.001 |
|                       I_DECODER                                                                                                                                                                                   |    <0.001 |
|                 bd_8314_eth_mac_0_core                                                                                                                                                                            |     0.015 |
|                   addr_filter_top                                                                                                                                                                                 |     0.002 |
|                     address_filter_inst                                                                                                                                                                           |     0.002 |
|                       addr_regs.unicast_address_compare                                                                                                                                                           |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                       address_filters[0].configurable_addresses                                                                                                                                                   |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                       address_filters[0].sync_enable                                                                                                                                                              |    <0.001 |
|                       address_filters[1].configurable_addresses                                                                                                                                                   |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                       address_filters[1].sync_enable                                                                                                                                                              |    <0.001 |
|                       address_filters[2].configurable_addresses                                                                                                                                                   |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                       address_filters[2].sync_enable                                                                                                                                                              |    <0.001 |
|                       address_filters[3].configurable_addresses                                                                                                                                                   |    <0.001 |
|                         byte_wide_ram[0].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[0].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[1].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[1].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[2].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[2].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[3].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[3].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[4].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[4].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[5].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[5].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[6].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[6].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                         byte_wide_ram[7].header_compare_dist_ram                                                                                                                                                  |    <0.001 |
|                         byte_wide_ram[7].header_field_dist_ram                                                                                                                                                    |    <0.001 |
|                       address_filters[3].sync_enable                                                                                                                                                              |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                                                                                                                                      |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                                                                                                                                      |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                                                                                                                                      |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                                                                                                                                      |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                                                                                                                                      |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                                                                                                                                      |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                                                                                                                                      |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                                                                                                                                      |    <0.001 |
|                       resync_promiscuous_mode                                                                                                                                                                     |    <0.001 |
|                       sync_update                                                                                                                                                                                 |    <0.001 |
|                   flow                                                                                                                                                                                            |     0.002 |
|                     pfc_tx                                                                                                                                                                                        |    <0.001 |
|                     rx                                                                                                                                                                                            |    <0.001 |
|                     rx_pause                                                                                                                                                                                      |    <0.001 |
|                     sync_rx_enable                                                                                                                                                                                |    <0.001 |
|                     sync_tx_enable                                                                                                                                                                                |    <0.001 |
|                     tx                                                                                                                                                                                            |     0.001 |
|                     tx_pause                                                                                                                                                                                      |    <0.001 |
|                       sync_good_rx                                                                                                                                                                                |    <0.001 |
|                   gmii_mii_rx_gen                                                                                                                                                                                 |    <0.001 |
|                   gmii_mii_tx_gen                                                                                                                                                                                 |    <0.001 |
|                   intc_control.intc                                                                                                                                                                               |    <0.001 |
|                     gen_sync[0].sync_request                                                                                                                                                                      |    <0.001 |
|                   ipic_mux_inst                                                                                                                                                                                   |    <0.001 |
|                   man_block.managen                                                                                                                                                                               |     0.001 |
|                     conf                                                                                                                                                                                          |    <0.001 |
|                     mdio_enabled.phy                                                                                                                                                                              |    <0.001 |
|                   man_reset.sync_bus2ip_reset_bus2ip_clk                                                                                                                                                          |    <0.001 |
|                   man_reset.sync_glbl_rstn_bus2ip_clk                                                                                                                                                             |    <0.001 |
|                   no_avb_tx_axi_intf.tx_axi_shim                                                                                                                                                                  |     0.003 |
|                   rx_axi_shim                                                                                                                                                                                     |    <0.001 |
|                   rxgen                                                                                                                                                                                           |     0.002 |
|                     FCS_CHECK                                                                                                                                                                                     |    <0.001 |
|                     FRAME_CHECKER                                                                                                                                                                                 |    <0.001 |
|                     FRAME_DECODER                                                                                                                                                                                 |    <0.001 |
|                     RX_SM                                                                                                                                                                                         |    <0.001 |
|                   sync_axi_rx_rstn_rx_clk                                                                                                                                                                         |    <0.001 |
|                   sync_glbl_rstn_rx_clk                                                                                                                                                                           |    <0.001 |
|                   sync_glbl_rstn_tx_clk                                                                                                                                                                           |    <0.001 |
|                   sync_int_rx_rst_mgmt_rx_clk                                                                                                                                                                     |    <0.001 |
|                   sync_int_tx_rst_mgmt_tx_clk                                                                                                                                                                     |    <0.001 |
|                   sync_tx_axi_rstn_tx_clk                                                                                                                                                                         |    <0.001 |
|                   txgen                                                                                                                                                                                           |     0.003 |
|                     TX_SM1                                                                                                                                                                                        |     0.003 |
|                       CRCGEN                                                                                                                                                                                      |    <0.001 |
|                 enable_gen                                                                                                                                                                                        |    <0.001 |
|                   reset90gen                                                                                                                                                                                      |    <0.001 |
|                   txspeedis100gen                                                                                                                                                                                 |    <0.001 |
|                   txspeedis10100gen                                                                                                                                                                               |    <0.001 |
|                 rgmii_interface                                                                                                                                                                                   |     0.024 |
|                 rxspeedis10100gen                                                                                                                                                                                 |    <0.001 |
|                 tx_reset90_sync                                                                                                                                                                                   |    <0.001 |
|               tri_mode_ethernet_mac_support_clocking_i                                                                                                                                                            |     0.087 |
|               tri_mode_ethernet_mac_support_resets_i                                                                                                                                                              |    <0.001 |
|                 gtx_mmcm_reset_gen                                                                                                                                                                                |    <0.001 |
|                 idelayctrl_reset_gen                                                                                                                                                                              |    <0.001 |
|                 lock_sync                                                                                                                                                                                         |    <0.001 |
|       axi_ethernet_0_dma                                                                                                                                                                                          |     0.021 |
|         U0                                                                                                                                                                                                        |     0.021 |
|           GEN_SG_ENGINE.I_SG_ENGINE                                                                                                                                                                               |     0.005 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                                                                                                                      |    <0.001 |
|               I_UPDT_CMDSTS_IF                                                                                                                                                                                    |    <0.001 |
|               I_UPDT_SG                                                                                                                                                                                           |    <0.001 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                                                                                                                     |    <0.001 |
|               GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                                                                                                                         |    <0.001 |
|                 GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO                                                                                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                  |    <0.001 |
|             GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                                                                                                                   |    <0.001 |
|             I_SG_AXI_DATAMOVER                                                                                                                                                                                    |    <0.001 |
|               GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                                                                                                                 |    <0.001 |
|                 I_ADDR_CNTL                                                                                                                                                                                       |    <0.001 |
|                 I_CMD_STATUS                                                                                                                                                                                      |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                              |    <0.001 |
|                   I_CMD_FIFO                                                                                                                                                                                      |    <0.001 |
|                 I_MSTR_SCC                                                                                                                                                                                        |    <0.001 |
|                 I_RD_DATA_CNTL                                                                                                                                                                                    |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                                                                                                                                                 |    <0.001 |
|                 I_RESET                                                                                                                                                                                           |    <0.001 |
|               GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                                                                                                                 |    <0.001 |
|                 I_ADDR_CNTL                                                                                                                                                                                       |    <0.001 |
|                 I_CMD_STATUS                                                                                                                                                                                      |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                              |    <0.001 |
|                   I_CMD_FIFO                                                                                                                                                                                      |    <0.001 |
|                 I_MSTR_SCC                                                                                                                                                                                        |    <0.001 |
|                 I_WR_DATA_CNTL                                                                                                                                                                                    |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                                                                                                                                 |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                                                                                                                                             |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|             I_SG_FETCH_MNGR                                                                                                                                                                                       |    <0.001 |
|               I_FTCH_CMDSTS_IF                                                                                                                                                                                    |    <0.001 |
|               I_FTCH_PNTR_MNGR                                                                                                                                                                                    |    <0.001 |
|               I_FTCH_SG                                                                                                                                                                                           |    <0.001 |
|             I_SG_FETCH_QUEUE                                                                                                                                                                                      |     0.002 |
|               GEN_QUEUE.FTCH_QUEUE_I                                                                                                                                                                              |     0.001 |
|                 GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM                                                                                                                                                       |    <0.001 |
|                   GEN_SYNC_FIFO.I_CNTRL_FIFO                                                                                                                                                                      |    <0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                               |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                              |    <0.001 |
|                           grf.rf                                                                                                                                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                                   |    <0.001 |
|                               grss.rsts                                                                                                                                                                           |    <0.001 |
|                               rpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                              |    <0.001 |
|                               gwss.wsts                                                                                                                                                                           |    <0.001 |
|                               wpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                                                                                                                                       |    <0.001 |
|                                 RAM_reg_0_63_0_2                                                                                                                                                                  |    <0.001 |
|                                 RAM_reg_0_63_27_29                                                                                                                                                                |    <0.001 |
|                                 RAM_reg_0_63_30_32                                                                                                                                                                |    <0.001 |
|                                 RAM_reg_64_127_0_2                                                                                                                                                                |    <0.001 |
|                                 RAM_reg_64_127_27_29                                                                                                                                                              |    <0.001 |
|                                 RAM_reg_64_127_30_32                                                                                                                                                              |    <0.001 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                                                                                                                          |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                                                                                                             |    <0.001 |
|               GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                                                                                                                               |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                                                                                                                  |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                         |    <0.001 |
|                   DYNSHREG_F_I                                                                                                                                                                                    |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                                                                                                                |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                                                                                                                    |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                                                                                                                  |    <0.001 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                                                                                                                        |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                                                                                                          |     0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                                                                                                             |    <0.001 |
|               GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO                                                                                                                  |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                                                                                                                  |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                         |    <0.001 |
|                   DYNSHREG_F_I                                                                                                                                                                                    |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                                                                                                                |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM                                                                                                                                                 |    <0.001 |
|               GEN_SYNC_FIFO.I_UPDT_STS_FIFO                                                                                                                                                                       |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                                                                                                                  |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                         |    <0.001 |
|                   DYNSHREG_F_I                                                                                                                                                                                    |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                                                                                                    |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                                                                                                  |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                                                                                                                        |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                                                                                                                                                    |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                         |     0.001 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                                                                                                                |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                                                                                                                |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                                                                                                                                       |     0.012 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                     |     0.008 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                                                                                    |    <0.001 |
|               GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                                                                                                                 |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                         |     0.006 |
|                 INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|                 I_DATA_FIFO                                                                                                                                                                                       |     0.006 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                     |     0.006 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                             |     0.006 |
|                       inst_fifo_gen                                                                                                                                                                               |     0.006 |
|                         gconvfifo.rf                                                                                                                                                                              |     0.006 |
|                           grf.rf                                                                                                                                                                                  |     0.006 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                                   |    <0.001 |
|                               grss.gdc.dc                                                                                                                                                                         |    <0.001 |
|                                 gsym_dc.dc                                                                                                                                                                        |    <0.001 |
|                               grss.rsts                                                                                                                                                                           |    <0.001 |
|                                 c1                                                                                                                                                                                |    <0.001 |
|                                 c2                                                                                                                                                                                |    <0.001 |
|                               rpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                              |    <0.001 |
|                               gwss.wsts                                                                                                                                                                           |    <0.001 |
|                                 c0                                                                                                                                                                                |    <0.001 |
|                                 c1                                                                                                                                                                                |    <0.001 |
|                               wpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                 |     0.005 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                            |     0.005 |
|                                 inst_blk_mem_gen                                                                                                                                                                  |     0.005 |
|                                   gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                            |     0.005 |
|                                     valid.cstr                                                                                                                                                                    |     0.005 |
|                                       ramloop[0].ram.r                                                                                                                                                            |     0.001 |
|                                         prim_noinit.ram                                                                                                                                                           |     0.001 |
|                                       ramloop[1].ram.r                                                                                                                                                            |     0.002 |
|                                         prim_noinit.ram                                                                                                                                                           |     0.002 |
|                                       ramloop[2].ram.r                                                                                                                                                            |     0.002 |
|                                         prim_noinit.ram                                                                                                                                                           |     0.002 |
|               I_ADDR_CNTL                                                                                                                                                                                         |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                        |    <0.001 |
|               I_MSTR_PCC                                                                                                                                                                                          |     0.001 |
|                 I_STRT_STRB_GEN                                                                                                                                                                                   |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                                                                                                      |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                                                                                                   |    <0.001 |
|               I_RESET                                                                                                                                                                                             |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                     |     0.004 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                               |    <0.001 |
|               GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                                                                                                                                      |    <0.001 |
|                 I_DATA_FIFO                                                                                                                                                                                       |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                     |    <0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                               |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                              |    <0.001 |
|                           grf.rf                                                                                                                                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                                   |    <0.001 |
|                               grss.rsts                                                                                                                                                                           |    <0.001 |
|                                 c1                                                                                                                                                                                |    <0.001 |
|                                 c2                                                                                                                                                                                |    <0.001 |
|                               rpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                              |    <0.001 |
|                               gwss.wsts                                                                                                                                                                           |    <0.001 |
|                                 c0                                                                                                                                                                                |     0.000 |
|                                 c1                                                                                                                                                                                |    <0.001 |
|                               wpntr                                                                                                                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                 |    <0.001 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                            |    <0.001 |
|                                 inst_blk_mem_gen                                                                                                                                                                  |    <0.001 |
|                                   gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                            |    <0.001 |
|                                     valid.cstr                                                                                                                                                                    |    <0.001 |
|                                       ramloop[0].ram.r                                                                                                                                                            |    <0.001 |
|                                         prim_noinit.ram                                                                                                                                                           |    <0.001 |
|                                       ramloop[1].ram.r                                                                                                                                                            |    <0.001 |
|                                         prim_noinit.ram                                                                                                                                                           |    <0.001 |
|                 I_WR_LEN_FIFO                                                                                                                                                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                  |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                                                                                                          |    <0.001 |
|                 I_STRT_STRB_GEN                                                                                                                                                                                   |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                              |     0.001 |
|                 GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                                                                                                  |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                                |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                                                                                                                                |    <0.001 |
|                   I_TSTRB_FIFO                                                                                                                                                                                    |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|                   SLICE_INSERTION                                                                                                                                                                                 |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                                                                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                         |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                        |    <0.001 |
|               I_RESET                                                                                                                                                                                             |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                                                                                                                                |    <0.001 |
|               I_WR_DATA_CNTL                                                                                                                                                                                      |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                                                                                                   |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                |    <0.001 |
|           I_RST_MODULE                                                                                                                                                                                            |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                                                                                                                            |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                            |    <0.001 |
|             REG_HRD_RST                                                                                                                                                                                           |    <0.001 |
|             REG_HRD_RST_OUT                                                                                                                                                                                       |    <0.001 |
|       axi_interconnect_0                                                                                                                                                                                          |     0.006 |
|         m00_couplers                                                                                                                                                                                              |     0.001 |
|           auto_pc                                                                                                                                                                                                 |     0.001 |
|             inst                                                                                                                                                                                                  |     0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                                                                                                                                        |     0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                                                                                                                                               |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                                                                                                                                         |    <0.001 |
|                     inst                                                                                                                                                                                          |    <0.001 |
|                       fifo_gen_inst                                                                                                                                                                               |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                             grf.rf                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                                                                                                 |    <0.001 |
|                                 grss.rsts                                                                                                                                                                         |    <0.001 |
|                                 rpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                         |    <0.001 |
|                                 wpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_0                                                                                                                                                                |    <0.001 |
|                               rstblk                                                                                                                                                                              |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                                                                                                             |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                                                                                                                                         |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                                                                                                                                            |    <0.001 |
|                     inst                                                                                                                                                                                          |    <0.001 |
|                       fifo_gen_inst                                                                                                                                                                               |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                             grf.rf                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                                                                                                 |    <0.001 |
|                                 grss.rsts                                                                                                                                                                         |    <0.001 |
|                                 rpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                         |    <0.001 |
|                                 wpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                                                                                                                                |    <0.001 |
|                               rstblk                                                                                                                                                                              |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                                                                                                                                       |    <0.001 |
|                     inst                                                                                                                                                                                          |    <0.001 |
|                       fifo_gen_inst                                                                                                                                                                               |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                             grf.rf                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                                                                                                 |    <0.001 |
|                                 grss.rsts                                                                                                                                                                         |    <0.001 |
|                                 rpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                         |    <0.001 |
|                                 wpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                                                                                                                                |    <0.001 |
|                               rstblk                                                                                                                                                                              |    <0.001 |
|                 USE_WRITE.write_data_inst                                                                                                                                                                         |    <0.001 |
|         s00_couplers                                                                                                                                                                                              |     0.002 |
|           auto_us                                                                                                                                                                                                 |     0.002 |
|             inst                                                                                                                                                                                                  |     0.002 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                       |     0.002 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                                                                                            |    <0.001 |
|                   r_pipe                                                                                                                                                                                          |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                                                                                    |    <0.001 |
|                 USE_READ.read_addr_inst                                                                                                                                                                           |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                         |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                                                                                  |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                                                                                                                                         |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                         |    <0.001 |
|                 si_register_slice_inst                                                                                                                                                                            |    <0.001 |
|                   ar_pipe                                                                                                                                                                                         |    <0.001 |
|                   aw_pipe                                                                                                                                                                                         |    <0.001 |
|         s01_couplers                                                                                                                                                                                              |    <0.001 |
|           auto_us                                                                                                                                                                                                 |    <0.001 |
|             inst                                                                                                                                                                                                  |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                       |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                                                                                  |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                                                                                                                                         |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                         |    <0.001 |
|                 si_register_slice_inst                                                                                                                                                                            |    <0.001 |
|                   aw_pipe                                                                                                                                                                                         |    <0.001 |
|         xbar                                                                                                                                                                                                      |     0.002 |
|           inst                                                                                                                                                                                                    |     0.002 |
|             gen_samd.crossbar_samd                                                                                                                                                                                |     0.002 |
|               addr_arbiter_ar                                                                                                                                                                                     |    <0.001 |
|               addr_arbiter_aw                                                                                                                                                                                     |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                                                                                                                                  |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                                                                                        |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                                                                                                             |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                  |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                                                                                                                                    |    <0.001 |
|                 b_pipe                                                                                                                                                                                            |    <0.001 |
|                 r_pipe                                                                                                                                                                                            |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                                                                                        |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                                                                                                             |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                  |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                                                                                                                                    |    <0.001 |
|                 b_pipe                                                                                                                                                                                            |    <0.001 |
|                 r_pipe                                                                                                                                                                                            |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                                                                                     |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                                                                                                    |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                                                                                                      |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                                                                                                                                      |    <0.001 |
|                 wrouter_aw_fifo                                                                                                                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                  |    <0.001 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                                                                                                                                                    |    <0.001 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                                                                                                      |    <0.001 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                                                                                                                                                      |    <0.001 |
|                 wrouter_aw_fifo                                                                                                                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                  |    <0.001 |
|               splitter_aw_mi                                                                                                                                                                                      |    <0.001 |
|       axi_mem_intercon                                                                                                                                                                                            |     0.009 |
|         m00_couplers                                                                                                                                                                                              |     0.002 |
|           auto_pc                                                                                                                                                                                                 |     0.002 |
|             inst                                                                                                                                                                                                  |     0.002 |
|               gen_axi4_axi3.axi3_conv_inst                                                                                                                                                                        |     0.002 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                                                                                                                                               |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                                                                                                                                         |    <0.001 |
|                     inst                                                                                                                                                                                          |    <0.001 |
|                       fifo_gen_inst                                                                                                                                                                               |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                             grf.rf                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                                                                                                 |    <0.001 |
|                                 grss.rsts                                                                                                                                                                         |    <0.001 |
|                                 rpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                         |    <0.001 |
|                                 wpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_0                                                                                                                                                                |    <0.001 |
|                               rstblk                                                                                                                                                                              |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                                                                                                             |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                                                                                                                                         |     0.001 |
|                   USE_BURSTS.cmd_queue                                                                                                                                                                            |    <0.001 |
|                     inst                                                                                                                                                                                          |    <0.001 |
|                       fifo_gen_inst                                                                                                                                                                               |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                             grf.rf                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                                                                                                 |    <0.001 |
|                                 grss.rsts                                                                                                                                                                         |    <0.001 |
|                                 rpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                         |    <0.001 |
|                                 wpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                                                                                                                |    <0.001 |
|                               rstblk                                                                                                                                                                              |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                                                                                                                                       |    <0.001 |
|                     inst                                                                                                                                                                                          |    <0.001 |
|                       fifo_gen_inst                                                                                                                                                                               |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                             grf.rf                                                                                                                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                                                                                                                 |    <0.001 |
|                                 grss.rsts                                                                                                                                                                         |    <0.001 |
|                                 rpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                         |    <0.001 |
|                                 wpntr                                                                                                                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                                                                                                                                |    <0.001 |
|                               rstblk                                                                                                                                                                              |    <0.001 |
|                 USE_WRITE.write_data_inst                                                                                                                                                                         |    <0.001 |
|         s00_couplers                                                                                                                                                                                              |     0.002 |
|           auto_us                                                                                                                                                                                                 |     0.002 |
|             inst                                                                                                                                                                                                  |     0.002 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                       |     0.002 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                                                                                            |    <0.001 |
|                   r_pipe                                                                                                                                                                                          |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                                                                                    |    <0.001 |
|                 USE_READ.read_addr_inst                                                                                                                                                                           |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                         |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                                                                                  |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                                                                                                                                         |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                         |    <0.001 |
|                 si_register_slice_inst                                                                                                                                                                            |    <0.001 |
|                   ar_pipe                                                                                                                                                                                         |    <0.001 |
|                   aw_pipe                                                                                                                                                                                         |    <0.001 |
|         s01_couplers                                                                                                                                                                                              |     0.001 |
|           auto_us                                                                                                                                                                                                 |     0.001 |
|             inst                                                                                                                                                                                                  |     0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                       |     0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                                                                                                            |    <0.001 |
|                   r_pipe                                                                                                                                                                                          |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                                                                                                                    |    <0.001 |
|                 USE_READ.read_addr_inst                                                                                                                                                                           |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                         |    <0.001 |
|                 si_register_slice_inst                                                                                                                                                                            |    <0.001 |
|                   ar_pipe                                                                                                                                                                                         |    <0.001 |
|         s02_couplers                                                                                                                                                                                              |    <0.001 |
|           auto_us                                                                                                                                                                                                 |    <0.001 |
|             inst                                                                                                                                                                                                  |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                                                                                                       |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                                                                                                                  |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                                                                                                                                         |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                                                                                                                                         |    <0.001 |
|                 si_register_slice_inst                                                                                                                                                                            |    <0.001 |
|                   aw_pipe                                                                                                                                                                                         |    <0.001 |
|         xbar                                                                                                                                                                                                      |     0.003 |
|           inst                                                                                                                                                                                                    |     0.003 |
|             gen_samd.crossbar_samd                                                                                                                                                                                |     0.003 |
|               addr_arbiter_ar                                                                                                                                                                                     |    <0.001 |
|               addr_arbiter_aw                                                                                                                                                                                     |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                                                                                                                                  |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                                                                                        |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                                                                                                             |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                  |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                                                                                                                                  |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                                                                                                                                    |     0.001 |
|                 b_pipe                                                                                                                                                                                            |    <0.001 |
|                 r_pipe                                                                                                                                                                                            |     0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                                                                                        |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                                                                                                             |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                  |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                                                                                                                                  |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                                                                                                                                    |    <0.001 |
|                 b_pipe                                                                                                                                                                                            |    <0.001 |
|                 r_pipe                                                                                                                                                                                            |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                                                                                     |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                                                                                                    |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                                                                                                      |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                                                                                                                                      |    <0.001 |
|                 wrouter_aw_fifo                                                                                                                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                  |    <0.001 |
|               gen_slave_slots[1].gen_si_read.si_transactor_ar                                                                                                                                                     |    <0.001 |
|               gen_slave_slots[2].gen_si_write.si_transactor_aw                                                                                                                                                    |    <0.001 |
|               gen_slave_slots[2].gen_si_write.splitter_aw_si                                                                                                                                                      |    <0.001 |
|               gen_slave_slots[2].gen_si_write.wdata_router_w                                                                                                                                                      |    <0.001 |
|                 wrouter_aw_fifo                                                                                                                                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                  |    <0.001 |
|               splitter_aw_mi                                                                                                                                                                                      |    <0.001 |
|       ila_0                                                                                                                                                                                                       |     0.009 |
|         U0                                                                                                                                                                                                        |     0.009 |
|           ila_core_inst                                                                                                                                                                                           |     0.009 |
|             ila_trace_memory_inst                                                                                                                                                                                 |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                                                                                                            |     0.003 |
|                 inst_blk_mem_gen                                                                                                                                                                                  |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                            |     0.003 |
|                     valid.cstr                                                                                                                                                                                    |     0.003 |
|                       ramloop[0].ram.r                                                                                                                                                                            |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                           |    <0.001 |
|                       ramloop[1].ram.r                                                                                                                                                                            |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                           |    <0.001 |
|                       ramloop[2].ram.r                                                                                                                                                                            |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                           |    <0.001 |
|                       ramloop[3].ram.r                                                                                                                                                                            |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                           |    <0.001 |
|             u_ila_cap_ctrl                                                                                                                                                                                        |    <0.001 |
|               U_CDONE                                                                                                                                                                                             |    <0.001 |
|               U_NS0                                                                                                                                                                                               |    <0.001 |
|               U_NS1                                                                                                                                                                                               |    <0.001 |
|               u_cap_addrgen                                                                                                                                                                                       |    <0.001 |
|                 U_CMPRESET                                                                                                                                                                                        |    <0.001 |
|                 u_cap_sample_counter                                                                                                                                                                              |    <0.001 |
|                   U_SCE                                                                                                                                                                                           |    <0.001 |
|                   U_SCMPCE                                                                                                                                                                                        |    <0.001 |
|                   U_SCRST                                                                                                                                                                                         |    <0.001 |
|                   u_scnt_cmp                                                                                                                                                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                       |    <0.001 |
|                       DUT                                                                                                                                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                 u_cap_window_counter                                                                                                                                                                              |    <0.001 |
|                   U_WCE                                                                                                                                                                                           |    <0.001 |
|                   U_WHCMPCE                                                                                                                                                                                       |    <0.001 |
|                   U_WLCMPCE                                                                                                                                                                                       |    <0.001 |
|                   u_wcnt_hcmp                                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                       |    <0.001 |
|                       DUT                                                                                                                                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                   u_wcnt_lcmp                                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                       |    <0.001 |
|                       DUT                                                                                                                                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|             u_ila_regs                                                                                                                                                                                            |     0.005 |
|               MU_SRL[0].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                                                                                                                                                |    <0.001 |
|               U_XSDB_SLAVE                                                                                                                                                                                        |     0.001 |
|               reg_15                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_16                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_17                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_18                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_19                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_1a                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_6                                                                                                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_7                                                                                                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_8                                                                                                                                                                                               |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_80                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_81                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_82                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_83                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_84                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_85                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_887                                                                                                                                                                                             |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_88d                                                                                                                                                                                             |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_890                                                                                                                                                                                             |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_9                                                                                                                                                                                               |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_srl_fff                                                                                                                                                                                         |    <0.001 |
|               reg_stream_ffd                                                                                                                                                                                      |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_stream_ffe                                                                                                                                                                                      |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|             u_ila_reset_ctrl                                                                                                                                                                                      |    <0.001 |
|               arm_detection_inst                                                                                                                                                                                  |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                                                                                                                                                          |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                                                                                                                                                         |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                                                                                                                                                         |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                                                                                                                                                        |    <0.001 |
|               halt_detection_inst                                                                                                                                                                                 |    <0.001 |
|             u_trig                                                                                                                                                                                                |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                                                                                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                           |    <0.001 |
|                   DUT                                                                                                                                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                  |    <0.001 |
|                       u_srlA                                                                                                                                                                                      |    <0.001 |
|                       u_srlB                                                                                                                                                                                      |    <0.001 |
|                       u_srlC                                                                                                                                                                                      |    <0.001 |
|                       u_srlD                                                                                                                                                                                      |    <0.001 |
|               U_TM                                                                                                                                                                                                |    <0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|             xsdb_memory_read_inst                                                                                                                                                                                 |    <0.001 |
|       ila_1                                                                                                                                                                                                       |     0.013 |
|         U0                                                                                                                                                                                                        |     0.013 |
|           ila_core_inst                                                                                                                                                                                           |     0.013 |
|             ila_trace_memory_inst                                                                                                                                                                                 |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                                                                                                            |     0.003 |
|                 inst_blk_mem_gen                                                                                                                                                                                  |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                            |     0.003 |
|                     valid.cstr                                                                                                                                                                                    |     0.003 |
|                       ramloop[0].ram.r                                                                                                                                                                            |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                           |    <0.001 |
|                       ramloop[1].ram.r                                                                                                                                                                            |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                           |    <0.001 |
|                       ramloop[2].ram.r                                                                                                                                                                            |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                           |    <0.001 |
|                       ramloop[3].ram.r                                                                                                                                                                            |    <0.001 |
|                         prim_noinit.ram                                                                                                                                                                           |    <0.001 |
|             u_ila_cap_ctrl                                                                                                                                                                                        |    <0.001 |
|               U_CDONE                                                                                                                                                                                             |    <0.001 |
|               U_NS0                                                                                                                                                                                               |    <0.001 |
|               U_NS1                                                                                                                                                                                               |    <0.001 |
|               u_cap_addrgen                                                                                                                                                                                       |    <0.001 |
|                 U_CMPRESET                                                                                                                                                                                        |    <0.001 |
|                 u_cap_sample_counter                                                                                                                                                                              |    <0.001 |
|                   U_SCE                                                                                                                                                                                           |    <0.001 |
|                   U_SCMPCE                                                                                                                                                                                        |    <0.001 |
|                   U_SCRST                                                                                                                                                                                         |    <0.001 |
|                   u_scnt_cmp                                                                                                                                                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                       |    <0.001 |
|                       DUT                                                                                                                                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                 u_cap_window_counter                                                                                                                                                                              |    <0.001 |
|                   U_WCE                                                                                                                                                                                           |    <0.001 |
|                   U_WHCMPCE                                                                                                                                                                                       |    <0.001 |
|                   U_WLCMPCE                                                                                                                                                                                       |    <0.001 |
|                   u_wcnt_hcmp                                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                       |    <0.001 |
|                       DUT                                                                                                                                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                   u_wcnt_lcmp                                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                       |    <0.001 |
|                       DUT                                                                                                                                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                              |    <0.001 |
|                           u_srlA                                                                                                                                                                                  |    <0.001 |
|                           u_srlB                                                                                                                                                                                  |    <0.001 |
|                           u_srlC                                                                                                                                                                                  |    <0.001 |
|                           u_srlD                                                                                                                                                                                  |    <0.001 |
|             u_ila_regs                                                                                                                                                                                            |     0.007 |
|               MU_SRL[0].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                                                                                                                                               |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                                                                                                                                               |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                                                                                                                                               |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                                                                                                                                               |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                                                                                                                                               |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                                                                                                                                               |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                                                                                                                                               |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                                                                                                                                               |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                                                                                                                                               |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                                                                                                                                                |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                                                                                                                                                |    <0.001 |
|               U_XSDB_SLAVE                                                                                                                                                                                        |     0.002 |
|               reg_15                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_16                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_17                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_18                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_19                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_1a                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_6                                                                                                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_7                                                                                                                                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_8                                                                                                                                                                                               |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_80                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_81                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_82                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_83                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_84                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_85                                                                                                                                                                                              |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_887                                                                                                                                                                                             |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_88d                                                                                                                                                                                             |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_890                                                                                                                                                                                             |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_9                                                                                                                                                                                               |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|               reg_srl_fff                                                                                                                                                                                         |    <0.001 |
|               reg_stream_ffd                                                                                                                                                                                      |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                                                                                                                                |    <0.001 |
|               reg_stream_ffe                                                                                                                                                                                      |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                                                                                                                                              |    <0.001 |
|             u_ila_reset_ctrl                                                                                                                                                                                      |    <0.001 |
|               arm_detection_inst                                                                                                                                                                                  |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                                                                                                                                                          |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                                                                                                                                                         |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                                                                                                                                                         |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                                                                                                                                                        |    <0.001 |
|               halt_detection_inst                                                                                                                                                                                 |    <0.001 |
|             u_trig                                                                                                                                                                                                |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                                                                                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                           |    <0.001 |
|                   DUT                                                                                                                                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                  |    <0.001 |
|                       u_srlA                                                                                                                                                                                      |    <0.001 |
|                       u_srlB                                                                                                                                                                                      |    <0.001 |
|                       u_srlC                                                                                                                                                                                      |    <0.001 |
|                       u_srlD                                                                                                                                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                                  |    <0.001 |
|                       u_srlA                                                                                                                                                                                      |    <0.001 |
|                       u_srlB                                                                                                                                                                                      |    <0.001 |
|                       u_srlC                                                                                                                                                                                      |    <0.001 |
|                       u_srlD                                                                                                                                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                                                                                                  |    <0.001 |
|                       u_srlA                                                                                                                                                                                      |    <0.001 |
|                       u_srlB                                                                                                                                                                                      |    <0.001 |
|                       u_srlC                                                                                                                                                                                      |    <0.001 |
|                       u_srlD                                                                                                                                                                                      |    <0.001 |
|               U_TM                                                                                                                                                                                                |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                                                                                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                                                                                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                                                                                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                                                                                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                                                                                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                                                                                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                                                                                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                                                                                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                                                                                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                                                                                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                         |    <0.001 |
|                     DUT                                                                                                                                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                                |    <0.001 |
|                         u_srlA                                                                                                                                                                                    |    <0.001 |
|                         u_srlB                                                                                                                                                                                    |    <0.001 |
|                         u_srlC                                                                                                                                                                                    |    <0.001 |
|                         u_srlD                                                                                                                                                                                    |    <0.001 |
|             xsdb_memory_read_inst                                                                                                                                                                                 |    <0.001 |
|       processing_system7_0                                                                                                                                                                                        |     1.542 |
|         inst                                                                                                                                                                                                      |     1.542 |
|       processing_system7_0_axi_periph                                                                                                                                                                             |     0.005 |
|         s00_couplers                                                                                                                                                                                              |     0.004 |
|           auto_pc                                                                                                                                                                                                 |     0.004 |
|             inst                                                                                                                                                                                                  |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                                                                                |     0.004 |
|                 RD.ar_channel_0                                                                                                                                                                                   |    <0.001 |
|                   ar_cmd_fsm_0                                                                                                                                                                                    |    <0.001 |
|                   cmd_translator_0                                                                                                                                                                                |    <0.001 |
|                     incr_cmd_0                                                                                                                                                                                    |    <0.001 |
|                     wrap_cmd_0                                                                                                                                                                                    |    <0.001 |
|                 RD.r_channel_0                                                                                                                                                                                    |     0.001 |
|                   rd_data_fifo_0                                                                                                                                                                                  |    <0.001 |
|                   transaction_fifo_0                                                                                                                                                                              |    <0.001 |
|                 SI_REG                                                                                                                                                                                            |     0.001 |
|                   ar_pipe                                                                                                                                                                                         |    <0.001 |
|                   aw_pipe                                                                                                                                                                                         |    <0.001 |
|                   b_pipe                                                                                                                                                                                          |    <0.001 |
|                   r_pipe                                                                                                                                                                                          |    <0.001 |
|                 WR.aw_channel_0                                                                                                                                                                                   |    <0.001 |
|                   aw_cmd_fsm_0                                                                                                                                                                                    |    <0.001 |
|                   cmd_translator_0                                                                                                                                                                                |    <0.001 |
|                     incr_cmd_0                                                                                                                                                                                    |    <0.001 |
|                     wrap_cmd_0                                                                                                                                                                                    |    <0.001 |
|                 WR.b_channel_0                                                                                                                                                                                    |    <0.001 |
|                   bid_fifo_0                                                                                                                                                                                      |    <0.001 |
|                   bresp_fifo_0                                                                                                                                                                                    |    <0.001 |
|         xbar                                                                                                                                                                                                      |    <0.001 |
|           inst                                                                                                                                                                                                    |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                                                                                                                              |    <0.001 |
|               addr_arbiter_inst                                                                                                                                                                                   |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                                                                                                                                        |    <0.001 |
|               reg_slice_r                                                                                                                                                                                         |    <0.001 |
|               splitter_ar                                                                                                                                                                                         |    <0.001 |
|               splitter_aw                                                                                                                                                                                         |    <0.001 |
|       processing_system7_0_axi_periph1                                                                                                                                                                            |     0.004 |
|         s00_couplers                                                                                                                                                                                              |     0.004 |
|           auto_pc                                                                                                                                                                                                 |     0.004 |
|             inst                                                                                                                                                                                                  |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                                                                                |     0.004 |
|                 RD.ar_channel_0                                                                                                                                                                                   |    <0.001 |
|                   ar_cmd_fsm_0                                                                                                                                                                                    |    <0.001 |
|                   cmd_translator_0                                                                                                                                                                                |    <0.001 |
|                     incr_cmd_0                                                                                                                                                                                    |    <0.001 |
|                     wrap_cmd_0                                                                                                                                                                                    |    <0.001 |
|                 RD.r_channel_0                                                                                                                                                                                    |    <0.001 |
|                   rd_data_fifo_0                                                                                                                                                                                  |    <0.001 |
|                   transaction_fifo_0                                                                                                                                                                              |    <0.001 |
|                 SI_REG                                                                                                                                                                                            |    <0.001 |
|                   ar_pipe                                                                                                                                                                                         |    <0.001 |
|                   aw_pipe                                                                                                                                                                                         |    <0.001 |
|                   b_pipe                                                                                                                                                                                          |    <0.001 |
|                   r_pipe                                                                                                                                                                                          |    <0.001 |
|                 WR.aw_channel_0                                                                                                                                                                                   |    <0.001 |
|                   aw_cmd_fsm_0                                                                                                                                                                                    |    <0.001 |
|                   cmd_translator_0                                                                                                                                                                                |    <0.001 |
|                     incr_cmd_0                                                                                                                                                                                    |    <0.001 |
|                     wrap_cmd_0                                                                                                                                                                                    |    <0.001 |
|                 WR.b_channel_0                                                                                                                                                                                    |    <0.001 |
|                   bid_fifo_0                                                                                                                                                                                      |    <0.001 |
|                   bresp_fifo_0                                                                                                                                                                                    |    <0.001 |
|       rst_processing_system7_0_100M                                                                                                                                                                               |    <0.001 |
|         U0                                                                                                                                                                                                        |    <0.001 |
|           EXT_LPF                                                                                                                                                                                                 |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                             |    <0.001 |
|           SEQ                                                                                                                                                                                                     |    <0.001 |
|             SEQ_COUNTER                                                                                                                                                                                           |    <0.001 |
|       rst_processing_system7_0_125M                                                                                                                                                                               |    <0.001 |
|         U0                                                                                                                                                                                                        |    <0.001 |
|           EXT_LPF                                                                                                                                                                                                 |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                             |    <0.001 |
|           SEQ                                                                                                                                                                                                     |    <0.001 |
|             SEQ_COUNTER                                                                                                                                                                                           |    <0.001 |
|       vio_0                                                                                                                                                                                                       |    <0.001 |
|         inst                                                                                                                                                                                                      |    <0.001 |
|           DECODER_INST                                                                                                                                                                                            |    <0.001 |
|           PROBE_OUT_ALL_INST                                                                                                                                                                                      |    <0.001 |
|             G_PROBE_OUT[0].PROBE_OUT0_INST                                                                                                                                                                        |    <0.001 |
|             G_PROBE_OUT[1].PROBE_OUT0_INST                                                                                                                                                                        |    <0.001 |
|           U_XSDB_SLAVE                                                                                                                                                                                            |    <0.001 |
|       xlconcat_0                                                                                                                                                                                                  |     0.000 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


