
button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002af0  08002af0  00012af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b20  08002b20  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002b20  08002b20  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b20  08002b20  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b20  08002b20  00012b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b24  08002b24  00012b24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002b28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  20000070  08002b98  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08002b98  0002010c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009730  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b01  00000000  00000000  000297c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002b2d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002bd38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cc9  00000000  00000000  0002c690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bae2  00000000  00000000  00043359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082439  00000000  00000000  0004ee3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1274  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028c4  00000000  00000000  000d12c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ad8 	.word	0x08002ad8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002ad8 	.word	0x08002ad8

0800014c <isButton1Pressed>:

int button1_flag = 0;
int button2_flag = 0;
int button3_flag = 0;

int isButton1Pressed(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(button1_flag == 1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton1Pressed+0x16>
		button1_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Pressed+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	2000008c 	.word	0x2000008c

08000170 <isButton2Pressed>:
int isButton2Pressed(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if(button2_flag == 1){
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton2Pressed+0x16>
		button2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Pressed+0x18>
	}
	return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	20000090 	.word	0x20000090

08000194 <isButton3Pressed>:
int isButton3Pressed(){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if(button3_flag == 1){
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton3Pressed+0x16>
		button3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Pressed+0x18>
	}
	return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	20000094 	.word	0x20000094

080001b8 <getKeyInput>:

void getKeyInput(){
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
  KeyReg0 = KeyReg1;
 80001bc:	4b45      	ldr	r3, [pc, #276]	; (80002d4 <getKeyInput+0x11c>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a45      	ldr	r2, [pc, #276]	; (80002d8 <getKeyInput+0x120>)
 80001c2:	6013      	str	r3, [r2, #0]
  KeyReg1 = KeyReg2;
 80001c4:	4b45      	ldr	r3, [pc, #276]	; (80002dc <getKeyInput+0x124>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	4a42      	ldr	r2, [pc, #264]	; (80002d4 <getKeyInput+0x11c>)
 80001ca:	6013      	str	r3, [r2, #0]
  KeyReg2 = HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 80001cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001d0:	4843      	ldr	r0, [pc, #268]	; (80002e0 <getKeyInput+0x128>)
 80001d2:	f001 fc49 	bl	8001a68 <HAL_GPIO_ReadPin>
 80001d6:	4603      	mov	r3, r0
 80001d8:	461a      	mov	r2, r3
 80001da:	4b40      	ldr	r3, [pc, #256]	; (80002dc <getKeyInput+0x124>)
 80001dc:	601a      	str	r2, [r3, #0]
  if ((KeyReg0 == KeyReg1) && (KeyReg1 == KeyReg2)){
 80001de:	4b3e      	ldr	r3, [pc, #248]	; (80002d8 <getKeyInput+0x120>)
 80001e0:	681a      	ldr	r2, [r3, #0]
 80001e2:	4b3c      	ldr	r3, [pc, #240]	; (80002d4 <getKeyInput+0x11c>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	429a      	cmp	r2, r3
 80001e8:	d116      	bne.n	8000218 <getKeyInput+0x60>
 80001ea:	4b3a      	ldr	r3, [pc, #232]	; (80002d4 <getKeyInput+0x11c>)
 80001ec:	681a      	ldr	r2, [r3, #0]
 80001ee:	4b3b      	ldr	r3, [pc, #236]	; (80002dc <getKeyInput+0x124>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	429a      	cmp	r2, r3
 80001f4:	d110      	bne.n	8000218 <getKeyInput+0x60>
    if (KeyReg3 != KeyReg2){
 80001f6:	4b3b      	ldr	r3, [pc, #236]	; (80002e4 <getKeyInput+0x12c>)
 80001f8:	681a      	ldr	r2, [r3, #0]
 80001fa:	4b38      	ldr	r3, [pc, #224]	; (80002dc <getKeyInput+0x124>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	429a      	cmp	r2, r3
 8000200:	d00a      	beq.n	8000218 <getKeyInput+0x60>
    	KeyReg3 = KeyReg2;
 8000202:	4b36      	ldr	r3, [pc, #216]	; (80002dc <getKeyInput+0x124>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a37      	ldr	r2, [pc, #220]	; (80002e4 <getKeyInput+0x12c>)
 8000208:	6013      	str	r3, [r2, #0]
    	if (KeyReg2 == PRESSED_STATE) {
 800020a:	4b34      	ldr	r3, [pc, #208]	; (80002dc <getKeyInput+0x124>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d102      	bne.n	8000218 <getKeyInput+0x60>
    		button1_flag = 1;
 8000212:	4b35      	ldr	r3, [pc, #212]	; (80002e8 <getKeyInput+0x130>)
 8000214:	2201      	movs	r2, #1
 8000216:	601a      	str	r2, [r3, #0]
    	}
    }
  }
  KeyReg4 = KeyReg5;
 8000218:	4b34      	ldr	r3, [pc, #208]	; (80002ec <getKeyInput+0x134>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a34      	ldr	r2, [pc, #208]	; (80002f0 <getKeyInput+0x138>)
 800021e:	6013      	str	r3, [r2, #0]
  KeyReg5 = KeyReg6;
 8000220:	4b34      	ldr	r3, [pc, #208]	; (80002f4 <getKeyInput+0x13c>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a31      	ldr	r2, [pc, #196]	; (80002ec <getKeyInput+0x134>)
 8000226:	6013      	str	r3, [r2, #0]
  KeyReg6 = HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 8000228:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800022c:	482c      	ldr	r0, [pc, #176]	; (80002e0 <getKeyInput+0x128>)
 800022e:	f001 fc1b 	bl	8001a68 <HAL_GPIO_ReadPin>
 8000232:	4603      	mov	r3, r0
 8000234:	461a      	mov	r2, r3
 8000236:	4b2f      	ldr	r3, [pc, #188]	; (80002f4 <getKeyInput+0x13c>)
 8000238:	601a      	str	r2, [r3, #0]
  if ((KeyReg4 == KeyReg5) && (KeyReg5 == KeyReg6)){
 800023a:	4b2d      	ldr	r3, [pc, #180]	; (80002f0 <getKeyInput+0x138>)
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	4b2b      	ldr	r3, [pc, #172]	; (80002ec <getKeyInput+0x134>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	429a      	cmp	r2, r3
 8000244:	d116      	bne.n	8000274 <getKeyInput+0xbc>
 8000246:	4b29      	ldr	r3, [pc, #164]	; (80002ec <getKeyInput+0x134>)
 8000248:	681a      	ldr	r2, [r3, #0]
 800024a:	4b2a      	ldr	r3, [pc, #168]	; (80002f4 <getKeyInput+0x13c>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	429a      	cmp	r2, r3
 8000250:	d110      	bne.n	8000274 <getKeyInput+0xbc>
    if (KeyReg7 != KeyReg6){
 8000252:	4b29      	ldr	r3, [pc, #164]	; (80002f8 <getKeyInput+0x140>)
 8000254:	681a      	ldr	r2, [r3, #0]
 8000256:	4b27      	ldr	r3, [pc, #156]	; (80002f4 <getKeyInput+0x13c>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	429a      	cmp	r2, r3
 800025c:	d00a      	beq.n	8000274 <getKeyInput+0xbc>
    	KeyReg7 = KeyReg6;
 800025e:	4b25      	ldr	r3, [pc, #148]	; (80002f4 <getKeyInput+0x13c>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4a25      	ldr	r2, [pc, #148]	; (80002f8 <getKeyInput+0x140>)
 8000264:	6013      	str	r3, [r2, #0]
    	if (KeyReg6 == PRESSED_STATE) {
 8000266:	4b23      	ldr	r3, [pc, #140]	; (80002f4 <getKeyInput+0x13c>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	2b00      	cmp	r3, #0
 800026c:	d102      	bne.n	8000274 <getKeyInput+0xbc>
    		button2_flag = 1;
 800026e:	4b23      	ldr	r3, [pc, #140]	; (80002fc <getKeyInput+0x144>)
 8000270:	2201      	movs	r2, #1
 8000272:	601a      	str	r2, [r3, #0]
    	}
    }
  }
  KeyReg8 = KeyReg9;
 8000274:	4b22      	ldr	r3, [pc, #136]	; (8000300 <getKeyInput+0x148>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a22      	ldr	r2, [pc, #136]	; (8000304 <getKeyInput+0x14c>)
 800027a:	6013      	str	r3, [r2, #0]
  KeyReg9 = KeyReg10;
 800027c:	4b22      	ldr	r3, [pc, #136]	; (8000308 <getKeyInput+0x150>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a1f      	ldr	r2, [pc, #124]	; (8000300 <getKeyInput+0x148>)
 8000282:	6013      	str	r3, [r2, #0]
  KeyReg10 = HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 8000284:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000288:	4815      	ldr	r0, [pc, #84]	; (80002e0 <getKeyInput+0x128>)
 800028a:	f001 fbed 	bl	8001a68 <HAL_GPIO_ReadPin>
 800028e:	4603      	mov	r3, r0
 8000290:	461a      	mov	r2, r3
 8000292:	4b1d      	ldr	r3, [pc, #116]	; (8000308 <getKeyInput+0x150>)
 8000294:	601a      	str	r2, [r3, #0]
  if ((KeyReg8 == KeyReg9) && (KeyReg9 == KeyReg10)){
 8000296:	4b1b      	ldr	r3, [pc, #108]	; (8000304 <getKeyInput+0x14c>)
 8000298:	681a      	ldr	r2, [r3, #0]
 800029a:	4b19      	ldr	r3, [pc, #100]	; (8000300 <getKeyInput+0x148>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	429a      	cmp	r2, r3
 80002a0:	d116      	bne.n	80002d0 <getKeyInput+0x118>
 80002a2:	4b17      	ldr	r3, [pc, #92]	; (8000300 <getKeyInput+0x148>)
 80002a4:	681a      	ldr	r2, [r3, #0]
 80002a6:	4b18      	ldr	r3, [pc, #96]	; (8000308 <getKeyInput+0x150>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	429a      	cmp	r2, r3
 80002ac:	d110      	bne.n	80002d0 <getKeyInput+0x118>
	  if (KeyReg11 != KeyReg10){
 80002ae:	4b17      	ldr	r3, [pc, #92]	; (800030c <getKeyInput+0x154>)
 80002b0:	681a      	ldr	r2, [r3, #0]
 80002b2:	4b15      	ldr	r3, [pc, #84]	; (8000308 <getKeyInput+0x150>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d00a      	beq.n	80002d0 <getKeyInput+0x118>
		  KeyReg11 = KeyReg10;
 80002ba:	4b13      	ldr	r3, [pc, #76]	; (8000308 <getKeyInput+0x150>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4a13      	ldr	r2, [pc, #76]	; (800030c <getKeyInput+0x154>)
 80002c0:	6013      	str	r3, [r2, #0]
		  if (KeyReg10 == PRESSED_STATE) {
 80002c2:	4b11      	ldr	r3, [pc, #68]	; (8000308 <getKeyInput+0x150>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d102      	bne.n	80002d0 <getKeyInput+0x118>
			  button3_flag = 1;
 80002ca:	4b11      	ldr	r3, [pc, #68]	; (8000310 <getKeyInput+0x158>)
 80002cc:	2201      	movs	r2, #1
 80002ce:	601a      	str	r2, [r3, #0]
      	  }
      }
  }
}
 80002d0:	bf00      	nop
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000004 	.word	0x20000004
 80002d8:	20000000 	.word	0x20000000
 80002dc:	20000008 	.word	0x20000008
 80002e0:	40011000 	.word	0x40011000
 80002e4:	2000000c 	.word	0x2000000c
 80002e8:	2000008c 	.word	0x2000008c
 80002ec:	20000014 	.word	0x20000014
 80002f0:	20000010 	.word	0x20000010
 80002f4:	20000018 	.word	0x20000018
 80002f8:	2000001c 	.word	0x2000001c
 80002fc:	20000090 	.word	0x20000090
 8000300:	20000024 	.word	0x20000024
 8000304:	20000020 	.word	0x20000020
 8000308:	20000028 	.word	0x20000028
 800030c:	2000002c 	.word	0x2000002c
 8000310:	20000094 	.word	0x20000094

08000314 <display7SEG>:

int led_buffer [4] = {0,5,0,3};
int index_led = 0;
int countRed1 = 5, countYellow1 = 2, countGreen1 = 3, countRed2 = 5, countYellow2 = 2, countGreen2 = 3;

void display7SEG(int num) {
 8000314:	b580      	push	{r7, lr}
 8000316:	b086      	sub	sp, #24
 8000318:	af00      	add	r7, sp, #0
 800031a:	6078      	str	r0, [r7, #4]
	char segNumber[10] = {0xC0, 0xF9, 0xA4, 0xB0, 0x99, 0x92, 0x82, 0xF8, 0x80, 0x90};
 800031c:	4a14      	ldr	r2, [pc, #80]	; (8000370 <display7SEG+0x5c>)
 800031e:	f107 0308 	add.w	r3, r7, #8
 8000322:	ca07      	ldmia	r2, {r0, r1, r2}
 8000324:	c303      	stmia	r3!, {r0, r1}
 8000326:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < 7; ++i) {
 8000328:	2300      	movs	r3, #0
 800032a:	617b      	str	r3, [r7, #20]
 800032c:	e018      	b.n	8000360 <display7SEG+0x4c>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 << i, (segNumber[num] >> i) & 1);
 800032e:	2201      	movs	r2, #1
 8000330:	697b      	ldr	r3, [r7, #20]
 8000332:	fa02 f303 	lsl.w	r3, r2, r3
 8000336:	b299      	uxth	r1, r3
 8000338:	f107 0208 	add.w	r2, r7, #8
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	4413      	add	r3, r2
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	461a      	mov	r2, r3
 8000344:	697b      	ldr	r3, [r7, #20]
 8000346:	fa42 f303 	asr.w	r3, r2, r3
 800034a:	b2db      	uxtb	r3, r3
 800034c:	f003 0301 	and.w	r3, r3, #1
 8000350:	b2db      	uxtb	r3, r3
 8000352:	461a      	mov	r2, r3
 8000354:	4807      	ldr	r0, [pc, #28]	; (8000374 <display7SEG+0x60>)
 8000356:	f001 fb9e 	bl	8001a96 <HAL_GPIO_WritePin>
    for (int i = 0; i < 7; ++i) {
 800035a:	697b      	ldr	r3, [r7, #20]
 800035c:	3301      	adds	r3, #1
 800035e:	617b      	str	r3, [r7, #20]
 8000360:	697b      	ldr	r3, [r7, #20]
 8000362:	2b06      	cmp	r3, #6
 8000364:	dde3      	ble.n	800032e <display7SEG+0x1a>
    }
}
 8000366:	bf00      	nop
 8000368:	bf00      	nop
 800036a:	3718      	adds	r7, #24
 800036c:	46bd      	mov	sp, r7
 800036e:	bd80      	pop	{r7, pc}
 8000370:	08002af0 	.word	0x08002af0
 8000374:	40010c00 	.word	0x40010c00

08000378 <clearAllLed7seg>:

void clearAllLed7seg(void){
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800037c:	2201      	movs	r2, #1
 800037e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000382:	480b      	ldr	r0, [pc, #44]	; (80003b0 <clearAllLed7seg+0x38>)
 8000384:	f001 fb87 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000388:	2201      	movs	r2, #1
 800038a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800038e:	4808      	ldr	r0, [pc, #32]	; (80003b0 <clearAllLed7seg+0x38>)
 8000390:	f001 fb81 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000394:	2201      	movs	r2, #1
 8000396:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800039a:	4805      	ldr	r0, [pc, #20]	; (80003b0 <clearAllLed7seg+0x38>)
 800039c:	f001 fb7b 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80003a0:	2201      	movs	r2, #1
 80003a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003a6:	4802      	ldr	r0, [pc, #8]	; (80003b0 <clearAllLed7seg+0x38>)
 80003a8:	f001 fb75 	bl	8001a96 <HAL_GPIO_WritePin>
}
 80003ac:	bf00      	nop
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	40010800 	.word	0x40010800

080003b4 <TurnAllLed>:
void TurnAllLed(void){
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,RESET);
 80003b8:	2200      	movs	r2, #0
 80003ba:	2102      	movs	r1, #2
 80003bc:	480e      	ldr	r0, [pc, #56]	; (80003f8 <TurnAllLed+0x44>)
 80003be:	f001 fb6a 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow1_GPIO_Port,yellow1_Pin,RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	2104      	movs	r1, #4
 80003c6:	480c      	ldr	r0, [pc, #48]	; (80003f8 <TurnAllLed+0x44>)
 80003c8:	f001 fb65 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green1_GPIO_Port,green1_Pin,RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	2108      	movs	r1, #8
 80003d0:	4809      	ldr	r0, [pc, #36]	; (80003f8 <TurnAllLed+0x44>)
 80003d2:	f001 fb60 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2110      	movs	r1, #16
 80003da:	4807      	ldr	r0, [pc, #28]	; (80003f8 <TurnAllLed+0x44>)
 80003dc:	f001 fb5b 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow2_GPIO_Port,yellow2_Pin,RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2120      	movs	r1, #32
 80003e4:	4804      	ldr	r0, [pc, #16]	; (80003f8 <TurnAllLed+0x44>)
 80003e6:	f001 fb56 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green2_GPIO_Port,green2_Pin,RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	2140      	movs	r1, #64	; 0x40
 80003ee:	4802      	ldr	r0, [pc, #8]	; (80003f8 <TurnAllLed+0x44>)
 80003f0:	f001 fb51 	bl	8001a96 <HAL_GPIO_WritePin>
}
 80003f4:	bf00      	nop
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	40010800 	.word	0x40010800

080003fc <update7SEG>:

void update7SEG(int index_led){
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
	clearAllLed7seg();
 8000404:	f7ff ffb8 	bl	8000378 <clearAllLed7seg>
	if (timer3_flag == 1){
 8000408:	4b9a      	ldr	r3, [pc, #616]	; (8000674 <update7SEG+0x278>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	2b01      	cmp	r3, #1
 800040e:	d174      	bne.n	80004fa <update7SEG+0xfe>
	  	led_buffer[0] = countRed1 / 10;
 8000410:	4b99      	ldr	r3, [pc, #612]	; (8000678 <update7SEG+0x27c>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a99      	ldr	r2, [pc, #612]	; (800067c <update7SEG+0x280>)
 8000416:	fb82 1203 	smull	r1, r2, r2, r3
 800041a:	1092      	asrs	r2, r2, #2
 800041c:	17db      	asrs	r3, r3, #31
 800041e:	1ad3      	subs	r3, r2, r3
 8000420:	4a97      	ldr	r2, [pc, #604]	; (8000680 <update7SEG+0x284>)
 8000422:	6013      	str	r3, [r2, #0]
	  	led_buffer[1] = countRed1 % 10;
 8000424:	4b94      	ldr	r3, [pc, #592]	; (8000678 <update7SEG+0x27c>)
 8000426:	6819      	ldr	r1, [r3, #0]
 8000428:	4b94      	ldr	r3, [pc, #592]	; (800067c <update7SEG+0x280>)
 800042a:	fb83 2301 	smull	r2, r3, r3, r1
 800042e:	109a      	asrs	r2, r3, #2
 8000430:	17cb      	asrs	r3, r1, #31
 8000432:	1ad2      	subs	r2, r2, r3
 8000434:	4613      	mov	r3, r2
 8000436:	009b      	lsls	r3, r3, #2
 8000438:	4413      	add	r3, r2
 800043a:	005b      	lsls	r3, r3, #1
 800043c:	1aca      	subs	r2, r1, r3
 800043e:	4b90      	ldr	r3, [pc, #576]	; (8000680 <update7SEG+0x284>)
 8000440:	605a      	str	r2, [r3, #4]
	  	countRed1--;
 8000442:	4b8d      	ldr	r3, [pc, #564]	; (8000678 <update7SEG+0x27c>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	3b01      	subs	r3, #1
 8000448:	4a8b      	ldr	r2, [pc, #556]	; (8000678 <update7SEG+0x27c>)
 800044a:	6013      	str	r3, [r2, #0]
	  	if (countRed1 < 0){
 800044c:	4b8a      	ldr	r3, [pc, #552]	; (8000678 <update7SEG+0x27c>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	da1d      	bge.n	8000490 <update7SEG+0x94>
	  	led_buffer[0] = countGreen1 / 10;
 8000454:	4b8b      	ldr	r3, [pc, #556]	; (8000684 <update7SEG+0x288>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a88      	ldr	r2, [pc, #544]	; (800067c <update7SEG+0x280>)
 800045a:	fb82 1203 	smull	r1, r2, r2, r3
 800045e:	1092      	asrs	r2, r2, #2
 8000460:	17db      	asrs	r3, r3, #31
 8000462:	1ad3      	subs	r3, r2, r3
 8000464:	4a86      	ldr	r2, [pc, #536]	; (8000680 <update7SEG+0x284>)
 8000466:	6013      	str	r3, [r2, #0]
	  	led_buffer[1] = countGreen1 % 10;
 8000468:	4b86      	ldr	r3, [pc, #536]	; (8000684 <update7SEG+0x288>)
 800046a:	6819      	ldr	r1, [r3, #0]
 800046c:	4b83      	ldr	r3, [pc, #524]	; (800067c <update7SEG+0x280>)
 800046e:	fb83 2301 	smull	r2, r3, r3, r1
 8000472:	109a      	asrs	r2, r3, #2
 8000474:	17cb      	asrs	r3, r1, #31
 8000476:	1ad2      	subs	r2, r2, r3
 8000478:	4613      	mov	r3, r2
 800047a:	009b      	lsls	r3, r3, #2
 800047c:	4413      	add	r3, r2
 800047e:	005b      	lsls	r3, r3, #1
 8000480:	1aca      	subs	r2, r1, r3
 8000482:	4b7f      	ldr	r3, [pc, #508]	; (8000680 <update7SEG+0x284>)
 8000484:	605a      	str	r2, [r3, #4]
	  	countGreen1--;
 8000486:	4b7f      	ldr	r3, [pc, #508]	; (8000684 <update7SEG+0x288>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	3b01      	subs	r3, #1
 800048c:	4a7d      	ldr	r2, [pc, #500]	; (8000684 <update7SEG+0x288>)
 800048e:	6013      	str	r3, [r2, #0]
	  	}
	  	if (countGreen1 < 0){
 8000490:	4b7c      	ldr	r3, [pc, #496]	; (8000684 <update7SEG+0x288>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	2b00      	cmp	r3, #0
 8000496:	da1d      	bge.n	80004d4 <update7SEG+0xd8>
	  	led_buffer[0] = countYellow1 / 10;
 8000498:	4b7b      	ldr	r3, [pc, #492]	; (8000688 <update7SEG+0x28c>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a77      	ldr	r2, [pc, #476]	; (800067c <update7SEG+0x280>)
 800049e:	fb82 1203 	smull	r1, r2, r2, r3
 80004a2:	1092      	asrs	r2, r2, #2
 80004a4:	17db      	asrs	r3, r3, #31
 80004a6:	1ad3      	subs	r3, r2, r3
 80004a8:	4a75      	ldr	r2, [pc, #468]	; (8000680 <update7SEG+0x284>)
 80004aa:	6013      	str	r3, [r2, #0]
	  	led_buffer[1] = countYellow1 % 10;
 80004ac:	4b76      	ldr	r3, [pc, #472]	; (8000688 <update7SEG+0x28c>)
 80004ae:	6819      	ldr	r1, [r3, #0]
 80004b0:	4b72      	ldr	r3, [pc, #456]	; (800067c <update7SEG+0x280>)
 80004b2:	fb83 2301 	smull	r2, r3, r3, r1
 80004b6:	109a      	asrs	r2, r3, #2
 80004b8:	17cb      	asrs	r3, r1, #31
 80004ba:	1ad2      	subs	r2, r2, r3
 80004bc:	4613      	mov	r3, r2
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	4413      	add	r3, r2
 80004c2:	005b      	lsls	r3, r3, #1
 80004c4:	1aca      	subs	r2, r1, r3
 80004c6:	4b6e      	ldr	r3, [pc, #440]	; (8000680 <update7SEG+0x284>)
 80004c8:	605a      	str	r2, [r3, #4]
	  	countYellow1--;
 80004ca:	4b6f      	ldr	r3, [pc, #444]	; (8000688 <update7SEG+0x28c>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	3b01      	subs	r3, #1
 80004d0:	4a6d      	ldr	r2, [pc, #436]	; (8000688 <update7SEG+0x28c>)
 80004d2:	6013      	str	r3, [r2, #0]
	  	}
	  	if (countYellow1 == 0){
 80004d4:	4b6c      	ldr	r3, [pc, #432]	; (8000688 <update7SEG+0x28c>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d10b      	bne.n	80004f4 <update7SEG+0xf8>
	  		countRed1 = countRED;
 80004dc:	4b6b      	ldr	r3, [pc, #428]	; (800068c <update7SEG+0x290>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a65      	ldr	r2, [pc, #404]	; (8000678 <update7SEG+0x27c>)
 80004e2:	6013      	str	r3, [r2, #0]
	  		countGreen1 = countGREEN;
 80004e4:	4b6a      	ldr	r3, [pc, #424]	; (8000690 <update7SEG+0x294>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a66      	ldr	r2, [pc, #408]	; (8000684 <update7SEG+0x288>)
 80004ea:	6013      	str	r3, [r2, #0]
	  		countYellow1 = countYELLOW;
 80004ec:	4b69      	ldr	r3, [pc, #420]	; (8000694 <update7SEG+0x298>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a65      	ldr	r2, [pc, #404]	; (8000688 <update7SEG+0x28c>)
 80004f2:	6013      	str	r3, [r2, #0]
	  	}
	  	setTimer3(100);
 80004f4:	2064      	movs	r0, #100	; 0x64
 80004f6:	f000 fe9b 	bl	8001230 <setTimer3>
	  	}
	if (timer4_flag == 1){
 80004fa:	4b67      	ldr	r3, [pc, #412]	; (8000698 <update7SEG+0x29c>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	2b01      	cmp	r3, #1
 8000500:	d174      	bne.n	80005ec <update7SEG+0x1f0>
	  	led_buffer[2] = countGreen2 / 10;
 8000502:	4b66      	ldr	r3, [pc, #408]	; (800069c <update7SEG+0x2a0>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a5d      	ldr	r2, [pc, #372]	; (800067c <update7SEG+0x280>)
 8000508:	fb82 1203 	smull	r1, r2, r2, r3
 800050c:	1092      	asrs	r2, r2, #2
 800050e:	17db      	asrs	r3, r3, #31
 8000510:	1ad3      	subs	r3, r2, r3
 8000512:	4a5b      	ldr	r2, [pc, #364]	; (8000680 <update7SEG+0x284>)
 8000514:	6093      	str	r3, [r2, #8]
	  	led_buffer[3] = countGreen2 % 10;
 8000516:	4b61      	ldr	r3, [pc, #388]	; (800069c <update7SEG+0x2a0>)
 8000518:	6819      	ldr	r1, [r3, #0]
 800051a:	4b58      	ldr	r3, [pc, #352]	; (800067c <update7SEG+0x280>)
 800051c:	fb83 2301 	smull	r2, r3, r3, r1
 8000520:	109a      	asrs	r2, r3, #2
 8000522:	17cb      	asrs	r3, r1, #31
 8000524:	1ad2      	subs	r2, r2, r3
 8000526:	4613      	mov	r3, r2
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	4413      	add	r3, r2
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	1aca      	subs	r2, r1, r3
 8000530:	4b53      	ldr	r3, [pc, #332]	; (8000680 <update7SEG+0x284>)
 8000532:	60da      	str	r2, [r3, #12]
	  	countGreen2--;
 8000534:	4b59      	ldr	r3, [pc, #356]	; (800069c <update7SEG+0x2a0>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	3b01      	subs	r3, #1
 800053a:	4a58      	ldr	r2, [pc, #352]	; (800069c <update7SEG+0x2a0>)
 800053c:	6013      	str	r3, [r2, #0]
	  	if (countGreen2 < 0){
 800053e:	4b57      	ldr	r3, [pc, #348]	; (800069c <update7SEG+0x2a0>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	da1d      	bge.n	8000582 <update7SEG+0x186>
	  	led_buffer[2] = countYellow2 / 10;
 8000546:	4b56      	ldr	r3, [pc, #344]	; (80006a0 <update7SEG+0x2a4>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4a4c      	ldr	r2, [pc, #304]	; (800067c <update7SEG+0x280>)
 800054c:	fb82 1203 	smull	r1, r2, r2, r3
 8000550:	1092      	asrs	r2, r2, #2
 8000552:	17db      	asrs	r3, r3, #31
 8000554:	1ad3      	subs	r3, r2, r3
 8000556:	4a4a      	ldr	r2, [pc, #296]	; (8000680 <update7SEG+0x284>)
 8000558:	6093      	str	r3, [r2, #8]
	  	led_buffer[3] = countYellow2 % 10;
 800055a:	4b51      	ldr	r3, [pc, #324]	; (80006a0 <update7SEG+0x2a4>)
 800055c:	6819      	ldr	r1, [r3, #0]
 800055e:	4b47      	ldr	r3, [pc, #284]	; (800067c <update7SEG+0x280>)
 8000560:	fb83 2301 	smull	r2, r3, r3, r1
 8000564:	109a      	asrs	r2, r3, #2
 8000566:	17cb      	asrs	r3, r1, #31
 8000568:	1ad2      	subs	r2, r2, r3
 800056a:	4613      	mov	r3, r2
 800056c:	009b      	lsls	r3, r3, #2
 800056e:	4413      	add	r3, r2
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	1aca      	subs	r2, r1, r3
 8000574:	4b42      	ldr	r3, [pc, #264]	; (8000680 <update7SEG+0x284>)
 8000576:	60da      	str	r2, [r3, #12]
	  	countYellow2--;
 8000578:	4b49      	ldr	r3, [pc, #292]	; (80006a0 <update7SEG+0x2a4>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	3b01      	subs	r3, #1
 800057e:	4a48      	ldr	r2, [pc, #288]	; (80006a0 <update7SEG+0x2a4>)
 8000580:	6013      	str	r3, [r2, #0]
	  	}
	  	if (countYellow2 < 0){
 8000582:	4b47      	ldr	r3, [pc, #284]	; (80006a0 <update7SEG+0x2a4>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	2b00      	cmp	r3, #0
 8000588:	da1d      	bge.n	80005c6 <update7SEG+0x1ca>
	  	led_buffer[2] = countRed2 / 10;
 800058a:	4b46      	ldr	r3, [pc, #280]	; (80006a4 <update7SEG+0x2a8>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a3b      	ldr	r2, [pc, #236]	; (800067c <update7SEG+0x280>)
 8000590:	fb82 1203 	smull	r1, r2, r2, r3
 8000594:	1092      	asrs	r2, r2, #2
 8000596:	17db      	asrs	r3, r3, #31
 8000598:	1ad3      	subs	r3, r2, r3
 800059a:	4a39      	ldr	r2, [pc, #228]	; (8000680 <update7SEG+0x284>)
 800059c:	6093      	str	r3, [r2, #8]
	  	led_buffer[3] = countRed2 % 10;
 800059e:	4b41      	ldr	r3, [pc, #260]	; (80006a4 <update7SEG+0x2a8>)
 80005a0:	6819      	ldr	r1, [r3, #0]
 80005a2:	4b36      	ldr	r3, [pc, #216]	; (800067c <update7SEG+0x280>)
 80005a4:	fb83 2301 	smull	r2, r3, r3, r1
 80005a8:	109a      	asrs	r2, r3, #2
 80005aa:	17cb      	asrs	r3, r1, #31
 80005ac:	1ad2      	subs	r2, r2, r3
 80005ae:	4613      	mov	r3, r2
 80005b0:	009b      	lsls	r3, r3, #2
 80005b2:	4413      	add	r3, r2
 80005b4:	005b      	lsls	r3, r3, #1
 80005b6:	1aca      	subs	r2, r1, r3
 80005b8:	4b31      	ldr	r3, [pc, #196]	; (8000680 <update7SEG+0x284>)
 80005ba:	60da      	str	r2, [r3, #12]
		countRed2--;
 80005bc:	4b39      	ldr	r3, [pc, #228]	; (80006a4 <update7SEG+0x2a8>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	3b01      	subs	r3, #1
 80005c2:	4a38      	ldr	r2, [pc, #224]	; (80006a4 <update7SEG+0x2a8>)
 80005c4:	6013      	str	r3, [r2, #0]
	  	}
	  	if (countRed2 == 0){
 80005c6:	4b37      	ldr	r3, [pc, #220]	; (80006a4 <update7SEG+0x2a8>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d10b      	bne.n	80005e6 <update7SEG+0x1ea>
	  		countRed2 = countRED;
 80005ce:	4b2f      	ldr	r3, [pc, #188]	; (800068c <update7SEG+0x290>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a34      	ldr	r2, [pc, #208]	; (80006a4 <update7SEG+0x2a8>)
 80005d4:	6013      	str	r3, [r2, #0]
	  		countGreen2 = countGREEN;
 80005d6:	4b2e      	ldr	r3, [pc, #184]	; (8000690 <update7SEG+0x294>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a30      	ldr	r2, [pc, #192]	; (800069c <update7SEG+0x2a0>)
 80005dc:	6013      	str	r3, [r2, #0]
	  		countYellow2= countYELLOW;
 80005de:	4b2d      	ldr	r3, [pc, #180]	; (8000694 <update7SEG+0x298>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a2f      	ldr	r2, [pc, #188]	; (80006a0 <update7SEG+0x2a4>)
 80005e4:	6013      	str	r3, [r2, #0]
	  	}
	  	setTimer4(100);
 80005e6:	2064      	movs	r0, #100	; 0x64
 80005e8:	f000 fe36 	bl	8001258 <setTimer4>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2b03      	cmp	r3, #3
 80005f0:	d83a      	bhi.n	8000668 <update7SEG+0x26c>
 80005f2:	a201      	add	r2, pc, #4	; (adr r2, 80005f8 <update7SEG+0x1fc>)
 80005f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f8:	08000609 	.word	0x08000609
 80005fc:	08000621 	.word	0x08000621
 8000600:	08000639 	.word	0x08000639
 8000604:	08000651 	.word	0x08000651
	  	}
	switch (index_led){
  	  	  case 0:
  	  		  display7SEG(led_buffer[0]);
 8000608:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <update7SEG+0x284>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff fe81 	bl	8000314 <display7SEG>
  	  		  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000618:	4823      	ldr	r0, [pc, #140]	; (80006a8 <update7SEG+0x2ac>)
 800061a:	f001 fa3c 	bl	8001a96 <HAL_GPIO_WritePin>
  	  		  break;
 800061e:	e024      	b.n	800066a <update7SEG+0x26e>
  	  	  case 1:
  	  		  display7SEG(led_buffer[1]);
 8000620:	4b17      	ldr	r3, [pc, #92]	; (8000680 <update7SEG+0x284>)
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	4618      	mov	r0, r3
 8000626:	f7ff fe75 	bl	8000314 <display7SEG>
  	  		  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800062a:	2200      	movs	r2, #0
 800062c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000630:	481d      	ldr	r0, [pc, #116]	; (80006a8 <update7SEG+0x2ac>)
 8000632:	f001 fa30 	bl	8001a96 <HAL_GPIO_WritePin>
  	  		  break;
 8000636:	e018      	b.n	800066a <update7SEG+0x26e>
  	  	  case 2:
  	  		  display7SEG(led_buffer[2]);
 8000638:	4b11      	ldr	r3, [pc, #68]	; (8000680 <update7SEG+0x284>)
 800063a:	689b      	ldr	r3, [r3, #8]
 800063c:	4618      	mov	r0, r3
 800063e:	f7ff fe69 	bl	8000314 <display7SEG>
  	  	      HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000648:	4817      	ldr	r0, [pc, #92]	; (80006a8 <update7SEG+0x2ac>)
 800064a:	f001 fa24 	bl	8001a96 <HAL_GPIO_WritePin>
  	  		  break;
 800064e:	e00c      	b.n	800066a <update7SEG+0x26e>
  	  	  case 3:
  	  		  display7SEG(led_buffer[3]);
 8000650:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <update7SEG+0x284>)
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	4618      	mov	r0, r3
 8000656:	f7ff fe5d 	bl	8000314 <display7SEG>
  	  		  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000660:	4811      	ldr	r0, [pc, #68]	; (80006a8 <update7SEG+0x2ac>)
 8000662:	f001 fa18 	bl	8001a96 <HAL_GPIO_WritePin>
  	  		  break;
 8000666:	e000      	b.n	800066a <update7SEG+0x26e>
  	  	  default:
  	  		  break;
 8000668:	bf00      	nop
  	  }
    }
 800066a:	bf00      	nop
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	200000b8 	.word	0x200000b8
 8000678:	20000040 	.word	0x20000040
 800067c:	66666667 	.word	0x66666667
 8000680:	20000030 	.word	0x20000030
 8000684:	20000048 	.word	0x20000048
 8000688:	20000044 	.word	0x20000044
 800068c:	20000058 	.word	0x20000058
 8000690:	20000060 	.word	0x20000060
 8000694:	2000005c 	.word	0x2000005c
 8000698:	200000bc 	.word	0x200000bc
 800069c:	20000054 	.word	0x20000054
 80006a0:	20000050 	.word	0x20000050
 80006a4:	2000004c 	.word	0x2000004c
 80006a8:	40010800 	.word	0x40010800

080006ac <led_init>:

void led_init(){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,SET);
 80006b0:	2201      	movs	r2, #1
 80006b2:	2102      	movs	r1, #2
 80006b4:	480e      	ldr	r0, [pc, #56]	; (80006f0 <led_init+0x44>)
 80006b6:	f001 f9ee 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow1_GPIO_Port,yellow1_Pin,SET);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2104      	movs	r1, #4
 80006be:	480c      	ldr	r0, [pc, #48]	; (80006f0 <led_init+0x44>)
 80006c0:	f001 f9e9 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green1_GPIO_Port,green1_Pin,SET);
 80006c4:	2201      	movs	r2, #1
 80006c6:	2108      	movs	r1, #8
 80006c8:	4809      	ldr	r0, [pc, #36]	; (80006f0 <led_init+0x44>)
 80006ca:	f001 f9e4 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,SET);
 80006ce:	2201      	movs	r2, #1
 80006d0:	2110      	movs	r1, #16
 80006d2:	4807      	ldr	r0, [pc, #28]	; (80006f0 <led_init+0x44>)
 80006d4:	f001 f9df 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow2_GPIO_Port,yellow2_Pin,SET);
 80006d8:	2201      	movs	r2, #1
 80006da:	2120      	movs	r1, #32
 80006dc:	4804      	ldr	r0, [pc, #16]	; (80006f0 <led_init+0x44>)
 80006de:	f001 f9da 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green2_GPIO_Port,green2_Pin,SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	2140      	movs	r1, #64	; 0x40
 80006e6:	4802      	ldr	r0, [pc, #8]	; (80006f0 <led_init+0x44>)
 80006e8:	f001 f9d5 	bl	8001a96 <HAL_GPIO_WritePin>
}
 80006ec:	bf00      	nop
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40010800 	.word	0x40010800

080006f4 <led_red1green2>:
void led_red1green2(){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2102      	movs	r1, #2
 80006fc:	480e      	ldr	r0, [pc, #56]	; (8000738 <led_red1green2+0x44>)
 80006fe:	f001 f9ca 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow1_GPIO_Port,yellow1_Pin,SET);
 8000702:	2201      	movs	r2, #1
 8000704:	2104      	movs	r1, #4
 8000706:	480c      	ldr	r0, [pc, #48]	; (8000738 <led_red1green2+0x44>)
 8000708:	f001 f9c5 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green1_GPIO_Port,green1_Pin,SET);
 800070c:	2201      	movs	r2, #1
 800070e:	2108      	movs	r1, #8
 8000710:	4809      	ldr	r0, [pc, #36]	; (8000738 <led_red1green2+0x44>)
 8000712:	f001 f9c0 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,SET);
 8000716:	2201      	movs	r2, #1
 8000718:	2110      	movs	r1, #16
 800071a:	4807      	ldr	r0, [pc, #28]	; (8000738 <led_red1green2+0x44>)
 800071c:	f001 f9bb 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow2_GPIO_Port,yellow2_Pin,SET);
 8000720:	2201      	movs	r2, #1
 8000722:	2120      	movs	r1, #32
 8000724:	4804      	ldr	r0, [pc, #16]	; (8000738 <led_red1green2+0x44>)
 8000726:	f001 f9b6 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green2_GPIO_Port,green2_Pin,RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	2140      	movs	r1, #64	; 0x40
 800072e:	4802      	ldr	r0, [pc, #8]	; (8000738 <led_red1green2+0x44>)
 8000730:	f001 f9b1 	bl	8001a96 <HAL_GPIO_WritePin>
}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40010800 	.word	0x40010800

0800073c <led_red1yellow2>:
void led_red1yellow2(){
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	2102      	movs	r1, #2
 8000744:	480e      	ldr	r0, [pc, #56]	; (8000780 <led_red1yellow2+0x44>)
 8000746:	f001 f9a6 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow1_GPIO_Port,yellow1_Pin,SET);
 800074a:	2201      	movs	r2, #1
 800074c:	2104      	movs	r1, #4
 800074e:	480c      	ldr	r0, [pc, #48]	; (8000780 <led_red1yellow2+0x44>)
 8000750:	f001 f9a1 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green1_GPIO_Port,green1_Pin,SET);
 8000754:	2201      	movs	r2, #1
 8000756:	2108      	movs	r1, #8
 8000758:	4809      	ldr	r0, [pc, #36]	; (8000780 <led_red1yellow2+0x44>)
 800075a:	f001 f99c 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,SET);
 800075e:	2201      	movs	r2, #1
 8000760:	2110      	movs	r1, #16
 8000762:	4807      	ldr	r0, [pc, #28]	; (8000780 <led_red1yellow2+0x44>)
 8000764:	f001 f997 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow2_GPIO_Port,yellow2_Pin,RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	2120      	movs	r1, #32
 800076c:	4804      	ldr	r0, [pc, #16]	; (8000780 <led_red1yellow2+0x44>)
 800076e:	f001 f992 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green2_GPIO_Port,green2_Pin,SET);
 8000772:	2201      	movs	r2, #1
 8000774:	2140      	movs	r1, #64	; 0x40
 8000776:	4802      	ldr	r0, [pc, #8]	; (8000780 <led_red1yellow2+0x44>)
 8000778:	f001 f98d 	bl	8001a96 <HAL_GPIO_WritePin>
}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40010800 	.word	0x40010800

08000784 <led_red2green1>:
void led_red2green1(){
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,SET);
 8000788:	2201      	movs	r2, #1
 800078a:	2102      	movs	r1, #2
 800078c:	480e      	ldr	r0, [pc, #56]	; (80007c8 <led_red2green1+0x44>)
 800078e:	f001 f982 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow1_GPIO_Port,yellow1_Pin,SET);
 8000792:	2201      	movs	r2, #1
 8000794:	2104      	movs	r1, #4
 8000796:	480c      	ldr	r0, [pc, #48]	; (80007c8 <led_red2green1+0x44>)
 8000798:	f001 f97d 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green1_GPIO_Port,green1_Pin,RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	2108      	movs	r1, #8
 80007a0:	4809      	ldr	r0, [pc, #36]	; (80007c8 <led_red2green1+0x44>)
 80007a2:	f001 f978 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2110      	movs	r1, #16
 80007aa:	4807      	ldr	r0, [pc, #28]	; (80007c8 <led_red2green1+0x44>)
 80007ac:	f001 f973 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow2_GPIO_Port,yellow2_Pin,SET);
 80007b0:	2201      	movs	r2, #1
 80007b2:	2120      	movs	r1, #32
 80007b4:	4804      	ldr	r0, [pc, #16]	; (80007c8 <led_red2green1+0x44>)
 80007b6:	f001 f96e 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green2_GPIO_Port,green2_Pin,SET);
 80007ba:	2201      	movs	r2, #1
 80007bc:	2140      	movs	r1, #64	; 0x40
 80007be:	4802      	ldr	r0, [pc, #8]	; (80007c8 <led_red2green1+0x44>)
 80007c0:	f001 f969 	bl	8001a96 <HAL_GPIO_WritePin>
}
 80007c4:	bf00      	nop
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	40010800 	.word	0x40010800

080007cc <led_red2yellow1>:
void led_red2yellow1(){
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,SET);
 80007d0:	2201      	movs	r2, #1
 80007d2:	2102      	movs	r1, #2
 80007d4:	480e      	ldr	r0, [pc, #56]	; (8000810 <led_red2yellow1+0x44>)
 80007d6:	f001 f95e 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow1_GPIO_Port,yellow1_Pin,RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2104      	movs	r1, #4
 80007de:	480c      	ldr	r0, [pc, #48]	; (8000810 <led_red2yellow1+0x44>)
 80007e0:	f001 f959 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green1_GPIO_Port,green1_Pin,SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2108      	movs	r1, #8
 80007e8:	4809      	ldr	r0, [pc, #36]	; (8000810 <led_red2yellow1+0x44>)
 80007ea:	f001 f954 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2110      	movs	r1, #16
 80007f2:	4807      	ldr	r0, [pc, #28]	; (8000810 <led_red2yellow1+0x44>)
 80007f4:	f001 f94f 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow2_GPIO_Port,yellow2_Pin,SET);
 80007f8:	2201      	movs	r2, #1
 80007fa:	2120      	movs	r1, #32
 80007fc:	4804      	ldr	r0, [pc, #16]	; (8000810 <led_red2yellow1+0x44>)
 80007fe:	f001 f94a 	bl	8001a96 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(green2_GPIO_Port,green2_Pin,SET);
 8000802:	2201      	movs	r2, #1
 8000804:	2140      	movs	r1, #64	; 0x40
 8000806:	4802      	ldr	r0, [pc, #8]	; (8000810 <led_red2yellow1+0x44>)
 8000808:	f001 f945 	bl	8001a96 <HAL_GPIO_WritePin>
}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40010800 	.word	0x40010800

08000814 <fsm_manual_run>:

#include "fsm_manual.h"
#include "display7seg.h"

int countRED = 05, countYELLOW = 02, countGREEN = 03;
void fsm_manual_run(){
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
	switch(status){
 8000818:	4b98      	ldr	r3, [pc, #608]	; (8000a7c <fsm_manual_run+0x268>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2b0e      	cmp	r3, #14
 800081e:	f000 8147 	beq.w	8000ab0 <fsm_manual_run+0x29c>
 8000822:	2b0e      	cmp	r3, #14
 8000824:	f300 81b3 	bgt.w	8000b8e <fsm_manual_run+0x37a>
 8000828:	2b0c      	cmp	r3, #12
 800082a:	d003      	beq.n	8000834 <fsm_manual_run+0x20>
 800082c:	2b0d      	cmp	r3, #13
 800082e:	f000 8093 	beq.w	8000958 <fsm_manual_run+0x144>
			if (isButton3Pressed() == 1){
				countGreen1 = countGreen2 = countGREEN;
			}
			break;
		default:
			break;
 8000832:	e1ac      	b.n	8000b8e <fsm_manual_run+0x37a>
			if (timer1_flag == 1){
 8000834:	4b92      	ldr	r3, [pc, #584]	; (8000a80 <fsm_manual_run+0x26c>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d10a      	bne.n	8000852 <fsm_manual_run+0x3e>
				setTimer1(25);
 800083c:	2019      	movs	r0, #25
 800083e:	f000 fccf 	bl	80011e0 <setTimer1>
				HAL_GPIO_TogglePin(red1_GPIO_Port, red1_Pin);
 8000842:	2102      	movs	r1, #2
 8000844:	488f      	ldr	r0, [pc, #572]	; (8000a84 <fsm_manual_run+0x270>)
 8000846:	f001 f93e 	bl	8001ac6 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(red2_GPIO_Port, red2_Pin);
 800084a:	2110      	movs	r1, #16
 800084c:	488d      	ldr	r0, [pc, #564]	; (8000a84 <fsm_manual_run+0x270>)
 800084e:	f001 f93a 	bl	8001ac6 <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(yellow1_GPIO_Port,yellow1_Pin,SET);
 8000852:	2201      	movs	r2, #1
 8000854:	2104      	movs	r1, #4
 8000856:	488b      	ldr	r0, [pc, #556]	; (8000a84 <fsm_manual_run+0x270>)
 8000858:	f001 f91d 	bl	8001a96 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(green1_GPIO_Port,green1_Pin,SET);
 800085c:	2201      	movs	r2, #1
 800085e:	2108      	movs	r1, #8
 8000860:	4888      	ldr	r0, [pc, #544]	; (8000a84 <fsm_manual_run+0x270>)
 8000862:	f001 f918 	bl	8001a96 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(yellow2_GPIO_Port,yellow2_Pin,SET);
 8000866:	2201      	movs	r2, #1
 8000868:	2120      	movs	r1, #32
 800086a:	4886      	ldr	r0, [pc, #536]	; (8000a84 <fsm_manual_run+0x270>)
 800086c:	f001 f913 	bl	8001a96 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(green2_GPIO_Port,green2_Pin,SET);
 8000870:	2201      	movs	r2, #1
 8000872:	2140      	movs	r1, #64	; 0x40
 8000874:	4883      	ldr	r0, [pc, #524]	; (8000a84 <fsm_manual_run+0x270>)
 8000876:	f001 f90e 	bl	8001a96 <HAL_GPIO_WritePin>
			if (isButton1Pressed() == 1){
 800087a:	f7ff fc67 	bl	800014c <isButton1Pressed>
 800087e:	4603      	mov	r3, r0
 8000880:	2b01      	cmp	r3, #1
 8000882:	d130      	bne.n	80008e6 <fsm_manual_run+0xd2>
				status = MAN_YELLOW;
 8000884:	4b7d      	ldr	r3, [pc, #500]	; (8000a7c <fsm_manual_run+0x268>)
 8000886:	220d      	movs	r2, #13
 8000888:	601a      	str	r2, [r3, #0]
				setTimer1(01);
 800088a:	2001      	movs	r0, #1
 800088c:	f000 fca8 	bl	80011e0 <setTimer1>
				setTimer2(01);
 8000890:	2001      	movs	r0, #1
 8000892:	f000 fcb9 	bl	8001208 <setTimer2>
				setTimer3(00);
 8000896:	2000      	movs	r0, #0
 8000898:	f000 fcca 	bl	8001230 <setTimer3>
				setTimer4(00);
 800089c:	2000      	movs	r0, #0
 800089e:	f000 fcdb 	bl	8001258 <setTimer4>
				led_buffer[0] = 0;
 80008a2:	4b79      	ldr	r3, [pc, #484]	; (8000a88 <fsm_manual_run+0x274>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
				led_buffer[1] = 3;
 80008a8:	4b77      	ldr	r3, [pc, #476]	; (8000a88 <fsm_manual_run+0x274>)
 80008aa:	2203      	movs	r2, #3
 80008ac:	605a      	str	r2, [r3, #4]
				led_buffer[2] = countYELLOW / 10;
 80008ae:	4b77      	ldr	r3, [pc, #476]	; (8000a8c <fsm_manual_run+0x278>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a77      	ldr	r2, [pc, #476]	; (8000a90 <fsm_manual_run+0x27c>)
 80008b4:	fb82 1203 	smull	r1, r2, r2, r3
 80008b8:	1092      	asrs	r2, r2, #2
 80008ba:	17db      	asrs	r3, r3, #31
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	4a72      	ldr	r2, [pc, #456]	; (8000a88 <fsm_manual_run+0x274>)
 80008c0:	6093      	str	r3, [r2, #8]
				led_buffer[3] = countYELLOW % 10;
 80008c2:	4b72      	ldr	r3, [pc, #456]	; (8000a8c <fsm_manual_run+0x278>)
 80008c4:	6819      	ldr	r1, [r3, #0]
 80008c6:	4b72      	ldr	r3, [pc, #456]	; (8000a90 <fsm_manual_run+0x27c>)
 80008c8:	fb83 2301 	smull	r2, r3, r3, r1
 80008cc:	109a      	asrs	r2, r3, #2
 80008ce:	17cb      	asrs	r3, r1, #31
 80008d0:	1ad2      	subs	r2, r2, r3
 80008d2:	4613      	mov	r3, r2
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	4413      	add	r3, r2
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	1aca      	subs	r2, r1, r3
 80008dc:	4b6a      	ldr	r3, [pc, #424]	; (8000a88 <fsm_manual_run+0x274>)
 80008de:	60da      	str	r2, [r3, #12]
				index_led = 0;
 80008e0:	4b6c      	ldr	r3, [pc, #432]	; (8000a94 <fsm_manual_run+0x280>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
			if (isButton2Pressed() == 1){
 80008e6:	f7ff fc43 	bl	8000170 <isButton2Pressed>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d124      	bne.n	800093a <fsm_manual_run+0x126>
				countRED++;
 80008f0:	4b69      	ldr	r3, [pc, #420]	; (8000a98 <fsm_manual_run+0x284>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	3301      	adds	r3, #1
 80008f6:	4a68      	ldr	r2, [pc, #416]	; (8000a98 <fsm_manual_run+0x284>)
 80008f8:	6013      	str	r3, [r2, #0]
				led_buffer[2] = countRED / 10;
 80008fa:	4b67      	ldr	r3, [pc, #412]	; (8000a98 <fsm_manual_run+0x284>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a64      	ldr	r2, [pc, #400]	; (8000a90 <fsm_manual_run+0x27c>)
 8000900:	fb82 1203 	smull	r1, r2, r2, r3
 8000904:	1092      	asrs	r2, r2, #2
 8000906:	17db      	asrs	r3, r3, #31
 8000908:	1ad3      	subs	r3, r2, r3
 800090a:	4a5f      	ldr	r2, [pc, #380]	; (8000a88 <fsm_manual_run+0x274>)
 800090c:	6093      	str	r3, [r2, #8]
				led_buffer[3] = countRED % 10;
 800090e:	4b62      	ldr	r3, [pc, #392]	; (8000a98 <fsm_manual_run+0x284>)
 8000910:	6819      	ldr	r1, [r3, #0]
 8000912:	4b5f      	ldr	r3, [pc, #380]	; (8000a90 <fsm_manual_run+0x27c>)
 8000914:	fb83 2301 	smull	r2, r3, r3, r1
 8000918:	109a      	asrs	r2, r3, #2
 800091a:	17cb      	asrs	r3, r1, #31
 800091c:	1ad2      	subs	r2, r2, r3
 800091e:	4613      	mov	r3, r2
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	4413      	add	r3, r2
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	1aca      	subs	r2, r1, r3
 8000928:	4b57      	ldr	r3, [pc, #348]	; (8000a88 <fsm_manual_run+0x274>)
 800092a:	60da      	str	r2, [r3, #12]
				if (countRED >= 99) countRED = 00;
 800092c:	4b5a      	ldr	r3, [pc, #360]	; (8000a98 <fsm_manual_run+0x284>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2b62      	cmp	r3, #98	; 0x62
 8000932:	dd02      	ble.n	800093a <fsm_manual_run+0x126>
 8000934:	4b58      	ldr	r3, [pc, #352]	; (8000a98 <fsm_manual_run+0x284>)
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
			if (isButton3Pressed() == 1){
 800093a:	f7ff fc2b 	bl	8000194 <isButton3Pressed>
 800093e:	4603      	mov	r3, r0
 8000940:	2b01      	cmp	r3, #1
 8000942:	f040 8126 	bne.w	8000b92 <fsm_manual_run+0x37e>
				countRed1 = countRed2 = countRED;
 8000946:	4b54      	ldr	r3, [pc, #336]	; (8000a98 <fsm_manual_run+0x284>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a54      	ldr	r2, [pc, #336]	; (8000a9c <fsm_manual_run+0x288>)
 800094c:	6013      	str	r3, [r2, #0]
 800094e:	4b53      	ldr	r3, [pc, #332]	; (8000a9c <fsm_manual_run+0x288>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a53      	ldr	r2, [pc, #332]	; (8000aa0 <fsm_manual_run+0x28c>)
 8000954:	6013      	str	r3, [r2, #0]
			break;
 8000956:	e11c      	b.n	8000b92 <fsm_manual_run+0x37e>
			if (timer1_flag == 1){
 8000958:	4b49      	ldr	r3, [pc, #292]	; (8000a80 <fsm_manual_run+0x26c>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d10a      	bne.n	8000976 <fsm_manual_run+0x162>
				setTimer1(25);
 8000960:	2019      	movs	r0, #25
 8000962:	f000 fc3d 	bl	80011e0 <setTimer1>
				HAL_GPIO_TogglePin(yellow1_GPIO_Port, yellow1_Pin);
 8000966:	2104      	movs	r1, #4
 8000968:	4846      	ldr	r0, [pc, #280]	; (8000a84 <fsm_manual_run+0x270>)
 800096a:	f001 f8ac 	bl	8001ac6 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(yellow2_GPIO_Port, yellow2_Pin);
 800096e:	2120      	movs	r1, #32
 8000970:	4844      	ldr	r0, [pc, #272]	; (8000a84 <fsm_manual_run+0x270>)
 8000972:	f001 f8a8 	bl	8001ac6 <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,SET);
 8000976:	2201      	movs	r2, #1
 8000978:	2102      	movs	r1, #2
 800097a:	4842      	ldr	r0, [pc, #264]	; (8000a84 <fsm_manual_run+0x270>)
 800097c:	f001 f88b 	bl	8001a96 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(green1_GPIO_Port,green1_Pin,SET);
 8000980:	2201      	movs	r2, #1
 8000982:	2108      	movs	r1, #8
 8000984:	483f      	ldr	r0, [pc, #252]	; (8000a84 <fsm_manual_run+0x270>)
 8000986:	f001 f886 	bl	8001a96 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,SET);
 800098a:	2201      	movs	r2, #1
 800098c:	2110      	movs	r1, #16
 800098e:	483d      	ldr	r0, [pc, #244]	; (8000a84 <fsm_manual_run+0x270>)
 8000990:	f001 f881 	bl	8001a96 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(green2_GPIO_Port,green2_Pin,SET);
 8000994:	2201      	movs	r2, #1
 8000996:	2140      	movs	r1, #64	; 0x40
 8000998:	483a      	ldr	r0, [pc, #232]	; (8000a84 <fsm_manual_run+0x270>)
 800099a:	f001 f87c 	bl	8001a96 <HAL_GPIO_WritePin>
			if (isButton1Pressed() == 1){
 800099e:	f7ff fbd5 	bl	800014c <isButton1Pressed>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d130      	bne.n	8000a0a <fsm_manual_run+0x1f6>
				status = MAN_GREEN;
 80009a8:	4b34      	ldr	r3, [pc, #208]	; (8000a7c <fsm_manual_run+0x268>)
 80009aa:	220e      	movs	r2, #14
 80009ac:	601a      	str	r2, [r3, #0]
				setTimer1(01);
 80009ae:	2001      	movs	r0, #1
 80009b0:	f000 fc16 	bl	80011e0 <setTimer1>
				setTimer2(01);
 80009b4:	2001      	movs	r0, #1
 80009b6:	f000 fc27 	bl	8001208 <setTimer2>
				setTimer3(00);
 80009ba:	2000      	movs	r0, #0
 80009bc:	f000 fc38 	bl	8001230 <setTimer3>
				setTimer4(00);
 80009c0:	2000      	movs	r0, #0
 80009c2:	f000 fc49 	bl	8001258 <setTimer4>
				led_buffer[0] = 0;
 80009c6:	4b30      	ldr	r3, [pc, #192]	; (8000a88 <fsm_manual_run+0x274>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
				led_buffer[1] = 4;
 80009cc:	4b2e      	ldr	r3, [pc, #184]	; (8000a88 <fsm_manual_run+0x274>)
 80009ce:	2204      	movs	r2, #4
 80009d0:	605a      	str	r2, [r3, #4]
				led_buffer[2] = countGREEN / 10;
 80009d2:	4b34      	ldr	r3, [pc, #208]	; (8000aa4 <fsm_manual_run+0x290>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a2e      	ldr	r2, [pc, #184]	; (8000a90 <fsm_manual_run+0x27c>)
 80009d8:	fb82 1203 	smull	r1, r2, r2, r3
 80009dc:	1092      	asrs	r2, r2, #2
 80009de:	17db      	asrs	r3, r3, #31
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	4a29      	ldr	r2, [pc, #164]	; (8000a88 <fsm_manual_run+0x274>)
 80009e4:	6093      	str	r3, [r2, #8]
				led_buffer[3] = countGREEN % 10;
 80009e6:	4b2f      	ldr	r3, [pc, #188]	; (8000aa4 <fsm_manual_run+0x290>)
 80009e8:	6819      	ldr	r1, [r3, #0]
 80009ea:	4b29      	ldr	r3, [pc, #164]	; (8000a90 <fsm_manual_run+0x27c>)
 80009ec:	fb83 2301 	smull	r2, r3, r3, r1
 80009f0:	109a      	asrs	r2, r3, #2
 80009f2:	17cb      	asrs	r3, r1, #31
 80009f4:	1ad2      	subs	r2, r2, r3
 80009f6:	4613      	mov	r3, r2
 80009f8:	009b      	lsls	r3, r3, #2
 80009fa:	4413      	add	r3, r2
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	1aca      	subs	r2, r1, r3
 8000a00:	4b21      	ldr	r3, [pc, #132]	; (8000a88 <fsm_manual_run+0x274>)
 8000a02:	60da      	str	r2, [r3, #12]
				index_led = 0;
 8000a04:	4b23      	ldr	r3, [pc, #140]	; (8000a94 <fsm_manual_run+0x280>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
			if (isButton2Pressed() == 1){
 8000a0a:	f7ff fbb1 	bl	8000170 <isButton2Pressed>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d124      	bne.n	8000a5e <fsm_manual_run+0x24a>
				countYELLOW++;
 8000a14:	4b1d      	ldr	r3, [pc, #116]	; (8000a8c <fsm_manual_run+0x278>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	4a1c      	ldr	r2, [pc, #112]	; (8000a8c <fsm_manual_run+0x278>)
 8000a1c:	6013      	str	r3, [r2, #0]
				led_buffer[2] = countYELLOW / 10;
 8000a1e:	4b1b      	ldr	r3, [pc, #108]	; (8000a8c <fsm_manual_run+0x278>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a1b      	ldr	r2, [pc, #108]	; (8000a90 <fsm_manual_run+0x27c>)
 8000a24:	fb82 1203 	smull	r1, r2, r2, r3
 8000a28:	1092      	asrs	r2, r2, #2
 8000a2a:	17db      	asrs	r3, r3, #31
 8000a2c:	1ad3      	subs	r3, r2, r3
 8000a2e:	4a16      	ldr	r2, [pc, #88]	; (8000a88 <fsm_manual_run+0x274>)
 8000a30:	6093      	str	r3, [r2, #8]
				led_buffer[3] = countYELLOW % 10;
 8000a32:	4b16      	ldr	r3, [pc, #88]	; (8000a8c <fsm_manual_run+0x278>)
 8000a34:	6819      	ldr	r1, [r3, #0]
 8000a36:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <fsm_manual_run+0x27c>)
 8000a38:	fb83 2301 	smull	r2, r3, r3, r1
 8000a3c:	109a      	asrs	r2, r3, #2
 8000a3e:	17cb      	asrs	r3, r1, #31
 8000a40:	1ad2      	subs	r2, r2, r3
 8000a42:	4613      	mov	r3, r2
 8000a44:	009b      	lsls	r3, r3, #2
 8000a46:	4413      	add	r3, r2
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	1aca      	subs	r2, r1, r3
 8000a4c:	4b0e      	ldr	r3, [pc, #56]	; (8000a88 <fsm_manual_run+0x274>)
 8000a4e:	60da      	str	r2, [r3, #12]
				if(countYELLOW >= 99) countYELLOW = 00;
 8000a50:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <fsm_manual_run+0x278>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2b62      	cmp	r3, #98	; 0x62
 8000a56:	dd02      	ble.n	8000a5e <fsm_manual_run+0x24a>
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <fsm_manual_run+0x278>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	601a      	str	r2, [r3, #0]
			if (isButton3Pressed() == 1){
 8000a5e:	f7ff fb99 	bl	8000194 <isButton3Pressed>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b01      	cmp	r3, #1
 8000a66:	f040 8096 	bne.w	8000b96 <fsm_manual_run+0x382>
				countYellow1 = countYellow2 = countYELLOW;
 8000a6a:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <fsm_manual_run+0x278>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a0e      	ldr	r2, [pc, #56]	; (8000aa8 <fsm_manual_run+0x294>)
 8000a70:	6013      	str	r3, [r2, #0]
 8000a72:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <fsm_manual_run+0x294>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4a0d      	ldr	r2, [pc, #52]	; (8000aac <fsm_manual_run+0x298>)
 8000a78:	6013      	str	r3, [r2, #0]
			break;
 8000a7a:	e08c      	b.n	8000b96 <fsm_manual_run+0x382>
 8000a7c:	2000009c 	.word	0x2000009c
 8000a80:	200000b0 	.word	0x200000b0
 8000a84:	40010800 	.word	0x40010800
 8000a88:	20000030 	.word	0x20000030
 8000a8c:	2000005c 	.word	0x2000005c
 8000a90:	66666667 	.word	0x66666667
 8000a94:	20000098 	.word	0x20000098
 8000a98:	20000058 	.word	0x20000058
 8000a9c:	2000004c 	.word	0x2000004c
 8000aa0:	20000040 	.word	0x20000040
 8000aa4:	20000060 	.word	0x20000060
 8000aa8:	20000050 	.word	0x20000050
 8000aac:	20000044 	.word	0x20000044
			if (timer1_flag == 1){
 8000ab0:	4b3b      	ldr	r3, [pc, #236]	; (8000ba0 <fsm_manual_run+0x38c>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d10a      	bne.n	8000ace <fsm_manual_run+0x2ba>
				setTimer1(25);
 8000ab8:	2019      	movs	r0, #25
 8000aba:	f000 fb91 	bl	80011e0 <setTimer1>
				HAL_GPIO_TogglePin(green1_GPIO_Port, green1_Pin);
 8000abe:	2108      	movs	r1, #8
 8000ac0:	4838      	ldr	r0, [pc, #224]	; (8000ba4 <fsm_manual_run+0x390>)
 8000ac2:	f001 f800 	bl	8001ac6 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(green2_GPIO_Port, green2_Pin);
 8000ac6:	2140      	movs	r1, #64	; 0x40
 8000ac8:	4836      	ldr	r0, [pc, #216]	; (8000ba4 <fsm_manual_run+0x390>)
 8000aca:	f000 fffc 	bl	8001ac6 <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,SET);
 8000ace:	2201      	movs	r2, #1
 8000ad0:	2102      	movs	r1, #2
 8000ad2:	4834      	ldr	r0, [pc, #208]	; (8000ba4 <fsm_manual_run+0x390>)
 8000ad4:	f000 ffdf 	bl	8001a96 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(yellow1_GPIO_Port,yellow1_Pin,SET);
 8000ad8:	2201      	movs	r2, #1
 8000ada:	2104      	movs	r1, #4
 8000adc:	4831      	ldr	r0, [pc, #196]	; (8000ba4 <fsm_manual_run+0x390>)
 8000ade:	f000 ffda 	bl	8001a96 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,SET);
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	2110      	movs	r1, #16
 8000ae6:	482f      	ldr	r0, [pc, #188]	; (8000ba4 <fsm_manual_run+0x390>)
 8000ae8:	f000 ffd5 	bl	8001a96 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(yellow2_GPIO_Port,yellow2_Pin,SET);
 8000aec:	2201      	movs	r2, #1
 8000aee:	2120      	movs	r1, #32
 8000af0:	482c      	ldr	r0, [pc, #176]	; (8000ba4 <fsm_manual_run+0x390>)
 8000af2:	f000 ffd0 	bl	8001a96 <HAL_GPIO_WritePin>
			if (isButton1Pressed() == 1){
 8000af6:	f7ff fb29 	bl	800014c <isButton1Pressed>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d10e      	bne.n	8000b1e <fsm_manual_run+0x30a>
				status = INIT;
 8000b00:	4b29      	ldr	r3, [pc, #164]	; (8000ba8 <fsm_manual_run+0x394>)
 8000b02:	2201      	movs	r2, #1
 8000b04:	601a      	str	r2, [r3, #0]
				setTimer2(01);
 8000b06:	2001      	movs	r0, #1
 8000b08:	f000 fb7e 	bl	8001208 <setTimer2>
				setTimer3(01);
 8000b0c:	2001      	movs	r0, #1
 8000b0e:	f000 fb8f 	bl	8001230 <setTimer3>
				setTimer4(01);
 8000b12:	2001      	movs	r0, #1
 8000b14:	f000 fba0 	bl	8001258 <setTimer4>
				index_led = 0;
 8000b18:	4b24      	ldr	r3, [pc, #144]	; (8000bac <fsm_manual_run+0x398>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
			if (isButton2Pressed() == 1){
 8000b1e:	f7ff fb27 	bl	8000170 <isButton2Pressed>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d124      	bne.n	8000b72 <fsm_manual_run+0x35e>
				countGREEN++;
 8000b28:	4b21      	ldr	r3, [pc, #132]	; (8000bb0 <fsm_manual_run+0x39c>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	4a20      	ldr	r2, [pc, #128]	; (8000bb0 <fsm_manual_run+0x39c>)
 8000b30:	6013      	str	r3, [r2, #0]
				led_buffer[2] = countGREEN / 10;
 8000b32:	4b1f      	ldr	r3, [pc, #124]	; (8000bb0 <fsm_manual_run+0x39c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a1f      	ldr	r2, [pc, #124]	; (8000bb4 <fsm_manual_run+0x3a0>)
 8000b38:	fb82 1203 	smull	r1, r2, r2, r3
 8000b3c:	1092      	asrs	r2, r2, #2
 8000b3e:	17db      	asrs	r3, r3, #31
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	4a1d      	ldr	r2, [pc, #116]	; (8000bb8 <fsm_manual_run+0x3a4>)
 8000b44:	6093      	str	r3, [r2, #8]
				led_buffer[3] = countGREEN % 10;
 8000b46:	4b1a      	ldr	r3, [pc, #104]	; (8000bb0 <fsm_manual_run+0x39c>)
 8000b48:	6819      	ldr	r1, [r3, #0]
 8000b4a:	4b1a      	ldr	r3, [pc, #104]	; (8000bb4 <fsm_manual_run+0x3a0>)
 8000b4c:	fb83 2301 	smull	r2, r3, r3, r1
 8000b50:	109a      	asrs	r2, r3, #2
 8000b52:	17cb      	asrs	r3, r1, #31
 8000b54:	1ad2      	subs	r2, r2, r3
 8000b56:	4613      	mov	r3, r2
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	4413      	add	r3, r2
 8000b5c:	005b      	lsls	r3, r3, #1
 8000b5e:	1aca      	subs	r2, r1, r3
 8000b60:	4b15      	ldr	r3, [pc, #84]	; (8000bb8 <fsm_manual_run+0x3a4>)
 8000b62:	60da      	str	r2, [r3, #12]
				if(countGREEN >= 99) countGREEN = 00;
 8000b64:	4b12      	ldr	r3, [pc, #72]	; (8000bb0 <fsm_manual_run+0x39c>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2b62      	cmp	r3, #98	; 0x62
 8000b6a:	dd02      	ble.n	8000b72 <fsm_manual_run+0x35e>
 8000b6c:	4b10      	ldr	r3, [pc, #64]	; (8000bb0 <fsm_manual_run+0x39c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
			if (isButton3Pressed() == 1){
 8000b72:	f7ff fb0f 	bl	8000194 <isButton3Pressed>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d10e      	bne.n	8000b9a <fsm_manual_run+0x386>
				countGreen1 = countGreen2 = countGREEN;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <fsm_manual_run+0x39c>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a0e      	ldr	r2, [pc, #56]	; (8000bbc <fsm_manual_run+0x3a8>)
 8000b82:	6013      	str	r3, [r2, #0]
 8000b84:	4b0d      	ldr	r3, [pc, #52]	; (8000bbc <fsm_manual_run+0x3a8>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a0d      	ldr	r2, [pc, #52]	; (8000bc0 <fsm_manual_run+0x3ac>)
 8000b8a:	6013      	str	r3, [r2, #0]
			break;
 8000b8c:	e005      	b.n	8000b9a <fsm_manual_run+0x386>
			break;
 8000b8e:	bf00      	nop
 8000b90:	e004      	b.n	8000b9c <fsm_manual_run+0x388>
			break;
 8000b92:	bf00      	nop
 8000b94:	e002      	b.n	8000b9c <fsm_manual_run+0x388>
			break;
 8000b96:	bf00      	nop
 8000b98:	e000      	b.n	8000b9c <fsm_manual_run+0x388>
			break;
 8000b9a:	bf00      	nop
	}
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	200000b0 	.word	0x200000b0
 8000ba4:	40010800 	.word	0x40010800
 8000ba8:	2000009c 	.word	0x2000009c
 8000bac:	20000098 	.word	0x20000098
 8000bb0:	20000060 	.word	0x20000060
 8000bb4:	66666667 	.word	0x66666667
 8000bb8:	20000030 	.word	0x20000030
 8000bbc:	20000054 	.word	0x20000054
 8000bc0:	20000048 	.word	0x20000048

08000bc4 <fsm_trafficlight_run>:
#include "fsm_trafficlight.h"
#include "display7seg.h"
#include "global.h"
#include "fsm_manual.h"

void fsm_trafficlight_run(){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
	if (timer2_flag == 1){
 8000bc8:	4bab      	ldr	r3, [pc, #684]	; (8000e78 <fsm_trafficlight_run+0x2b4>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d111      	bne.n	8000bf4 <fsm_trafficlight_run+0x30>
		setTimer2(25);
 8000bd0:	2019      	movs	r0, #25
 8000bd2:	f000 fb19 	bl	8001208 <setTimer2>
		update7SEG(index_led++);
 8000bd6:	4ba9      	ldr	r3, [pc, #676]	; (8000e7c <fsm_trafficlight_run+0x2b8>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	1c5a      	adds	r2, r3, #1
 8000bdc:	49a7      	ldr	r1, [pc, #668]	; (8000e7c <fsm_trafficlight_run+0x2b8>)
 8000bde:	600a      	str	r2, [r1, #0]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fc0b 	bl	80003fc <update7SEG>
		if (index_led >=4) index_led = 0;
 8000be6:	4ba5      	ldr	r3, [pc, #660]	; (8000e7c <fsm_trafficlight_run+0x2b8>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2b03      	cmp	r3, #3
 8000bec:	dd02      	ble.n	8000bf4 <fsm_trafficlight_run+0x30>
 8000bee:	4ba3      	ldr	r3, [pc, #652]	; (8000e7c <fsm_trafficlight_run+0x2b8>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
	}
	switch(status){
 8000bf4:	4ba2      	ldr	r3, [pc, #648]	; (8000e80 <fsm_trafficlight_run+0x2bc>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	2b04      	cmp	r3, #4
 8000bfc:	f200 81a8 	bhi.w	8000f50 <fsm_trafficlight_run+0x38c>
 8000c00:	a201      	add	r2, pc, #4	; (adr r2, 8000c08 <fsm_trafficlight_run+0x44>)
 8000c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c06:	bf00      	nop
 8000c08:	08000c1d 	.word	0x08000c1d
 8000c0c:	08000c69 	.word	0x08000c69
 8000c10:	08000d1d 	.word	0x08000d1d
 8000c14:	08000dcb 	.word	0x08000dcb
 8000c18:	08000ea5 	.word	0x08000ea5
	case INIT:
		if(countRED == countYELLOW + countGREEN){
 8000c1c:	4b99      	ldr	r3, [pc, #612]	; (8000e84 <fsm_trafficlight_run+0x2c0>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4b99      	ldr	r3, [pc, #612]	; (8000e88 <fsm_trafficlight_run+0x2c4>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	441a      	add	r2, r3
 8000c26:	4b99      	ldr	r3, [pc, #612]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d10d      	bne.n	8000c4a <fsm_trafficlight_run+0x86>
			led_init();
 8000c2e:	f7ff fd3d 	bl	80006ac <led_init>
			status = RED1GREEN2;
 8000c32:	4b93      	ldr	r3, [pc, #588]	; (8000e80 <fsm_trafficlight_run+0x2bc>)
 8000c34:	2202      	movs	r2, #2
 8000c36:	601a      	str	r2, [r3, #0]
			setTimer1(countGREEN*100);
 8000c38:	4b93      	ldr	r3, [pc, #588]	; (8000e88 <fsm_trafficlight_run+0x2c4>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2264      	movs	r2, #100	; 0x64
 8000c3e:	fb02 f303 	mul.w	r3, r2, r3
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 facc 	bl	80011e0 <setTimer1>
			led_buffer[0] = 0;
			led_buffer[1] = 0;
			led_buffer[2] = 0;
			led_buffer[3] = 0;
		}
		break;
 8000c48:	e18b      	b.n	8000f62 <fsm_trafficlight_run+0x39e>
			TurnAllLed();
 8000c4a:	f7ff fbb3 	bl	80003b4 <TurnAllLed>
			led_buffer[0] = 0;
 8000c4e:	4b90      	ldr	r3, [pc, #576]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
			led_buffer[1] = 0;
 8000c54:	4b8e      	ldr	r3, [pc, #568]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	605a      	str	r2, [r3, #4]
			led_buffer[2] = 0;
 8000c5a:	4b8d      	ldr	r3, [pc, #564]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	609a      	str	r2, [r3, #8]
			led_buffer[3] = 0;
 8000c60:	4b8b      	ldr	r3, [pc, #556]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	60da      	str	r2, [r3, #12]
		break;
 8000c66:	e17c      	b.n	8000f62 <fsm_trafficlight_run+0x39e>
	case RED1GREEN2:
		led_red1green2();
 8000c68:	f7ff fd44 	bl	80006f4 <led_red1green2>
		if(timer1_flag == 1){
 8000c6c:	4b89      	ldr	r3, [pc, #548]	; (8000e94 <fsm_trafficlight_run+0x2d0>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d10a      	bne.n	8000c8a <fsm_trafficlight_run+0xc6>
			status = RED1YELLOW2;
 8000c74:	4b82      	ldr	r3, [pc, #520]	; (8000e80 <fsm_trafficlight_run+0x2bc>)
 8000c76:	2203      	movs	r2, #3
 8000c78:	601a      	str	r2, [r3, #0]
			setTimer1(countYELLOW*100);
 8000c7a:	4b82      	ldr	r3, [pc, #520]	; (8000e84 <fsm_trafficlight_run+0x2c0>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2264      	movs	r2, #100	; 0x64
 8000c80:	fb02 f303 	mul.w	r3, r2, r3
 8000c84:	4618      	mov	r0, r3
 8000c86:	f000 faab 	bl	80011e0 <setTimer1>
		}
		if(isButton1Pressed() == 1){
 8000c8a:	f7ff fa5f 	bl	800014c <isButton1Pressed>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d138      	bne.n	8000d06 <fsm_trafficlight_run+0x142>
			status = MAN_RED;
 8000c94:	4b7a      	ldr	r3, [pc, #488]	; (8000e80 <fsm_trafficlight_run+0x2bc>)
 8000c96:	220c      	movs	r2, #12
 8000c98:	601a      	str	r2, [r3, #0]
			countRed1 = 5;
 8000c9a:	4b7f      	ldr	r3, [pc, #508]	; (8000e98 <fsm_trafficlight_run+0x2d4>)
 8000c9c:	2205      	movs	r2, #5
 8000c9e:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,RESET);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	2110      	movs	r1, #16
 8000ca4:	487d      	ldr	r0, [pc, #500]	; (8000e9c <fsm_trafficlight_run+0x2d8>)
 8000ca6:	f000 fef6 	bl	8001a96 <HAL_GPIO_WritePin>
			setTimer1(01);
 8000caa:	2001      	movs	r0, #1
 8000cac:	f000 fa98 	bl	80011e0 <setTimer1>
			setTimer2(01);
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	f000 faa9 	bl	8001208 <setTimer2>
			setTimer3(00);
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f000 faba 	bl	8001230 <setTimer3>
			setTimer4(00);
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f000 facb 	bl	8001258 <setTimer4>
			led_buffer[0] = 0;
 8000cc2:	4b73      	ldr	r3, [pc, #460]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
			led_buffer[1] = 2;
 8000cc8:	4b71      	ldr	r3, [pc, #452]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000cca:	2202      	movs	r2, #2
 8000ccc:	605a      	str	r2, [r3, #4]
			led_buffer[2] = countRED / 10;
 8000cce:	4b6f      	ldr	r3, [pc, #444]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a73      	ldr	r2, [pc, #460]	; (8000ea0 <fsm_trafficlight_run+0x2dc>)
 8000cd4:	fb82 1203 	smull	r1, r2, r2, r3
 8000cd8:	1092      	asrs	r2, r2, #2
 8000cda:	17db      	asrs	r3, r3, #31
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	4a6c      	ldr	r2, [pc, #432]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000ce0:	6093      	str	r3, [r2, #8]
			led_buffer[3] = countRED % 10;
 8000ce2:	4b6a      	ldr	r3, [pc, #424]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000ce4:	6819      	ldr	r1, [r3, #0]
 8000ce6:	4b6e      	ldr	r3, [pc, #440]	; (8000ea0 <fsm_trafficlight_run+0x2dc>)
 8000ce8:	fb83 2301 	smull	r2, r3, r3, r1
 8000cec:	109a      	asrs	r2, r3, #2
 8000cee:	17cb      	asrs	r3, r1, #31
 8000cf0:	1ad2      	subs	r2, r2, r3
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	4413      	add	r3, r2
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	1aca      	subs	r2, r1, r3
 8000cfc:	4b64      	ldr	r3, [pc, #400]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000cfe:	60da      	str	r2, [r3, #12]
			index_led = 0;
 8000d00:	4b5e      	ldr	r3, [pc, #376]	; (8000e7c <fsm_trafficlight_run+0x2b8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
		}
		if (isButton2Pressed() == 1)  countRED = countRED;
 8000d06:	f7ff fa33 	bl	8000170 <isButton2Pressed>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	f040 8121 	bne.w	8000f54 <fsm_trafficlight_run+0x390>
 8000d12:	4b5e      	ldr	r3, [pc, #376]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a5d      	ldr	r2, [pc, #372]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000d18:	6013      	str	r3, [r2, #0]
		break;
 8000d1a:	e11b      	b.n	8000f54 <fsm_trafficlight_run+0x390>

	case RED1YELLOW2:
		led_red1yellow2();
 8000d1c:	f7ff fd0e 	bl	800073c <led_red1yellow2>
		if(timer1_flag == 1){
 8000d20:	4b5c      	ldr	r3, [pc, #368]	; (8000e94 <fsm_trafficlight_run+0x2d0>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d10a      	bne.n	8000d3e <fsm_trafficlight_run+0x17a>
			status = RED2GREEN1;
 8000d28:	4b55      	ldr	r3, [pc, #340]	; (8000e80 <fsm_trafficlight_run+0x2bc>)
 8000d2a:	2204      	movs	r2, #4
 8000d2c:	601a      	str	r2, [r3, #0]
			setTimer1(countGREEN*100);
 8000d2e:	4b56      	ldr	r3, [pc, #344]	; (8000e88 <fsm_trafficlight_run+0x2c4>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	2264      	movs	r2, #100	; 0x64
 8000d34:	fb02 f303 	mul.w	r3, r2, r3
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f000 fa51 	bl	80011e0 <setTimer1>
		}
		if(isButton1Pressed() == 1){
 8000d3e:	f7ff fa05 	bl	800014c <isButton1Pressed>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d135      	bne.n	8000db4 <fsm_trafficlight_run+0x1f0>
			status = MAN_RED;
 8000d48:	4b4d      	ldr	r3, [pc, #308]	; (8000e80 <fsm_trafficlight_run+0x2bc>)
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(red2_GPIO_Port,red2_Pin,RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2110      	movs	r1, #16
 8000d52:	4852      	ldr	r0, [pc, #328]	; (8000e9c <fsm_trafficlight_run+0x2d8>)
 8000d54:	f000 fe9f 	bl	8001a96 <HAL_GPIO_WritePin>
			setTimer1(01);
 8000d58:	2001      	movs	r0, #1
 8000d5a:	f000 fa41 	bl	80011e0 <setTimer1>
			setTimer2(01);
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f000 fa52 	bl	8001208 <setTimer2>
			setTimer3(00);
 8000d64:	2000      	movs	r0, #0
 8000d66:	f000 fa63 	bl	8001230 <setTimer3>
			setTimer4(00);
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f000 fa74 	bl	8001258 <setTimer4>
			led_buffer[0] = 0;
 8000d70:	4b47      	ldr	r3, [pc, #284]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
			led_buffer[1] = 2;
 8000d76:	4b46      	ldr	r3, [pc, #280]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000d78:	2202      	movs	r2, #2
 8000d7a:	605a      	str	r2, [r3, #4]
			led_buffer[2] = countRED / 10;
 8000d7c:	4b43      	ldr	r3, [pc, #268]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a47      	ldr	r2, [pc, #284]	; (8000ea0 <fsm_trafficlight_run+0x2dc>)
 8000d82:	fb82 1203 	smull	r1, r2, r2, r3
 8000d86:	1092      	asrs	r2, r2, #2
 8000d88:	17db      	asrs	r3, r3, #31
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	4a40      	ldr	r2, [pc, #256]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000d8e:	6093      	str	r3, [r2, #8]
			led_buffer[3] = countRED % 10;
 8000d90:	4b3e      	ldr	r3, [pc, #248]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000d92:	6819      	ldr	r1, [r3, #0]
 8000d94:	4b42      	ldr	r3, [pc, #264]	; (8000ea0 <fsm_trafficlight_run+0x2dc>)
 8000d96:	fb83 2301 	smull	r2, r3, r3, r1
 8000d9a:	109a      	asrs	r2, r3, #2
 8000d9c:	17cb      	asrs	r3, r1, #31
 8000d9e:	1ad2      	subs	r2, r2, r3
 8000da0:	4613      	mov	r3, r2
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	4413      	add	r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	1aca      	subs	r2, r1, r3
 8000daa:	4b39      	ldr	r3, [pc, #228]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000dac:	60da      	str	r2, [r3, #12]
			index_led = 0;
 8000dae:	4b33      	ldr	r3, [pc, #204]	; (8000e7c <fsm_trafficlight_run+0x2b8>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
		}
		if (isButton2Pressed() == 1)  countRED = countRED;
 8000db4:	f7ff f9dc 	bl	8000170 <isButton2Pressed>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	f040 80cc 	bne.w	8000f58 <fsm_trafficlight_run+0x394>
 8000dc0:	4b32      	ldr	r3, [pc, #200]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a31      	ldr	r2, [pc, #196]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000dc6:	6013      	str	r3, [r2, #0]
		break;
 8000dc8:	e0c6      	b.n	8000f58 <fsm_trafficlight_run+0x394>
	case RED2GREEN1:
		led_red2green1();
 8000dca:	f7ff fcdb 	bl	8000784 <led_red2green1>
		if(timer1_flag == 1){
 8000dce:	4b31      	ldr	r3, [pc, #196]	; (8000e94 <fsm_trafficlight_run+0x2d0>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d10a      	bne.n	8000dec <fsm_trafficlight_run+0x228>
			status = RED2YELLOW1;
 8000dd6:	4b2a      	ldr	r3, [pc, #168]	; (8000e80 <fsm_trafficlight_run+0x2bc>)
 8000dd8:	2205      	movs	r2, #5
 8000dda:	601a      	str	r2, [r3, #0]
			setTimer1(countYELLOW*100);
 8000ddc:	4b29      	ldr	r3, [pc, #164]	; (8000e84 <fsm_trafficlight_run+0x2c0>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2264      	movs	r2, #100	; 0x64
 8000de2:	fb02 f303 	mul.w	r3, r2, r3
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 f9fa 	bl	80011e0 <setTimer1>
		}
		if(isButton1Pressed() == 1){
 8000dec:	f7ff f9ae 	bl	800014c <isButton1Pressed>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d135      	bne.n	8000e62 <fsm_trafficlight_run+0x29e>
			status = MAN_RED;
 8000df6:	4b22      	ldr	r3, [pc, #136]	; (8000e80 <fsm_trafficlight_run+0x2bc>)
 8000df8:	220c      	movs	r2, #12
 8000dfa:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	2102      	movs	r1, #2
 8000e00:	4826      	ldr	r0, [pc, #152]	; (8000e9c <fsm_trafficlight_run+0x2d8>)
 8000e02:	f000 fe48 	bl	8001a96 <HAL_GPIO_WritePin>
			setTimer1(01);
 8000e06:	2001      	movs	r0, #1
 8000e08:	f000 f9ea 	bl	80011e0 <setTimer1>
			setTimer2(01);
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	f000 f9fb 	bl	8001208 <setTimer2>
			setTimer3(00);
 8000e12:	2000      	movs	r0, #0
 8000e14:	f000 fa0c 	bl	8001230 <setTimer3>
			setTimer4(00);
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f000 fa1d 	bl	8001258 <setTimer4>
			led_buffer[0] = 0;
 8000e1e:	4b1c      	ldr	r3, [pc, #112]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
			led_buffer[1] = 2;
 8000e24:	4b1a      	ldr	r3, [pc, #104]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000e26:	2202      	movs	r2, #2
 8000e28:	605a      	str	r2, [r3, #4]
			led_buffer[2] = countRED / 10;
 8000e2a:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a1c      	ldr	r2, [pc, #112]	; (8000ea0 <fsm_trafficlight_run+0x2dc>)
 8000e30:	fb82 1203 	smull	r1, r2, r2, r3
 8000e34:	1092      	asrs	r2, r2, #2
 8000e36:	17db      	asrs	r3, r3, #31
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	4a15      	ldr	r2, [pc, #84]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000e3c:	6093      	str	r3, [r2, #8]
			led_buffer[3] = countRED % 10;
 8000e3e:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000e40:	6819      	ldr	r1, [r3, #0]
 8000e42:	4b17      	ldr	r3, [pc, #92]	; (8000ea0 <fsm_trafficlight_run+0x2dc>)
 8000e44:	fb83 2301 	smull	r2, r3, r3, r1
 8000e48:	109a      	asrs	r2, r3, #2
 8000e4a:	17cb      	asrs	r3, r1, #31
 8000e4c:	1ad2      	subs	r2, r2, r3
 8000e4e:	4613      	mov	r3, r2
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	4413      	add	r3, r2
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	1aca      	subs	r2, r1, r3
 8000e58:	4b0d      	ldr	r3, [pc, #52]	; (8000e90 <fsm_trafficlight_run+0x2cc>)
 8000e5a:	60da      	str	r2, [r3, #12]
			index_led = 0;
 8000e5c:	4b07      	ldr	r3, [pc, #28]	; (8000e7c <fsm_trafficlight_run+0x2b8>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
		}
		if (isButton2Pressed() == 1)  countRED = countRED;
 8000e62:	f7ff f985 	bl	8000170 <isButton2Pressed>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d177      	bne.n	8000f5c <fsm_trafficlight_run+0x398>
 8000e6c:	4b07      	ldr	r3, [pc, #28]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a06      	ldr	r2, [pc, #24]	; (8000e8c <fsm_trafficlight_run+0x2c8>)
 8000e72:	6013      	str	r3, [r2, #0]
		break;
 8000e74:	e072      	b.n	8000f5c <fsm_trafficlight_run+0x398>
 8000e76:	bf00      	nop
 8000e78:	200000b4 	.word	0x200000b4
 8000e7c:	20000098 	.word	0x20000098
 8000e80:	2000009c 	.word	0x2000009c
 8000e84:	2000005c 	.word	0x2000005c
 8000e88:	20000060 	.word	0x20000060
 8000e8c:	20000058 	.word	0x20000058
 8000e90:	20000030 	.word	0x20000030
 8000e94:	200000b0 	.word	0x200000b0
 8000e98:	20000040 	.word	0x20000040
 8000e9c:	40010800 	.word	0x40010800
 8000ea0:	66666667 	.word	0x66666667
	case RED2YELLOW1:
		led_red2yellow1();
 8000ea4:	f7ff fc92 	bl	80007cc <led_red2yellow1>
		if(timer1_flag ==1){
 8000ea8:	4b2f      	ldr	r3, [pc, #188]	; (8000f68 <fsm_trafficlight_run+0x3a4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d10a      	bne.n	8000ec6 <fsm_trafficlight_run+0x302>
			status = RED1GREEN2;
 8000eb0:	4b2e      	ldr	r3, [pc, #184]	; (8000f6c <fsm_trafficlight_run+0x3a8>)
 8000eb2:	2202      	movs	r2, #2
 8000eb4:	601a      	str	r2, [r3, #0]
			setTimer1(countGREEN*100);
 8000eb6:	4b2e      	ldr	r3, [pc, #184]	; (8000f70 <fsm_trafficlight_run+0x3ac>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2264      	movs	r2, #100	; 0x64
 8000ebc:	fb02 f303 	mul.w	r3, r2, r3
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f000 f98d 	bl	80011e0 <setTimer1>
		}
		if(isButton1Pressed() == 1){
 8000ec6:	f7ff f941 	bl	800014c <isButton1Pressed>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d135      	bne.n	8000f3c <fsm_trafficlight_run+0x378>
			status = MAN_RED;
 8000ed0:	4b26      	ldr	r3, [pc, #152]	; (8000f6c <fsm_trafficlight_run+0x3a8>)
 8000ed2:	220c      	movs	r2, #12
 8000ed4:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(red1_GPIO_Port,red1_Pin,RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2102      	movs	r1, #2
 8000eda:	4826      	ldr	r0, [pc, #152]	; (8000f74 <fsm_trafficlight_run+0x3b0>)
 8000edc:	f000 fddb 	bl	8001a96 <HAL_GPIO_WritePin>
			setTimer1(01);
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	f000 f97d 	bl	80011e0 <setTimer1>
			setTimer2(01);
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f000 f98e 	bl	8001208 <setTimer2>
			setTimer3(00);
 8000eec:	2000      	movs	r0, #0
 8000eee:	f000 f99f 	bl	8001230 <setTimer3>
			setTimer4(00);
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f000 f9b0 	bl	8001258 <setTimer4>
			led_buffer[0] = 0;
 8000ef8:	4b1f      	ldr	r3, [pc, #124]	; (8000f78 <fsm_trafficlight_run+0x3b4>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
			led_buffer[1] = 2;
 8000efe:	4b1e      	ldr	r3, [pc, #120]	; (8000f78 <fsm_trafficlight_run+0x3b4>)
 8000f00:	2202      	movs	r2, #2
 8000f02:	605a      	str	r2, [r3, #4]
			led_buffer[2] = countRED / 10;
 8000f04:	4b1d      	ldr	r3, [pc, #116]	; (8000f7c <fsm_trafficlight_run+0x3b8>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a1d      	ldr	r2, [pc, #116]	; (8000f80 <fsm_trafficlight_run+0x3bc>)
 8000f0a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f0e:	1092      	asrs	r2, r2, #2
 8000f10:	17db      	asrs	r3, r3, #31
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	4a18      	ldr	r2, [pc, #96]	; (8000f78 <fsm_trafficlight_run+0x3b4>)
 8000f16:	6093      	str	r3, [r2, #8]
			led_buffer[3] = countRED % 10;
 8000f18:	4b18      	ldr	r3, [pc, #96]	; (8000f7c <fsm_trafficlight_run+0x3b8>)
 8000f1a:	6819      	ldr	r1, [r3, #0]
 8000f1c:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <fsm_trafficlight_run+0x3bc>)
 8000f1e:	fb83 2301 	smull	r2, r3, r3, r1
 8000f22:	109a      	asrs	r2, r3, #2
 8000f24:	17cb      	asrs	r3, r1, #31
 8000f26:	1ad2      	subs	r2, r2, r3
 8000f28:	4613      	mov	r3, r2
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	4413      	add	r3, r2
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	1aca      	subs	r2, r1, r3
 8000f32:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <fsm_trafficlight_run+0x3b4>)
 8000f34:	60da      	str	r2, [r3, #12]
			index_led = 0;
 8000f36:	4b13      	ldr	r3, [pc, #76]	; (8000f84 <fsm_trafficlight_run+0x3c0>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
		}
		if (isButton2Pressed() == 1)  countRED = countRED;
 8000f3c:	f7ff f918 	bl	8000170 <isButton2Pressed>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d10c      	bne.n	8000f60 <fsm_trafficlight_run+0x39c>
 8000f46:	4b0d      	ldr	r3, [pc, #52]	; (8000f7c <fsm_trafficlight_run+0x3b8>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a0c      	ldr	r2, [pc, #48]	; (8000f7c <fsm_trafficlight_run+0x3b8>)
 8000f4c:	6013      	str	r3, [r2, #0]
		break;
 8000f4e:	e007      	b.n	8000f60 <fsm_trafficlight_run+0x39c>
	default:
		break;
 8000f50:	bf00      	nop
 8000f52:	e006      	b.n	8000f62 <fsm_trafficlight_run+0x39e>
		break;
 8000f54:	bf00      	nop
 8000f56:	e004      	b.n	8000f62 <fsm_trafficlight_run+0x39e>
		break;
 8000f58:	bf00      	nop
 8000f5a:	e002      	b.n	8000f62 <fsm_trafficlight_run+0x39e>
		break;
 8000f5c:	bf00      	nop
 8000f5e:	e000      	b.n	8000f62 <fsm_trafficlight_run+0x39e>
		break;
 8000f60:	bf00      	nop
	}
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200000b0 	.word	0x200000b0
 8000f6c:	2000009c 	.word	0x2000009c
 8000f70:	20000060 	.word	0x20000060
 8000f74:	40010800 	.word	0x40010800
 8000f78:	20000030 	.word	0x20000030
 8000f7c:	20000058 	.word	0x20000058
 8000f80:	66666667 	.word	0x66666667
 8000f84:	20000098 	.word	0x20000098

08000f88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f8c:	f000 fa82 	bl	8001494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f90:	f000 f81c 	bl	8000fcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f94:	f000 f8a2 	bl	80010dc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f98:	f000 f854 	bl	8001044 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f9c:	4809      	ldr	r0, [pc, #36]	; (8000fc4 <main+0x3c>)
 8000f9e:	f001 f9d7 	bl	8002350 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer2(01);
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	f000 f930 	bl	8001208 <setTimer2>
  setTimer3(01);
 8000fa8:	2001      	movs	r0, #1
 8000faa:	f000 f941 	bl	8001230 <setTimer3>
  setTimer4(01);
 8000fae:	2001      	movs	r0, #1
 8000fb0:	f000 f952 	bl	8001258 <setTimer4>
  status = INIT;
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <main+0x40>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	601a      	str	r2, [r3, #0]

  while (1)
  {
	  fsm_trafficlight_run();
 8000fba:	f7ff fe03 	bl	8000bc4 <fsm_trafficlight_run>
	  fsm_manual_run();
 8000fbe:	f7ff fc29 	bl	8000814 <fsm_manual_run>
	  fsm_trafficlight_run();
 8000fc2:	e7fa      	b.n	8000fba <main+0x32>
 8000fc4:	200000c0 	.word	0x200000c0
 8000fc8:	2000009c 	.word	0x2000009c

08000fcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b090      	sub	sp, #64	; 0x40
 8000fd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fd2:	f107 0318 	add.w	r3, r7, #24
 8000fd6:	2228      	movs	r2, #40	; 0x28
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f001 fd74 	bl	8002ac8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe0:	1d3b      	adds	r3, r7, #4
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
 8000fec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ff6:	2310      	movs	r3, #16
 8000ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffe:	f107 0318 	add.w	r3, r7, #24
 8001002:	4618      	mov	r0, r3
 8001004:	f000 fd78 	bl	8001af8 <HAL_RCC_OscConfig>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800100e:	f000 f8e1 	bl	80011d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001012:	230f      	movs	r3, #15
 8001014:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001016:	2300      	movs	r3, #0
 8001018:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001026:	1d3b      	adds	r3, r7, #4
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f000 ffe4 	bl	8001ff8 <HAL_RCC_ClockConfig>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001036:	f000 f8cd 	bl	80011d4 <Error_Handler>
  }
}
 800103a:	bf00      	nop
 800103c:	3740      	adds	r7, #64	; 0x40
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800104a:	f107 0308 	add.w	r3, r7, #8
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001058:	463b      	mov	r3, r7
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001060:	4b1d      	ldr	r3, [pc, #116]	; (80010d8 <MX_TIM2_Init+0x94>)
 8001062:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001066:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001068:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <MX_TIM2_Init+0x94>)
 800106a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800106e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001070:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <MX_TIM2_Init+0x94>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001076:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <MX_TIM2_Init+0x94>)
 8001078:	2209      	movs	r2, #9
 800107a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800107c:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <MX_TIM2_Init+0x94>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <MX_TIM2_Init+0x94>)
 8001084:	2200      	movs	r2, #0
 8001086:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001088:	4813      	ldr	r0, [pc, #76]	; (80010d8 <MX_TIM2_Init+0x94>)
 800108a:	f001 f911 	bl	80022b0 <HAL_TIM_Base_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001094:	f000 f89e 	bl	80011d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001098:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800109c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800109e:	f107 0308 	add.w	r3, r7, #8
 80010a2:	4619      	mov	r1, r3
 80010a4:	480c      	ldr	r0, [pc, #48]	; (80010d8 <MX_TIM2_Init+0x94>)
 80010a6:	f001 faa7 	bl	80025f8 <HAL_TIM_ConfigClockSource>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010b0:	f000 f890 	bl	80011d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b4:	2300      	movs	r3, #0
 80010b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010b8:	2300      	movs	r3, #0
 80010ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010bc:	463b      	mov	r3, r7
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	; (80010d8 <MX_TIM2_Init+0x94>)
 80010c2:	f001 fc73 	bl	80029ac <HAL_TIMEx_MasterConfigSynchronization>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010cc:	f000 f882 	bl	80011d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010d0:	bf00      	nop
 80010d2:	3718      	adds	r7, #24
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200000c0 	.word	0x200000c0

080010dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e2:	f107 0310 	add.w	r3, r7, #16
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f0:	4b2e      	ldr	r3, [pc, #184]	; (80011ac <MX_GPIO_Init+0xd0>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a2d      	ldr	r2, [pc, #180]	; (80011ac <MX_GPIO_Init+0xd0>)
 80010f6:	f043 0310 	orr.w	r3, r3, #16
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b2b      	ldr	r3, [pc, #172]	; (80011ac <MX_GPIO_Init+0xd0>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0310 	and.w	r3, r3, #16
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001108:	4b28      	ldr	r3, [pc, #160]	; (80011ac <MX_GPIO_Init+0xd0>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a27      	ldr	r2, [pc, #156]	; (80011ac <MX_GPIO_Init+0xd0>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b25      	ldr	r3, [pc, #148]	; (80011ac <MX_GPIO_Init+0xd0>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <MX_GPIO_Init+0xd0>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	4a21      	ldr	r2, [pc, #132]	; (80011ac <MX_GPIO_Init+0xd0>)
 8001126:	f043 0308 	orr.w	r3, r3, #8
 800112a:	6193      	str	r3, [r2, #24]
 800112c:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <MX_GPIO_Init+0xd0>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0308 	and.w	r3, r3, #8
 8001134:	607b      	str	r3, [r7, #4]
 8001136:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, red1_Pin|yellow1_Pin|green1_Pin|red2_Pin
 8001138:	2200      	movs	r2, #0
 800113a:	f640 717e 	movw	r1, #3966	; 0xf7e
 800113e:	481c      	ldr	r0, [pc, #112]	; (80011b0 <MX_GPIO_Init+0xd4>)
 8001140:	f000 fca9 	bl	8001a96 <HAL_GPIO_WritePin>
                          |yellow2_Pin|green2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, seg0_Pin|seg1_Pin|seg2_Pin|seg3_Pin
 8001144:	2200      	movs	r2, #0
 8001146:	217f      	movs	r1, #127	; 0x7f
 8001148:	481a      	ldr	r0, [pc, #104]	; (80011b4 <MX_GPIO_Init+0xd8>)
 800114a:	f000 fca4 	bl	8001a96 <HAL_GPIO_WritePin>
                          |seg4_Pin|seg5_Pin|seg6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 800114e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001152:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001158:	2301      	movs	r3, #1
 800115a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800115c:	f107 0310 	add.w	r3, r7, #16
 8001160:	4619      	mov	r1, r3
 8001162:	4815      	ldr	r0, [pc, #84]	; (80011b8 <MX_GPIO_Init+0xdc>)
 8001164:	f000 fb06 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pins : red1_Pin yellow1_Pin green1_Pin red2_Pin
                           yellow2_Pin green2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = red1_Pin|yellow1_Pin|green1_Pin|red2_Pin
 8001168:	f640 737e 	movw	r3, #3966	; 0xf7e
 800116c:	613b      	str	r3, [r7, #16]
                          |yellow2_Pin|green2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116e:	2301      	movs	r3, #1
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001176:	2302      	movs	r3, #2
 8001178:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117a:	f107 0310 	add.w	r3, r7, #16
 800117e:	4619      	mov	r1, r3
 8001180:	480b      	ldr	r0, [pc, #44]	; (80011b0 <MX_GPIO_Init+0xd4>)
 8001182:	f000 faf7 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pins : seg0_Pin seg1_Pin seg2_Pin seg3_Pin
                           seg4_Pin seg5_Pin seg6_Pin */
  GPIO_InitStruct.Pin = seg0_Pin|seg1_Pin|seg2_Pin|seg3_Pin
 8001186:	237f      	movs	r3, #127	; 0x7f
 8001188:	613b      	str	r3, [r7, #16]
                          |seg4_Pin|seg5_Pin|seg6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118a:	2301      	movs	r3, #1
 800118c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001192:	2302      	movs	r3, #2
 8001194:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f107 0310 	add.w	r3, r7, #16
 800119a:	4619      	mov	r1, r3
 800119c:	4805      	ldr	r0, [pc, #20]	; (80011b4 <MX_GPIO_Init+0xd8>)
 800119e:	f000 fae9 	bl	8001774 <HAL_GPIO_Init>

}
 80011a2:	bf00      	nop
 80011a4:	3720      	adds	r7, #32
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000
 80011b0:	40010800 	.word	0x40010800
 80011b4:	40010c00 	.word	0x40010c00
 80011b8:	40011000 	.word	0x40011000

080011bc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
  void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	  timerRun();
 80011c4:	f000 f85c 	bl	8001280 <timerRun>
	  getKeyInput();
 80011c8:	f7fe fff6 	bl	80001b8 <getKeyInput>
  }
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d8:	b672      	cpsid	i
}
 80011da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011dc:	e7fe      	b.n	80011dc <Error_Handler+0x8>
	...

080011e0 <setTimer1>:
int timer3_flag = 0;
int timer4_flag = 0;

int blinky_flag = 0;

void setTimer1(int duration){
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 80011e8:	4a05      	ldr	r2, [pc, #20]	; (8001200 <setTimer1+0x20>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80011ee:	4b05      	ldr	r3, [pc, #20]	; (8001204 <setTimer1+0x24>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	200000a0 	.word	0x200000a0
 8001204:	200000b0 	.word	0x200000b0

08001208 <setTimer2>:
void setTimer2(int duration){
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 8001210:	4a05      	ldr	r2, [pc, #20]	; (8001228 <setTimer2+0x20>)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001216:	4b05      	ldr	r3, [pc, #20]	; (800122c <setTimer2+0x24>)
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	bc80      	pop	{r7}
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	200000a4 	.word	0x200000a4
 800122c:	200000b4 	.word	0x200000b4

08001230 <setTimer3>:
void setTimer3(int duration){
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 8001238:	4a05      	ldr	r2, [pc, #20]	; (8001250 <setTimer3+0x20>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800123e:	4b05      	ldr	r3, [pc, #20]	; (8001254 <setTimer3+0x24>)
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	200000a8 	.word	0x200000a8
 8001254:	200000b8 	.word	0x200000b8

08001258 <setTimer4>:
void setTimer4(int duration){
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	timer4_counter = duration;
 8001260:	4a05      	ldr	r2, [pc, #20]	; (8001278 <setTimer4+0x20>)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001266:	4b05      	ldr	r3, [pc, #20]	; (800127c <setTimer4+0x24>)
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	bc80      	pop	{r7}
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	200000ac 	.word	0x200000ac
 800127c:	200000bc 	.word	0x200000bc

08001280 <timerRun>:

void timerRun(){
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
	if (timer1_counter > 0){
 8001284:	4b21      	ldr	r3, [pc, #132]	; (800130c <timerRun+0x8c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	dd0b      	ble.n	80012a4 <timerRun+0x24>
		timer1_counter--;
 800128c:	4b1f      	ldr	r3, [pc, #124]	; (800130c <timerRun+0x8c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	3b01      	subs	r3, #1
 8001292:	4a1e      	ldr	r2, [pc, #120]	; (800130c <timerRun+0x8c>)
 8001294:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0){
 8001296:	4b1d      	ldr	r3, [pc, #116]	; (800130c <timerRun+0x8c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	dc02      	bgt.n	80012a4 <timerRun+0x24>
			timer1_flag = 1;
 800129e:	4b1c      	ldr	r3, [pc, #112]	; (8001310 <timerRun+0x90>)
 80012a0:	2201      	movs	r2, #1
 80012a2:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0){
 80012a4:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <timerRun+0x94>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	dd0b      	ble.n	80012c4 <timerRun+0x44>
		timer2_counter--;
 80012ac:	4b19      	ldr	r3, [pc, #100]	; (8001314 <timerRun+0x94>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	3b01      	subs	r3, #1
 80012b2:	4a18      	ldr	r2, [pc, #96]	; (8001314 <timerRun+0x94>)
 80012b4:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0){
 80012b6:	4b17      	ldr	r3, [pc, #92]	; (8001314 <timerRun+0x94>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	dc02      	bgt.n	80012c4 <timerRun+0x44>
			timer2_flag = 1;
 80012be:	4b16      	ldr	r3, [pc, #88]	; (8001318 <timerRun+0x98>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0){
 80012c4:	4b15      	ldr	r3, [pc, #84]	; (800131c <timerRun+0x9c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	dd0b      	ble.n	80012e4 <timerRun+0x64>
		timer3_counter--;
 80012cc:	4b13      	ldr	r3, [pc, #76]	; (800131c <timerRun+0x9c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	3b01      	subs	r3, #1
 80012d2:	4a12      	ldr	r2, [pc, #72]	; (800131c <timerRun+0x9c>)
 80012d4:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0){
 80012d6:	4b11      	ldr	r3, [pc, #68]	; (800131c <timerRun+0x9c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	dc02      	bgt.n	80012e4 <timerRun+0x64>
			timer3_flag = 1;
 80012de:	4b10      	ldr	r3, [pc, #64]	; (8001320 <timerRun+0xa0>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter > 0){
 80012e4:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <timerRun+0xa4>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	dd0b      	ble.n	8001304 <timerRun+0x84>
		timer4_counter--;
 80012ec:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <timerRun+0xa4>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	3b01      	subs	r3, #1
 80012f2:	4a0c      	ldr	r2, [pc, #48]	; (8001324 <timerRun+0xa4>)
 80012f4:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0){
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <timerRun+0xa4>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	dc02      	bgt.n	8001304 <timerRun+0x84>
			timer4_flag = 1;
 80012fe:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <timerRun+0xa8>)
 8001300:	2201      	movs	r2, #1
 8001302:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	200000a0 	.word	0x200000a0
 8001310:	200000b0 	.word	0x200000b0
 8001314:	200000a4 	.word	0x200000a4
 8001318:	200000b4 	.word	0x200000b4
 800131c:	200000a8 	.word	0x200000a8
 8001320:	200000b8 	.word	0x200000b8
 8001324:	200000ac 	.word	0x200000ac
 8001328:	200000bc 	.word	0x200000bc

0800132c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <HAL_MspInit+0x5c>)
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	4a14      	ldr	r2, [pc, #80]	; (8001388 <HAL_MspInit+0x5c>)
 8001338:	f043 0301 	orr.w	r3, r3, #1
 800133c:	6193      	str	r3, [r2, #24]
 800133e:	4b12      	ldr	r3, [pc, #72]	; (8001388 <HAL_MspInit+0x5c>)
 8001340:	699b      	ldr	r3, [r3, #24]
 8001342:	f003 0301 	and.w	r3, r3, #1
 8001346:	60bb      	str	r3, [r7, #8]
 8001348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800134a:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <HAL_MspInit+0x5c>)
 800134c:	69db      	ldr	r3, [r3, #28]
 800134e:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <HAL_MspInit+0x5c>)
 8001350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001354:	61d3      	str	r3, [r2, #28]
 8001356:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <HAL_MspInit+0x5c>)
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001362:	4b0a      	ldr	r3, [pc, #40]	; (800138c <HAL_MspInit+0x60>)
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	4a04      	ldr	r2, [pc, #16]	; (800138c <HAL_MspInit+0x60>)
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800137e:	bf00      	nop
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr
 8001388:	40021000 	.word	0x40021000
 800138c:	40010000 	.word	0x40010000

08001390 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013a0:	d113      	bne.n	80013ca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013a2:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <HAL_TIM_Base_MspInit+0x44>)
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	4a0b      	ldr	r2, [pc, #44]	; (80013d4 <HAL_TIM_Base_MspInit+0x44>)
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	61d3      	str	r3, [r2, #28]
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <HAL_TIM_Base_MspInit+0x44>)
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2100      	movs	r1, #0
 80013be:	201c      	movs	r0, #28
 80013c0:	f000 f9a1 	bl	8001706 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013c4:	201c      	movs	r0, #28
 80013c6:	f000 f9ba 	bl	800173e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40021000 	.word	0x40021000

080013d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013dc:	e7fe      	b.n	80013dc <NMI_Handler+0x4>

080013de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013de:	b480      	push	{r7}
 80013e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013e2:	e7fe      	b.n	80013e2 <HardFault_Handler+0x4>

080013e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e8:	e7fe      	b.n	80013e8 <MemManage_Handler+0x4>

080013ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ea:	b480      	push	{r7}
 80013ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ee:	e7fe      	b.n	80013ee <BusFault_Handler+0x4>

080013f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013f4:	e7fe      	b.n	80013f4 <UsageFault_Handler+0x4>

080013f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr

08001402 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr

0800140e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr

0800141a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800141e:	f000 f87f 	bl	8001520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800142c:	4802      	ldr	r0, [pc, #8]	; (8001438 <TIM2_IRQHandler+0x10>)
 800142e:	f000 ffdb 	bl	80023e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	200000c0 	.word	0x200000c0

0800143c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr

08001448 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001448:	f7ff fff8 	bl	800143c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800144c:	480b      	ldr	r0, [pc, #44]	; (800147c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800144e:	490c      	ldr	r1, [pc, #48]	; (8001480 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001450:	4a0c      	ldr	r2, [pc, #48]	; (8001484 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001454:	e002      	b.n	800145c <LoopCopyDataInit>

08001456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800145a:	3304      	adds	r3, #4

0800145c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800145c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800145e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001460:	d3f9      	bcc.n	8001456 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001462:	4a09      	ldr	r2, [pc, #36]	; (8001488 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001464:	4c09      	ldr	r4, [pc, #36]	; (800148c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001468:	e001      	b.n	800146e <LoopFillZerobss>

0800146a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800146a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800146c:	3204      	adds	r2, #4

0800146e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800146e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001470:	d3fb      	bcc.n	800146a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001472:	f001 fb05 	bl	8002a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001476:	f7ff fd87 	bl	8000f88 <main>
  bx lr
 800147a:	4770      	bx	lr
  ldr r0, =_sdata
 800147c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001480:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001484:	08002b28 	.word	0x08002b28
  ldr r2, =_sbss
 8001488:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800148c:	2000010c 	.word	0x2000010c

08001490 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001490:	e7fe      	b.n	8001490 <ADC1_2_IRQHandler>
	...

08001494 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001498:	4b08      	ldr	r3, [pc, #32]	; (80014bc <HAL_Init+0x28>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a07      	ldr	r2, [pc, #28]	; (80014bc <HAL_Init+0x28>)
 800149e:	f043 0310 	orr.w	r3, r3, #16
 80014a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a4:	2003      	movs	r0, #3
 80014a6:	f000 f923 	bl	80016f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014aa:	200f      	movs	r0, #15
 80014ac:	f000 f808 	bl	80014c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b0:	f7ff ff3c 	bl	800132c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40022000 	.word	0x40022000

080014c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c8:	4b12      	ldr	r3, [pc, #72]	; (8001514 <HAL_InitTick+0x54>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <HAL_InitTick+0x58>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4619      	mov	r1, r3
 80014d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014da:	fbb2 f3f3 	udiv	r3, r2, r3
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 f93b 	bl	800175a <HAL_SYSTICK_Config>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e00e      	b.n	800150c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2b0f      	cmp	r3, #15
 80014f2:	d80a      	bhi.n	800150a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f4:	2200      	movs	r2, #0
 80014f6:	6879      	ldr	r1, [r7, #4]
 80014f8:	f04f 30ff 	mov.w	r0, #4294967295
 80014fc:	f000 f903 	bl	8001706 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001500:	4a06      	ldr	r2, [pc, #24]	; (800151c <HAL_InitTick+0x5c>)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001506:	2300      	movs	r3, #0
 8001508:	e000      	b.n	800150c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
}
 800150c:	4618      	mov	r0, r3
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000064 	.word	0x20000064
 8001518:	2000006c 	.word	0x2000006c
 800151c:	20000068 	.word	0x20000068

08001520 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <HAL_IncTick+0x1c>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	4b05      	ldr	r3, [pc, #20]	; (8001540 <HAL_IncTick+0x20>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4413      	add	r3, r2
 8001530:	4a03      	ldr	r2, [pc, #12]	; (8001540 <HAL_IncTick+0x20>)
 8001532:	6013      	str	r3, [r2, #0]
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr
 800153c:	2000006c 	.word	0x2000006c
 8001540:	20000108 	.word	0x20000108

08001544 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  return uwTick;
 8001548:	4b02      	ldr	r3, [pc, #8]	; (8001554 <HAL_GetTick+0x10>)
 800154a:	681b      	ldr	r3, [r3, #0]
}
 800154c:	4618      	mov	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	20000108 	.word	0x20000108

08001558 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001568:	4b0c      	ldr	r3, [pc, #48]	; (800159c <__NVIC_SetPriorityGrouping+0x44>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001574:	4013      	ands	r3, r2
 8001576:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001580:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001584:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001588:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800158a:	4a04      	ldr	r2, [pc, #16]	; (800159c <__NVIC_SetPriorityGrouping+0x44>)
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	60d3      	str	r3, [r2, #12]
}
 8001590:	bf00      	nop
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a4:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <__NVIC_GetPriorityGrouping+0x18>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	0a1b      	lsrs	r3, r3, #8
 80015aa:	f003 0307 	and.w	r3, r3, #7
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	db0b      	blt.n	80015e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	f003 021f 	and.w	r2, r3, #31
 80015d4:	4906      	ldr	r1, [pc, #24]	; (80015f0 <__NVIC_EnableIRQ+0x34>)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	095b      	lsrs	r3, r3, #5
 80015dc:	2001      	movs	r0, #1
 80015de:	fa00 f202 	lsl.w	r2, r0, r2
 80015e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr
 80015f0:	e000e100 	.word	0xe000e100

080015f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	6039      	str	r1, [r7, #0]
 80015fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001604:	2b00      	cmp	r3, #0
 8001606:	db0a      	blt.n	800161e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	b2da      	uxtb	r2, r3
 800160c:	490c      	ldr	r1, [pc, #48]	; (8001640 <__NVIC_SetPriority+0x4c>)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	0112      	lsls	r2, r2, #4
 8001614:	b2d2      	uxtb	r2, r2
 8001616:	440b      	add	r3, r1
 8001618:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800161c:	e00a      	b.n	8001634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	b2da      	uxtb	r2, r3
 8001622:	4908      	ldr	r1, [pc, #32]	; (8001644 <__NVIC_SetPriority+0x50>)
 8001624:	79fb      	ldrb	r3, [r7, #7]
 8001626:	f003 030f 	and.w	r3, r3, #15
 800162a:	3b04      	subs	r3, #4
 800162c:	0112      	lsls	r2, r2, #4
 800162e:	b2d2      	uxtb	r2, r2
 8001630:	440b      	add	r3, r1
 8001632:	761a      	strb	r2, [r3, #24]
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	e000e100 	.word	0xe000e100
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001648:	b480      	push	{r7}
 800164a:	b089      	sub	sp, #36	; 0x24
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	f1c3 0307 	rsb	r3, r3, #7
 8001662:	2b04      	cmp	r3, #4
 8001664:	bf28      	it	cs
 8001666:	2304      	movcs	r3, #4
 8001668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3304      	adds	r3, #4
 800166e:	2b06      	cmp	r3, #6
 8001670:	d902      	bls.n	8001678 <NVIC_EncodePriority+0x30>
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	3b03      	subs	r3, #3
 8001676:	e000      	b.n	800167a <NVIC_EncodePriority+0x32>
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800167c:	f04f 32ff 	mov.w	r2, #4294967295
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43da      	mvns	r2, r3
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	401a      	ands	r2, r3
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001690:	f04f 31ff 	mov.w	r1, #4294967295
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	fa01 f303 	lsl.w	r3, r1, r3
 800169a:	43d9      	mvns	r1, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a0:	4313      	orrs	r3, r2
         );
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3724      	adds	r7, #36	; 0x24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr

080016ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	3b01      	subs	r3, #1
 80016b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016bc:	d301      	bcc.n	80016c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016be:	2301      	movs	r3, #1
 80016c0:	e00f      	b.n	80016e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016c2:	4a0a      	ldr	r2, [pc, #40]	; (80016ec <SysTick_Config+0x40>)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ca:	210f      	movs	r1, #15
 80016cc:	f04f 30ff 	mov.w	r0, #4294967295
 80016d0:	f7ff ff90 	bl	80015f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016d4:	4b05      	ldr	r3, [pc, #20]	; (80016ec <SysTick_Config+0x40>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016da:	4b04      	ldr	r3, [pc, #16]	; (80016ec <SysTick_Config+0x40>)
 80016dc:	2207      	movs	r2, #7
 80016de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	e000e010 	.word	0xe000e010

080016f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff ff2d 	bl	8001558 <__NVIC_SetPriorityGrouping>
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001706:	b580      	push	{r7, lr}
 8001708:	b086      	sub	sp, #24
 800170a:	af00      	add	r7, sp, #0
 800170c:	4603      	mov	r3, r0
 800170e:	60b9      	str	r1, [r7, #8]
 8001710:	607a      	str	r2, [r7, #4]
 8001712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001718:	f7ff ff42 	bl	80015a0 <__NVIC_GetPriorityGrouping>
 800171c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	68b9      	ldr	r1, [r7, #8]
 8001722:	6978      	ldr	r0, [r7, #20]
 8001724:	f7ff ff90 	bl	8001648 <NVIC_EncodePriority>
 8001728:	4602      	mov	r2, r0
 800172a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800172e:	4611      	mov	r1, r2
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff ff5f 	bl	80015f4 <__NVIC_SetPriority>
}
 8001736:	bf00      	nop
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b082      	sub	sp, #8
 8001742:	af00      	add	r7, sp, #0
 8001744:	4603      	mov	r3, r0
 8001746:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff ff35 	bl	80015bc <__NVIC_EnableIRQ>
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7ff ffa2 	bl	80016ac <SysTick_Config>
 8001768:	4603      	mov	r3, r0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001774:	b480      	push	{r7}
 8001776:	b08b      	sub	sp, #44	; 0x2c
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800177e:	2300      	movs	r3, #0
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001782:	2300      	movs	r3, #0
 8001784:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001786:	e148      	b.n	8001a1a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001788:	2201      	movs	r2, #1
 800178a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	69fa      	ldr	r2, [r7, #28]
 8001798:	4013      	ands	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	f040 8137 	bne.w	8001a14 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	4aa3      	ldr	r2, [pc, #652]	; (8001a38 <HAL_GPIO_Init+0x2c4>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d05e      	beq.n	800186e <HAL_GPIO_Init+0xfa>
 80017b0:	4aa1      	ldr	r2, [pc, #644]	; (8001a38 <HAL_GPIO_Init+0x2c4>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d875      	bhi.n	80018a2 <HAL_GPIO_Init+0x12e>
 80017b6:	4aa1      	ldr	r2, [pc, #644]	; (8001a3c <HAL_GPIO_Init+0x2c8>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d058      	beq.n	800186e <HAL_GPIO_Init+0xfa>
 80017bc:	4a9f      	ldr	r2, [pc, #636]	; (8001a3c <HAL_GPIO_Init+0x2c8>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d86f      	bhi.n	80018a2 <HAL_GPIO_Init+0x12e>
 80017c2:	4a9f      	ldr	r2, [pc, #636]	; (8001a40 <HAL_GPIO_Init+0x2cc>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d052      	beq.n	800186e <HAL_GPIO_Init+0xfa>
 80017c8:	4a9d      	ldr	r2, [pc, #628]	; (8001a40 <HAL_GPIO_Init+0x2cc>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d869      	bhi.n	80018a2 <HAL_GPIO_Init+0x12e>
 80017ce:	4a9d      	ldr	r2, [pc, #628]	; (8001a44 <HAL_GPIO_Init+0x2d0>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d04c      	beq.n	800186e <HAL_GPIO_Init+0xfa>
 80017d4:	4a9b      	ldr	r2, [pc, #620]	; (8001a44 <HAL_GPIO_Init+0x2d0>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d863      	bhi.n	80018a2 <HAL_GPIO_Init+0x12e>
 80017da:	4a9b      	ldr	r2, [pc, #620]	; (8001a48 <HAL_GPIO_Init+0x2d4>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d046      	beq.n	800186e <HAL_GPIO_Init+0xfa>
 80017e0:	4a99      	ldr	r2, [pc, #612]	; (8001a48 <HAL_GPIO_Init+0x2d4>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d85d      	bhi.n	80018a2 <HAL_GPIO_Init+0x12e>
 80017e6:	2b12      	cmp	r3, #18
 80017e8:	d82a      	bhi.n	8001840 <HAL_GPIO_Init+0xcc>
 80017ea:	2b12      	cmp	r3, #18
 80017ec:	d859      	bhi.n	80018a2 <HAL_GPIO_Init+0x12e>
 80017ee:	a201      	add	r2, pc, #4	; (adr r2, 80017f4 <HAL_GPIO_Init+0x80>)
 80017f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017f4:	0800186f 	.word	0x0800186f
 80017f8:	08001849 	.word	0x08001849
 80017fc:	0800185b 	.word	0x0800185b
 8001800:	0800189d 	.word	0x0800189d
 8001804:	080018a3 	.word	0x080018a3
 8001808:	080018a3 	.word	0x080018a3
 800180c:	080018a3 	.word	0x080018a3
 8001810:	080018a3 	.word	0x080018a3
 8001814:	080018a3 	.word	0x080018a3
 8001818:	080018a3 	.word	0x080018a3
 800181c:	080018a3 	.word	0x080018a3
 8001820:	080018a3 	.word	0x080018a3
 8001824:	080018a3 	.word	0x080018a3
 8001828:	080018a3 	.word	0x080018a3
 800182c:	080018a3 	.word	0x080018a3
 8001830:	080018a3 	.word	0x080018a3
 8001834:	080018a3 	.word	0x080018a3
 8001838:	08001851 	.word	0x08001851
 800183c:	08001865 	.word	0x08001865
 8001840:	4a82      	ldr	r2, [pc, #520]	; (8001a4c <HAL_GPIO_Init+0x2d8>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d013      	beq.n	800186e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001846:	e02c      	b.n	80018a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	623b      	str	r3, [r7, #32]
          break;
 800184e:	e029      	b.n	80018a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	3304      	adds	r3, #4
 8001856:	623b      	str	r3, [r7, #32]
          break;
 8001858:	e024      	b.n	80018a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	68db      	ldr	r3, [r3, #12]
 800185e:	3308      	adds	r3, #8
 8001860:	623b      	str	r3, [r7, #32]
          break;
 8001862:	e01f      	b.n	80018a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	330c      	adds	r3, #12
 800186a:	623b      	str	r3, [r7, #32]
          break;
 800186c:	e01a      	b.n	80018a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d102      	bne.n	800187c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001876:	2304      	movs	r3, #4
 8001878:	623b      	str	r3, [r7, #32]
          break;
 800187a:	e013      	b.n	80018a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d105      	bne.n	8001890 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001884:	2308      	movs	r3, #8
 8001886:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	69fa      	ldr	r2, [r7, #28]
 800188c:	611a      	str	r2, [r3, #16]
          break;
 800188e:	e009      	b.n	80018a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001890:	2308      	movs	r3, #8
 8001892:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	69fa      	ldr	r2, [r7, #28]
 8001898:	615a      	str	r2, [r3, #20]
          break;
 800189a:	e003      	b.n	80018a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800189c:	2300      	movs	r3, #0
 800189e:	623b      	str	r3, [r7, #32]
          break;
 80018a0:	e000      	b.n	80018a4 <HAL_GPIO_Init+0x130>
          break;
 80018a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	2bff      	cmp	r3, #255	; 0xff
 80018a8:	d801      	bhi.n	80018ae <HAL_GPIO_Init+0x13a>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	e001      	b.n	80018b2 <HAL_GPIO_Init+0x13e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	3304      	adds	r3, #4
 80018b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	2bff      	cmp	r3, #255	; 0xff
 80018b8:	d802      	bhi.n	80018c0 <HAL_GPIO_Init+0x14c>
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	e002      	b.n	80018c6 <HAL_GPIO_Init+0x152>
 80018c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c2:	3b08      	subs	r3, #8
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	210f      	movs	r1, #15
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	fa01 f303 	lsl.w	r3, r1, r3
 80018d4:	43db      	mvns	r3, r3
 80018d6:	401a      	ands	r2, r3
 80018d8:	6a39      	ldr	r1, [r7, #32]
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	fa01 f303 	lsl.w	r3, r1, r3
 80018e0:	431a      	orrs	r2, r3
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	f000 8090 	beq.w	8001a14 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018f4:	4b56      	ldr	r3, [pc, #344]	; (8001a50 <HAL_GPIO_Init+0x2dc>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	4a55      	ldr	r2, [pc, #340]	; (8001a50 <HAL_GPIO_Init+0x2dc>)
 80018fa:	f043 0301 	orr.w	r3, r3, #1
 80018fe:	6193      	str	r3, [r2, #24]
 8001900:	4b53      	ldr	r3, [pc, #332]	; (8001a50 <HAL_GPIO_Init+0x2dc>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	f003 0301 	and.w	r3, r3, #1
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800190c:	4a51      	ldr	r2, [pc, #324]	; (8001a54 <HAL_GPIO_Init+0x2e0>)
 800190e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001910:	089b      	lsrs	r3, r3, #2
 8001912:	3302      	adds	r3, #2
 8001914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001918:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	220f      	movs	r2, #15
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	68fa      	ldr	r2, [r7, #12]
 800192c:	4013      	ands	r3, r2
 800192e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a49      	ldr	r2, [pc, #292]	; (8001a58 <HAL_GPIO_Init+0x2e4>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d00d      	beq.n	8001954 <HAL_GPIO_Init+0x1e0>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a48      	ldr	r2, [pc, #288]	; (8001a5c <HAL_GPIO_Init+0x2e8>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d007      	beq.n	8001950 <HAL_GPIO_Init+0x1dc>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a47      	ldr	r2, [pc, #284]	; (8001a60 <HAL_GPIO_Init+0x2ec>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d101      	bne.n	800194c <HAL_GPIO_Init+0x1d8>
 8001948:	2302      	movs	r3, #2
 800194a:	e004      	b.n	8001956 <HAL_GPIO_Init+0x1e2>
 800194c:	2303      	movs	r3, #3
 800194e:	e002      	b.n	8001956 <HAL_GPIO_Init+0x1e2>
 8001950:	2301      	movs	r3, #1
 8001952:	e000      	b.n	8001956 <HAL_GPIO_Init+0x1e2>
 8001954:	2300      	movs	r3, #0
 8001956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001958:	f002 0203 	and.w	r2, r2, #3
 800195c:	0092      	lsls	r2, r2, #2
 800195e:	4093      	lsls	r3, r2
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	4313      	orrs	r3, r2
 8001964:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001966:	493b      	ldr	r1, [pc, #236]	; (8001a54 <HAL_GPIO_Init+0x2e0>)
 8001968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196a:	089b      	lsrs	r3, r3, #2
 800196c:	3302      	adds	r3, #2
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d006      	beq.n	800198e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001980:	4b38      	ldr	r3, [pc, #224]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 8001982:	689a      	ldr	r2, [r3, #8]
 8001984:	4937      	ldr	r1, [pc, #220]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	4313      	orrs	r3, r2
 800198a:	608b      	str	r3, [r1, #8]
 800198c:	e006      	b.n	800199c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800198e:	4b35      	ldr	r3, [pc, #212]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 8001990:	689a      	ldr	r2, [r3, #8]
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	43db      	mvns	r3, r3
 8001996:	4933      	ldr	r1, [pc, #204]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 8001998:	4013      	ands	r3, r2
 800199a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d006      	beq.n	80019b6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019a8:	4b2e      	ldr	r3, [pc, #184]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019aa:	68da      	ldr	r2, [r3, #12]
 80019ac:	492d      	ldr	r1, [pc, #180]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	60cb      	str	r3, [r1, #12]
 80019b4:	e006      	b.n	80019c4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019b6:	4b2b      	ldr	r3, [pc, #172]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019b8:	68da      	ldr	r2, [r3, #12]
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	43db      	mvns	r3, r3
 80019be:	4929      	ldr	r1, [pc, #164]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d006      	beq.n	80019de <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019d0:	4b24      	ldr	r3, [pc, #144]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	4923      	ldr	r1, [pc, #140]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	4313      	orrs	r3, r2
 80019da:	604b      	str	r3, [r1, #4]
 80019dc:	e006      	b.n	80019ec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019de:	4b21      	ldr	r3, [pc, #132]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019e0:	685a      	ldr	r2, [r3, #4]
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	43db      	mvns	r3, r3
 80019e6:	491f      	ldr	r1, [pc, #124]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d006      	beq.n	8001a06 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019f8:	4b1a      	ldr	r3, [pc, #104]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	4919      	ldr	r1, [pc, #100]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	600b      	str	r3, [r1, #0]
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a06:	4b17      	ldr	r3, [pc, #92]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	4915      	ldr	r1, [pc, #84]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 8001a10:	4013      	ands	r3, r2
 8001a12:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a16:	3301      	adds	r3, #1
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a20:	fa22 f303 	lsr.w	r3, r2, r3
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f47f aeaf 	bne.w	8001788 <HAL_GPIO_Init+0x14>
  }
}
 8001a2a:	bf00      	nop
 8001a2c:	bf00      	nop
 8001a2e:	372c      	adds	r7, #44	; 0x2c
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	10320000 	.word	0x10320000
 8001a3c:	10310000 	.word	0x10310000
 8001a40:	10220000 	.word	0x10220000
 8001a44:	10210000 	.word	0x10210000
 8001a48:	10120000 	.word	0x10120000
 8001a4c:	10110000 	.word	0x10110000
 8001a50:	40021000 	.word	0x40021000
 8001a54:	40010000 	.word	0x40010000
 8001a58:	40010800 	.word	0x40010800
 8001a5c:	40010c00 	.word	0x40010c00
 8001a60:	40011000 	.word	0x40011000
 8001a64:	40010400 	.word	0x40010400

08001a68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	460b      	mov	r3, r1
 8001a72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	887b      	ldrh	r3, [r7, #2]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d002      	beq.n	8001a86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a80:	2301      	movs	r3, #1
 8001a82:	73fb      	strb	r3, [r7, #15]
 8001a84:	e001      	b.n	8001a8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr

08001a96 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	807b      	strh	r3, [r7, #2]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aa6:	787b      	ldrb	r3, [r7, #1]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d003      	beq.n	8001ab4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aac:	887a      	ldrh	r2, [r7, #2]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ab2:	e003      	b.n	8001abc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ab4:	887b      	ldrh	r3, [r7, #2]
 8001ab6:	041a      	lsls	r2, r3, #16
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	611a      	str	r2, [r3, #16]
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr

08001ac6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b085      	sub	sp, #20
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
 8001ace:	460b      	mov	r3, r1
 8001ad0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ad8:	887a      	ldrh	r2, [r7, #2]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4013      	ands	r3, r2
 8001ade:	041a      	lsls	r2, r3, #16
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	43d9      	mvns	r1, r3
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	400b      	ands	r3, r1
 8001ae8:	431a      	orrs	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	611a      	str	r2, [r3, #16]
}
 8001aee:	bf00      	nop
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e26c      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 8087 	beq.w	8001c26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b18:	4b92      	ldr	r3, [pc, #584]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 030c 	and.w	r3, r3, #12
 8001b20:	2b04      	cmp	r3, #4
 8001b22:	d00c      	beq.n	8001b3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b24:	4b8f      	ldr	r3, [pc, #572]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 030c 	and.w	r3, r3, #12
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d112      	bne.n	8001b56 <HAL_RCC_OscConfig+0x5e>
 8001b30:	4b8c      	ldr	r3, [pc, #560]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b3c:	d10b      	bne.n	8001b56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b3e:	4b89      	ldr	r3, [pc, #548]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d06c      	beq.n	8001c24 <HAL_RCC_OscConfig+0x12c>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d168      	bne.n	8001c24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e246      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b5e:	d106      	bne.n	8001b6e <HAL_RCC_OscConfig+0x76>
 8001b60:	4b80      	ldr	r3, [pc, #512]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a7f      	ldr	r2, [pc, #508]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	e02e      	b.n	8001bcc <HAL_RCC_OscConfig+0xd4>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d10c      	bne.n	8001b90 <HAL_RCC_OscConfig+0x98>
 8001b76:	4b7b      	ldr	r3, [pc, #492]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a7a      	ldr	r2, [pc, #488]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	4b78      	ldr	r3, [pc, #480]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a77      	ldr	r2, [pc, #476]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b8c:	6013      	str	r3, [r2, #0]
 8001b8e:	e01d      	b.n	8001bcc <HAL_RCC_OscConfig+0xd4>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b98:	d10c      	bne.n	8001bb4 <HAL_RCC_OscConfig+0xbc>
 8001b9a:	4b72      	ldr	r3, [pc, #456]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a71      	ldr	r2, [pc, #452]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	4b6f      	ldr	r3, [pc, #444]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a6e      	ldr	r2, [pc, #440]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb0:	6013      	str	r3, [r2, #0]
 8001bb2:	e00b      	b.n	8001bcc <HAL_RCC_OscConfig+0xd4>
 8001bb4:	4b6b      	ldr	r3, [pc, #428]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a6a      	ldr	r2, [pc, #424]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	4b68      	ldr	r3, [pc, #416]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a67      	ldr	r2, [pc, #412]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d013      	beq.n	8001bfc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd4:	f7ff fcb6 	bl	8001544 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bdc:	f7ff fcb2 	bl	8001544 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b64      	cmp	r3, #100	; 0x64
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e1fa      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bee:	4b5d      	ldr	r3, [pc, #372]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f0      	beq.n	8001bdc <HAL_RCC_OscConfig+0xe4>
 8001bfa:	e014      	b.n	8001c26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfc:	f7ff fca2 	bl	8001544 <HAL_GetTick>
 8001c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c02:	e008      	b.n	8001c16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c04:	f7ff fc9e 	bl	8001544 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b64      	cmp	r3, #100	; 0x64
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e1e6      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c16:	4b53      	ldr	r3, [pc, #332]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1f0      	bne.n	8001c04 <HAL_RCC_OscConfig+0x10c>
 8001c22:	e000      	b.n	8001c26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d063      	beq.n	8001cfa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c32:	4b4c      	ldr	r3, [pc, #304]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 030c 	and.w	r3, r3, #12
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d00b      	beq.n	8001c56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c3e:	4b49      	ldr	r3, [pc, #292]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f003 030c 	and.w	r3, r3, #12
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d11c      	bne.n	8001c84 <HAL_RCC_OscConfig+0x18c>
 8001c4a:	4b46      	ldr	r3, [pc, #280]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d116      	bne.n	8001c84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c56:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d005      	beq.n	8001c6e <HAL_RCC_OscConfig+0x176>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d001      	beq.n	8001c6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e1ba      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c6e:	4b3d      	ldr	r3, [pc, #244]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	4939      	ldr	r1, [pc, #228]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c82:	e03a      	b.n	8001cfa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d020      	beq.n	8001cce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c8c:	4b36      	ldr	r3, [pc, #216]	; (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c92:	f7ff fc57 	bl	8001544 <HAL_GetTick>
 8001c96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c98:	e008      	b.n	8001cac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c9a:	f7ff fc53 	bl	8001544 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d901      	bls.n	8001cac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e19b      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cac:	4b2d      	ldr	r3, [pc, #180]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0f0      	beq.n	8001c9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb8:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	4927      	ldr	r1, [pc, #156]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	600b      	str	r3, [r1, #0]
 8001ccc:	e015      	b.n	8001cfa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cce:	4b26      	ldr	r3, [pc, #152]	; (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd4:	f7ff fc36 	bl	8001544 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cdc:	f7ff fc32 	bl	8001544 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e17a      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cee:	4b1d      	ldr	r3, [pc, #116]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f0      	bne.n	8001cdc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d03a      	beq.n	8001d7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d019      	beq.n	8001d42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d0e:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <HAL_RCC_OscConfig+0x274>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d14:	f7ff fc16 	bl	8001544 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d1c:	f7ff fc12 	bl	8001544 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e15a      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d2e:	4b0d      	ldr	r3, [pc, #52]	; (8001d64 <HAL_RCC_OscConfig+0x26c>)
 8001d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f0      	beq.n	8001d1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	f000 fa9a 	bl	8002274 <RCC_Delay>
 8001d40:	e01c      	b.n	8001d7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d42:	4b0a      	ldr	r3, [pc, #40]	; (8001d6c <HAL_RCC_OscConfig+0x274>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d48:	f7ff fbfc 	bl	8001544 <HAL_GetTick>
 8001d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d4e:	e00f      	b.n	8001d70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d50:	f7ff fbf8 	bl	8001544 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d908      	bls.n	8001d70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e140      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
 8001d62:	bf00      	nop
 8001d64:	40021000 	.word	0x40021000
 8001d68:	42420000 	.word	0x42420000
 8001d6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	4b9e      	ldr	r3, [pc, #632]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1e9      	bne.n	8001d50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 80a6 	beq.w	8001ed6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d8e:	4b97      	ldr	r3, [pc, #604]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10d      	bne.n	8001db6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	4b94      	ldr	r3, [pc, #592]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	4a93      	ldr	r2, [pc, #588]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da4:	61d3      	str	r3, [r2, #28]
 8001da6:	4b91      	ldr	r3, [pc, #580]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001db2:	2301      	movs	r3, #1
 8001db4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db6:	4b8e      	ldr	r3, [pc, #568]	; (8001ff0 <HAL_RCC_OscConfig+0x4f8>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d118      	bne.n	8001df4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc2:	4b8b      	ldr	r3, [pc, #556]	; (8001ff0 <HAL_RCC_OscConfig+0x4f8>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a8a      	ldr	r2, [pc, #552]	; (8001ff0 <HAL_RCC_OscConfig+0x4f8>)
 8001dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dce:	f7ff fbb9 	bl	8001544 <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd6:	f7ff fbb5 	bl	8001544 <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b64      	cmp	r3, #100	; 0x64
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e0fd      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de8:	4b81      	ldr	r3, [pc, #516]	; (8001ff0 <HAL_RCC_OscConfig+0x4f8>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0f0      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d106      	bne.n	8001e0a <HAL_RCC_OscConfig+0x312>
 8001dfc:	4b7b      	ldr	r3, [pc, #492]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	4a7a      	ldr	r2, [pc, #488]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e02:	f043 0301 	orr.w	r3, r3, #1
 8001e06:	6213      	str	r3, [r2, #32]
 8001e08:	e02d      	b.n	8001e66 <HAL_RCC_OscConfig+0x36e>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10c      	bne.n	8001e2c <HAL_RCC_OscConfig+0x334>
 8001e12:	4b76      	ldr	r3, [pc, #472]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a75      	ldr	r2, [pc, #468]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	f023 0301 	bic.w	r3, r3, #1
 8001e1c:	6213      	str	r3, [r2, #32]
 8001e1e:	4b73      	ldr	r3, [pc, #460]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4a72      	ldr	r2, [pc, #456]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e24:	f023 0304 	bic.w	r3, r3, #4
 8001e28:	6213      	str	r3, [r2, #32]
 8001e2a:	e01c      	b.n	8001e66 <HAL_RCC_OscConfig+0x36e>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	2b05      	cmp	r3, #5
 8001e32:	d10c      	bne.n	8001e4e <HAL_RCC_OscConfig+0x356>
 8001e34:	4b6d      	ldr	r3, [pc, #436]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	4a6c      	ldr	r2, [pc, #432]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e3a:	f043 0304 	orr.w	r3, r3, #4
 8001e3e:	6213      	str	r3, [r2, #32]
 8001e40:	4b6a      	ldr	r3, [pc, #424]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	4a69      	ldr	r2, [pc, #420]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6213      	str	r3, [r2, #32]
 8001e4c:	e00b      	b.n	8001e66 <HAL_RCC_OscConfig+0x36e>
 8001e4e:	4b67      	ldr	r3, [pc, #412]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e50:	6a1b      	ldr	r3, [r3, #32]
 8001e52:	4a66      	ldr	r2, [pc, #408]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e54:	f023 0301 	bic.w	r3, r3, #1
 8001e58:	6213      	str	r3, [r2, #32]
 8001e5a:	4b64      	ldr	r3, [pc, #400]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e5c:	6a1b      	ldr	r3, [r3, #32]
 8001e5e:	4a63      	ldr	r2, [pc, #396]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e60:	f023 0304 	bic.w	r3, r3, #4
 8001e64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d015      	beq.n	8001e9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e6e:	f7ff fb69 	bl	8001544 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e74:	e00a      	b.n	8001e8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e76:	f7ff fb65 	bl	8001544 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e0ab      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8c:	4b57      	ldr	r3, [pc, #348]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0ee      	beq.n	8001e76 <HAL_RCC_OscConfig+0x37e>
 8001e98:	e014      	b.n	8001ec4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9a:	f7ff fb53 	bl	8001544 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea0:	e00a      	b.n	8001eb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea2:	f7ff fb4f 	bl	8001544 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e095      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb8:	4b4c      	ldr	r3, [pc, #304]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1ee      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ec4:	7dfb      	ldrb	r3, [r7, #23]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d105      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eca:	4b48      	ldr	r3, [pc, #288]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	4a47      	ldr	r2, [pc, #284]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001ed0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f000 8081 	beq.w	8001fe2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ee0:	4b42      	ldr	r3, [pc, #264]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 030c 	and.w	r3, r3, #12
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	d061      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d146      	bne.n	8001f82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ef4:	4b3f      	ldr	r3, [pc, #252]	; (8001ff4 <HAL_RCC_OscConfig+0x4fc>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efa:	f7ff fb23 	bl	8001544 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f02:	f7ff fb1f 	bl	8001544 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e067      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f14:	4b35      	ldr	r3, [pc, #212]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1f0      	bne.n	8001f02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f28:	d108      	bne.n	8001f3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f2a:	4b30      	ldr	r3, [pc, #192]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	492d      	ldr	r1, [pc, #180]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f3c:	4b2b      	ldr	r3, [pc, #172]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a19      	ldr	r1, [r3, #32]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	430b      	orrs	r3, r1
 8001f4e:	4927      	ldr	r1, [pc, #156]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f54:	4b27      	ldr	r3, [pc, #156]	; (8001ff4 <HAL_RCC_OscConfig+0x4fc>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7ff faf3 	bl	8001544 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f62:	f7ff faef 	bl	8001544 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e037      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f74:	4b1d      	ldr	r3, [pc, #116]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCC_OscConfig+0x46a>
 8001f80:	e02f      	b.n	8001fe2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f82:	4b1c      	ldr	r3, [pc, #112]	; (8001ff4 <HAL_RCC_OscConfig+0x4fc>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f88:	f7ff fadc 	bl	8001544 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f90:	f7ff fad8 	bl	8001544 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e020      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa2:	4b12      	ldr	r3, [pc, #72]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x498>
 8001fae:	e018      	b.n	8001fe2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d101      	bne.n	8001fbc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e013      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <HAL_RCC_OscConfig+0x4f4>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d106      	bne.n	8001fde <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d001      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40007000 	.word	0x40007000
 8001ff4:	42420060 	.word	0x42420060

08001ff8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d101      	bne.n	800200c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e0d0      	b.n	80021ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800200c:	4b6a      	ldr	r3, [pc, #424]	; (80021b8 <HAL_RCC_ClockConfig+0x1c0>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0307 	and.w	r3, r3, #7
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	429a      	cmp	r2, r3
 8002018:	d910      	bls.n	800203c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201a:	4b67      	ldr	r3, [pc, #412]	; (80021b8 <HAL_RCC_ClockConfig+0x1c0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f023 0207 	bic.w	r2, r3, #7
 8002022:	4965      	ldr	r1, [pc, #404]	; (80021b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	4313      	orrs	r3, r2
 8002028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800202a:	4b63      	ldr	r3, [pc, #396]	; (80021b8 <HAL_RCC_ClockConfig+0x1c0>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0307 	and.w	r3, r3, #7
 8002032:	683a      	ldr	r2, [r7, #0]
 8002034:	429a      	cmp	r2, r3
 8002036:	d001      	beq.n	800203c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e0b8      	b.n	80021ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d020      	beq.n	800208a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	2b00      	cmp	r3, #0
 8002052:	d005      	beq.n	8002060 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002054:	4b59      	ldr	r3, [pc, #356]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	4a58      	ldr	r2, [pc, #352]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 800205a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800205e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0308 	and.w	r3, r3, #8
 8002068:	2b00      	cmp	r3, #0
 800206a:	d005      	beq.n	8002078 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800206c:	4b53      	ldr	r3, [pc, #332]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	4a52      	ldr	r2, [pc, #328]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002076:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002078:	4b50      	ldr	r3, [pc, #320]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	494d      	ldr	r1, [pc, #308]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	4313      	orrs	r3, r2
 8002088:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b00      	cmp	r3, #0
 8002094:	d040      	beq.n	8002118 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d107      	bne.n	80020ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209e:	4b47      	ldr	r3, [pc, #284]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d115      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e07f      	b.n	80021ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d107      	bne.n	80020c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020b6:	4b41      	ldr	r3, [pc, #260]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d109      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e073      	b.n	80021ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c6:	4b3d      	ldr	r3, [pc, #244]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e06b      	b.n	80021ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020d6:	4b39      	ldr	r3, [pc, #228]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f023 0203 	bic.w	r2, r3, #3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	4936      	ldr	r1, [pc, #216]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	4313      	orrs	r3, r2
 80020e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020e8:	f7ff fa2c 	bl	8001544 <HAL_GetTick>
 80020ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ee:	e00a      	b.n	8002106 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f0:	f7ff fa28 	bl	8001544 <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80020fe:	4293      	cmp	r3, r2
 8002100:	d901      	bls.n	8002106 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e053      	b.n	80021ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002106:	4b2d      	ldr	r3, [pc, #180]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f003 020c 	and.w	r2, r3, #12
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	429a      	cmp	r2, r3
 8002116:	d1eb      	bne.n	80020f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002118:	4b27      	ldr	r3, [pc, #156]	; (80021b8 <HAL_RCC_ClockConfig+0x1c0>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0307 	and.w	r3, r3, #7
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	429a      	cmp	r2, r3
 8002124:	d210      	bcs.n	8002148 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002126:	4b24      	ldr	r3, [pc, #144]	; (80021b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f023 0207 	bic.w	r2, r3, #7
 800212e:	4922      	ldr	r1, [pc, #136]	; (80021b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	4313      	orrs	r3, r2
 8002134:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002136:	4b20      	ldr	r3, [pc, #128]	; (80021b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	429a      	cmp	r2, r3
 8002142:	d001      	beq.n	8002148 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e032      	b.n	80021ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	2b00      	cmp	r3, #0
 8002152:	d008      	beq.n	8002166 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002154:	4b19      	ldr	r3, [pc, #100]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	4916      	ldr	r1, [pc, #88]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 8002162:	4313      	orrs	r3, r2
 8002164:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0308 	and.w	r3, r3, #8
 800216e:	2b00      	cmp	r3, #0
 8002170:	d009      	beq.n	8002186 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002172:	4b12      	ldr	r3, [pc, #72]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	490e      	ldr	r1, [pc, #56]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 8002182:	4313      	orrs	r3, r2
 8002184:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002186:	f000 f821 	bl	80021cc <HAL_RCC_GetSysClockFreq>
 800218a:	4602      	mov	r2, r0
 800218c:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <HAL_RCC_ClockConfig+0x1c4>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	091b      	lsrs	r3, r3, #4
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	490a      	ldr	r1, [pc, #40]	; (80021c0 <HAL_RCC_ClockConfig+0x1c8>)
 8002198:	5ccb      	ldrb	r3, [r1, r3]
 800219a:	fa22 f303 	lsr.w	r3, r2, r3
 800219e:	4a09      	ldr	r2, [pc, #36]	; (80021c4 <HAL_RCC_ClockConfig+0x1cc>)
 80021a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021a2:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <HAL_RCC_ClockConfig+0x1d0>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7ff f98a 	bl	80014c0 <HAL_InitTick>

  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40022000 	.word	0x40022000
 80021bc:	40021000 	.word	0x40021000
 80021c0:	08002afc 	.word	0x08002afc
 80021c4:	20000064 	.word	0x20000064
 80021c8:	20000068 	.word	0x20000068

080021cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b087      	sub	sp, #28
 80021d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	2300      	movs	r3, #0
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]
 80021de:	2300      	movs	r3, #0
 80021e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021e6:	4b1e      	ldr	r3, [pc, #120]	; (8002260 <HAL_RCC_GetSysClockFreq+0x94>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f003 030c 	and.w	r3, r3, #12
 80021f2:	2b04      	cmp	r3, #4
 80021f4:	d002      	beq.n	80021fc <HAL_RCC_GetSysClockFreq+0x30>
 80021f6:	2b08      	cmp	r3, #8
 80021f8:	d003      	beq.n	8002202 <HAL_RCC_GetSysClockFreq+0x36>
 80021fa:	e027      	b.n	800224c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021fc:	4b19      	ldr	r3, [pc, #100]	; (8002264 <HAL_RCC_GetSysClockFreq+0x98>)
 80021fe:	613b      	str	r3, [r7, #16]
      break;
 8002200:	e027      	b.n	8002252 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	0c9b      	lsrs	r3, r3, #18
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	4a17      	ldr	r2, [pc, #92]	; (8002268 <HAL_RCC_GetSysClockFreq+0x9c>)
 800220c:	5cd3      	ldrb	r3, [r2, r3]
 800220e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d010      	beq.n	800223c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800221a:	4b11      	ldr	r3, [pc, #68]	; (8002260 <HAL_RCC_GetSysClockFreq+0x94>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	0c5b      	lsrs	r3, r3, #17
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	4a11      	ldr	r2, [pc, #68]	; (800226c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002226:	5cd3      	ldrb	r3, [r2, r3]
 8002228:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a0d      	ldr	r2, [pc, #52]	; (8002264 <HAL_RCC_GetSysClockFreq+0x98>)
 800222e:	fb02 f203 	mul.w	r2, r2, r3
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	fbb2 f3f3 	udiv	r3, r2, r3
 8002238:	617b      	str	r3, [r7, #20]
 800223a:	e004      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a0c      	ldr	r2, [pc, #48]	; (8002270 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002240:	fb02 f303 	mul.w	r3, r2, r3
 8002244:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	613b      	str	r3, [r7, #16]
      break;
 800224a:	e002      	b.n	8002252 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800224c:	4b05      	ldr	r3, [pc, #20]	; (8002264 <HAL_RCC_GetSysClockFreq+0x98>)
 800224e:	613b      	str	r3, [r7, #16]
      break;
 8002250:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002252:	693b      	ldr	r3, [r7, #16]
}
 8002254:	4618      	mov	r0, r3
 8002256:	371c      	adds	r7, #28
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	40021000 	.word	0x40021000
 8002264:	007a1200 	.word	0x007a1200
 8002268:	08002b0c 	.word	0x08002b0c
 800226c:	08002b1c 	.word	0x08002b1c
 8002270:	003d0900 	.word	0x003d0900

08002274 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800227c:	4b0a      	ldr	r3, [pc, #40]	; (80022a8 <RCC_Delay+0x34>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a0a      	ldr	r2, [pc, #40]	; (80022ac <RCC_Delay+0x38>)
 8002282:	fba2 2303 	umull	r2, r3, r2, r3
 8002286:	0a5b      	lsrs	r3, r3, #9
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	fb02 f303 	mul.w	r3, r2, r3
 800228e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002290:	bf00      	nop
  }
  while (Delay --);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	1e5a      	subs	r2, r3, #1
 8002296:	60fa      	str	r2, [r7, #12]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1f9      	bne.n	8002290 <RCC_Delay+0x1c>
}
 800229c:	bf00      	nop
 800229e:	bf00      	nop
 80022a0:	3714      	adds	r7, #20
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	20000064 	.word	0x20000064
 80022ac:	10624dd3 	.word	0x10624dd3

080022b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e041      	b.n	8002346 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d106      	bne.n	80022dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f7ff f85a 	bl	8001390 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2202      	movs	r2, #2
 80022e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3304      	adds	r3, #4
 80022ec:	4619      	mov	r1, r3
 80022ee:	4610      	mov	r0, r2
 80022f0:	f000 fa6e 	bl	80027d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
	...

08002350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b01      	cmp	r3, #1
 8002362:	d001      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e035      	b.n	80023d4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2202      	movs	r2, #2
 800236c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68da      	ldr	r2, [r3, #12]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f042 0201 	orr.w	r2, r2, #1
 800237e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a16      	ldr	r2, [pc, #88]	; (80023e0 <HAL_TIM_Base_Start_IT+0x90>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d009      	beq.n	800239e <HAL_TIM_Base_Start_IT+0x4e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002392:	d004      	beq.n	800239e <HAL_TIM_Base_Start_IT+0x4e>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a12      	ldr	r2, [pc, #72]	; (80023e4 <HAL_TIM_Base_Start_IT+0x94>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d111      	bne.n	80023c2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2b06      	cmp	r3, #6
 80023ae:	d010      	beq.n	80023d2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 0201 	orr.w	r2, r2, #1
 80023be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023c0:	e007      	b.n	80023d2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f042 0201 	orr.w	r2, r2, #1
 80023d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3714      	adds	r7, #20
 80023d8:	46bd      	mov	sp, r7
 80023da:	bc80      	pop	{r7}
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	40012c00 	.word	0x40012c00
 80023e4:	40000400 	.word	0x40000400

080023e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d122      	bne.n	8002444 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b02      	cmp	r3, #2
 800240a:	d11b      	bne.n	8002444 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f06f 0202 	mvn.w	r2, #2
 8002414:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2201      	movs	r2, #1
 800241a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	f003 0303 	and.w	r3, r3, #3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f9b4 	bl	8002798 <HAL_TIM_IC_CaptureCallback>
 8002430:	e005      	b.n	800243e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f000 f9a7 	bl	8002786 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f000 f9b6 	bl	80027aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	f003 0304 	and.w	r3, r3, #4
 800244e:	2b04      	cmp	r3, #4
 8002450:	d122      	bne.n	8002498 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f003 0304 	and.w	r3, r3, #4
 800245c:	2b04      	cmp	r3, #4
 800245e:	d11b      	bne.n	8002498 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f06f 0204 	mvn.w	r2, #4
 8002468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2202      	movs	r2, #2
 800246e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f98a 	bl	8002798 <HAL_TIM_IC_CaptureCallback>
 8002484:	e005      	b.n	8002492 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f97d 	bl	8002786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f000 f98c 	bl	80027aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	f003 0308 	and.w	r3, r3, #8
 80024a2:	2b08      	cmp	r3, #8
 80024a4:	d122      	bne.n	80024ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	f003 0308 	and.w	r3, r3, #8
 80024b0:	2b08      	cmp	r3, #8
 80024b2:	d11b      	bne.n	80024ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f06f 0208 	mvn.w	r2, #8
 80024bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2204      	movs	r2, #4
 80024c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	f003 0303 	and.w	r3, r3, #3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f960 	bl	8002798 <HAL_TIM_IC_CaptureCallback>
 80024d8:	e005      	b.n	80024e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 f953 	bl	8002786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f962 	bl	80027aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	f003 0310 	and.w	r3, r3, #16
 80024f6:	2b10      	cmp	r3, #16
 80024f8:	d122      	bne.n	8002540 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	f003 0310 	and.w	r3, r3, #16
 8002504:	2b10      	cmp	r3, #16
 8002506:	d11b      	bne.n	8002540 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f06f 0210 	mvn.w	r2, #16
 8002510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2208      	movs	r2, #8
 8002516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f936 	bl	8002798 <HAL_TIM_IC_CaptureCallback>
 800252c:	e005      	b.n	800253a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f929 	bl	8002786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f000 f938 	bl	80027aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	2b01      	cmp	r3, #1
 800254c:	d10e      	bne.n	800256c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	2b01      	cmp	r3, #1
 800255a:	d107      	bne.n	800256c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f06f 0201 	mvn.w	r2, #1
 8002564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7fe fe28 	bl	80011bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002576:	2b80      	cmp	r3, #128	; 0x80
 8002578:	d10e      	bne.n	8002598 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002584:	2b80      	cmp	r3, #128	; 0x80
 8002586:	d107      	bne.n	8002598 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 fa6b 	bl	8002a6e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025a2:	2b40      	cmp	r3, #64	; 0x40
 80025a4:	d10e      	bne.n	80025c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025b0:	2b40      	cmp	r3, #64	; 0x40
 80025b2:	d107      	bne.n	80025c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f8fc 	bl	80027bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	f003 0320 	and.w	r3, r3, #32
 80025ce:	2b20      	cmp	r3, #32
 80025d0:	d10e      	bne.n	80025f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	f003 0320 	and.w	r3, r3, #32
 80025dc:	2b20      	cmp	r3, #32
 80025de:	d107      	bne.n	80025f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f06f 0220 	mvn.w	r2, #32
 80025e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 fa36 	bl	8002a5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025f0:	bf00      	nop
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800260c:	2b01      	cmp	r3, #1
 800260e:	d101      	bne.n	8002614 <HAL_TIM_ConfigClockSource+0x1c>
 8002610:	2302      	movs	r3, #2
 8002612:	e0b4      	b.n	800277e <HAL_TIM_ConfigClockSource+0x186>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2202      	movs	r2, #2
 8002620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002632:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800263a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68ba      	ldr	r2, [r7, #8]
 8002642:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800264c:	d03e      	beq.n	80026cc <HAL_TIM_ConfigClockSource+0xd4>
 800264e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002652:	f200 8087 	bhi.w	8002764 <HAL_TIM_ConfigClockSource+0x16c>
 8002656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800265a:	f000 8086 	beq.w	800276a <HAL_TIM_ConfigClockSource+0x172>
 800265e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002662:	d87f      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x16c>
 8002664:	2b70      	cmp	r3, #112	; 0x70
 8002666:	d01a      	beq.n	800269e <HAL_TIM_ConfigClockSource+0xa6>
 8002668:	2b70      	cmp	r3, #112	; 0x70
 800266a:	d87b      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x16c>
 800266c:	2b60      	cmp	r3, #96	; 0x60
 800266e:	d050      	beq.n	8002712 <HAL_TIM_ConfigClockSource+0x11a>
 8002670:	2b60      	cmp	r3, #96	; 0x60
 8002672:	d877      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x16c>
 8002674:	2b50      	cmp	r3, #80	; 0x50
 8002676:	d03c      	beq.n	80026f2 <HAL_TIM_ConfigClockSource+0xfa>
 8002678:	2b50      	cmp	r3, #80	; 0x50
 800267a:	d873      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x16c>
 800267c:	2b40      	cmp	r3, #64	; 0x40
 800267e:	d058      	beq.n	8002732 <HAL_TIM_ConfigClockSource+0x13a>
 8002680:	2b40      	cmp	r3, #64	; 0x40
 8002682:	d86f      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x16c>
 8002684:	2b30      	cmp	r3, #48	; 0x30
 8002686:	d064      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x15a>
 8002688:	2b30      	cmp	r3, #48	; 0x30
 800268a:	d86b      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x16c>
 800268c:	2b20      	cmp	r3, #32
 800268e:	d060      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x15a>
 8002690:	2b20      	cmp	r3, #32
 8002692:	d867      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x16c>
 8002694:	2b00      	cmp	r3, #0
 8002696:	d05c      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x15a>
 8002698:	2b10      	cmp	r3, #16
 800269a:	d05a      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x15a>
 800269c:	e062      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6818      	ldr	r0, [r3, #0]
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	6899      	ldr	r1, [r3, #8]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	f000 f95e 	bl	800296e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68ba      	ldr	r2, [r7, #8]
 80026c8:	609a      	str	r2, [r3, #8]
      break;
 80026ca:	e04f      	b.n	800276c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6818      	ldr	r0, [r3, #0]
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	6899      	ldr	r1, [r3, #8]
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	f000 f947 	bl	800296e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026ee:	609a      	str	r2, [r3, #8]
      break;
 80026f0:	e03c      	b.n	800276c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6818      	ldr	r0, [r3, #0]
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	6859      	ldr	r1, [r3, #4]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	461a      	mov	r2, r3
 8002700:	f000 f8be 	bl	8002880 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2150      	movs	r1, #80	; 0x50
 800270a:	4618      	mov	r0, r3
 800270c:	f000 f915 	bl	800293a <TIM_ITRx_SetConfig>
      break;
 8002710:	e02c      	b.n	800276c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6818      	ldr	r0, [r3, #0]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	6859      	ldr	r1, [r3, #4]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	461a      	mov	r2, r3
 8002720:	f000 f8dc 	bl	80028dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2160      	movs	r1, #96	; 0x60
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f905 	bl	800293a <TIM_ITRx_SetConfig>
      break;
 8002730:	e01c      	b.n	800276c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6859      	ldr	r1, [r3, #4]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	461a      	mov	r2, r3
 8002740:	f000 f89e 	bl	8002880 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2140      	movs	r1, #64	; 0x40
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f8f5 	bl	800293a <TIM_ITRx_SetConfig>
      break;
 8002750:	e00c      	b.n	800276c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4619      	mov	r1, r3
 800275c:	4610      	mov	r0, r2
 800275e:	f000 f8ec 	bl	800293a <TIM_ITRx_SetConfig>
      break;
 8002762:	e003      	b.n	800276c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	73fb      	strb	r3, [r7, #15]
      break;
 8002768:	e000      	b.n	800276c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800276a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800277c:	7bfb      	ldrb	r3, [r7, #15]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr

08002798 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027a0:	bf00      	nop
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr

080027aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b083      	sub	sp, #12
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr
	...

080027d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a25      	ldr	r2, [pc, #148]	; (8002878 <TIM_Base_SetConfig+0xa8>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d007      	beq.n	80027f8 <TIM_Base_SetConfig+0x28>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027ee:	d003      	beq.n	80027f8 <TIM_Base_SetConfig+0x28>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a22      	ldr	r2, [pc, #136]	; (800287c <TIM_Base_SetConfig+0xac>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d108      	bne.n	800280a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	4313      	orrs	r3, r2
 8002808:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a1a      	ldr	r2, [pc, #104]	; (8002878 <TIM_Base_SetConfig+0xa8>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d007      	beq.n	8002822 <TIM_Base_SetConfig+0x52>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002818:	d003      	beq.n	8002822 <TIM_Base_SetConfig+0x52>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a17      	ldr	r2, [pc, #92]	; (800287c <TIM_Base_SetConfig+0xac>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d108      	bne.n	8002834 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	4313      	orrs	r3, r2
 8002832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	4313      	orrs	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68fa      	ldr	r2, [r7, #12]
 8002846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a07      	ldr	r2, [pc, #28]	; (8002878 <TIM_Base_SetConfig+0xa8>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d103      	bne.n	8002868 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	691a      	ldr	r2, [r3, #16]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	615a      	str	r2, [r3, #20]
}
 800286e:	bf00      	nop
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr
 8002878:	40012c00 	.word	0x40012c00
 800287c:	40000400 	.word	0x40000400

08002880 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002880:	b480      	push	{r7}
 8002882:	b087      	sub	sp, #28
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a1b      	ldr	r3, [r3, #32]
 8002890:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	f023 0201 	bic.w	r2, r3, #1
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	011b      	lsls	r3, r3, #4
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	f023 030a 	bic.w	r3, r3, #10
 80028bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	621a      	str	r2, [r3, #32]
}
 80028d2:	bf00      	nop
 80028d4:	371c      	adds	r7, #28
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr

080028dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	f023 0210 	bic.w	r2, r3, #16
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002906:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	031b      	lsls	r3, r3, #12
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	4313      	orrs	r3, r2
 8002910:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002918:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	4313      	orrs	r3, r2
 8002922:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	621a      	str	r2, [r3, #32]
}
 8002930:	bf00      	nop
 8002932:	371c      	adds	r7, #28
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr

0800293a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800293a:	b480      	push	{r7}
 800293c:	b085      	sub	sp, #20
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
 8002942:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002950:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	4313      	orrs	r3, r2
 8002958:	f043 0307 	orr.w	r3, r3, #7
 800295c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	609a      	str	r2, [r3, #8]
}
 8002964:	bf00      	nop
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr

0800296e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800296e:	b480      	push	{r7}
 8002970:	b087      	sub	sp, #28
 8002972:	af00      	add	r7, sp, #0
 8002974:	60f8      	str	r0, [r7, #12]
 8002976:	60b9      	str	r1, [r7, #8]
 8002978:	607a      	str	r2, [r7, #4]
 800297a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002988:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	021a      	lsls	r2, r3, #8
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	431a      	orrs	r2, r3
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	4313      	orrs	r3, r2
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	4313      	orrs	r3, r2
 800299a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	609a      	str	r2, [r3, #8]
}
 80029a2:	bf00      	nop
 80029a4:	371c      	adds	r7, #28
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029c0:	2302      	movs	r3, #2
 80029c2:	e041      	b.n	8002a48 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2202      	movs	r2, #2
 80029d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a14      	ldr	r2, [pc, #80]	; (8002a54 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d009      	beq.n	8002a1c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a10:	d004      	beq.n	8002a1c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a10      	ldr	r2, [pc, #64]	; (8002a58 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d10c      	bne.n	8002a36 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40012c00 	.word	0x40012c00
 8002a58:	40000400 	.word	0x40000400

08002a5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr

08002a6e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <__libc_init_array>:
 8002a80:	b570      	push	{r4, r5, r6, lr}
 8002a82:	2600      	movs	r6, #0
 8002a84:	4d0c      	ldr	r5, [pc, #48]	; (8002ab8 <__libc_init_array+0x38>)
 8002a86:	4c0d      	ldr	r4, [pc, #52]	; (8002abc <__libc_init_array+0x3c>)
 8002a88:	1b64      	subs	r4, r4, r5
 8002a8a:	10a4      	asrs	r4, r4, #2
 8002a8c:	42a6      	cmp	r6, r4
 8002a8e:	d109      	bne.n	8002aa4 <__libc_init_array+0x24>
 8002a90:	f000 f822 	bl	8002ad8 <_init>
 8002a94:	2600      	movs	r6, #0
 8002a96:	4d0a      	ldr	r5, [pc, #40]	; (8002ac0 <__libc_init_array+0x40>)
 8002a98:	4c0a      	ldr	r4, [pc, #40]	; (8002ac4 <__libc_init_array+0x44>)
 8002a9a:	1b64      	subs	r4, r4, r5
 8002a9c:	10a4      	asrs	r4, r4, #2
 8002a9e:	42a6      	cmp	r6, r4
 8002aa0:	d105      	bne.n	8002aae <__libc_init_array+0x2e>
 8002aa2:	bd70      	pop	{r4, r5, r6, pc}
 8002aa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aa8:	4798      	blx	r3
 8002aaa:	3601      	adds	r6, #1
 8002aac:	e7ee      	b.n	8002a8c <__libc_init_array+0xc>
 8002aae:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ab2:	4798      	blx	r3
 8002ab4:	3601      	adds	r6, #1
 8002ab6:	e7f2      	b.n	8002a9e <__libc_init_array+0x1e>
 8002ab8:	08002b20 	.word	0x08002b20
 8002abc:	08002b20 	.word	0x08002b20
 8002ac0:	08002b20 	.word	0x08002b20
 8002ac4:	08002b24 	.word	0x08002b24

08002ac8 <memset>:
 8002ac8:	4603      	mov	r3, r0
 8002aca:	4402      	add	r2, r0
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d100      	bne.n	8002ad2 <memset+0xa>
 8002ad0:	4770      	bx	lr
 8002ad2:	f803 1b01 	strb.w	r1, [r3], #1
 8002ad6:	e7f9      	b.n	8002acc <memset+0x4>

08002ad8 <_init>:
 8002ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ada:	bf00      	nop
 8002adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ade:	bc08      	pop	{r3}
 8002ae0:	469e      	mov	lr, r3
 8002ae2:	4770      	bx	lr

08002ae4 <_fini>:
 8002ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ae6:	bf00      	nop
 8002ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aea:	bc08      	pop	{r3}
 8002aec:	469e      	mov	lr, r3
 8002aee:	4770      	bx	lr
