#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 24 18:53:15 2021
# Process ID: 54020
# Current directory: D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13564 D:\Github\Computer-Architecture\Polaris_519030910245\Polaris_519030910245\lab06\lab06.xpr
# Log file: D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/vivado.log
# Journal file: D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.xpr
INFO: [Project 1-313] Project file moved from 'E:/Polaris_519030910245/lab06' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 694.711 ; gain = 76.562
update_compile_order -fileset sources_1
file mkdir D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v w ]
add_files -fileset sim_1 D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'RESET' on this module [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v:31]
ERROR: [VRFC 10-3180] cannot find port 'input2' on this module [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:189]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'input2' on this module [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:189]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'datamemory' is not declared under prefix 'top' [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:89]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'inst' is not permitted [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:79]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reg_readdata1' is not permitted [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:133]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reg_readdata2' is not permitted [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:134]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 24 19:26:00 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 728.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 745.543 ; gain = 17.141
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 757.938 ; gain = 0.105
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 763.488 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 764.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 767.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 767.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Jr' on this module [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:143]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Jr' on this module [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:143]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
ERROR: [VRFC 10-2989] 'jump' is not declared [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:169]
ERROR: [VRFC 10-2865] module 'Top' ignored due to previous errors [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Jr' on this module [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:143]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol mainctr_jr, assumed default net type wire [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 878.590 ; gain = 4.094
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
WARNING: [Wavedata 42-489] Can't add object "/Top_tb/top/datamem/memfile" to the wave window because it has 320032 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/Top_tb/top/datamem/memfile" to the wave window because it has 320032 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/Top_tb/top/datamem/memfile" to the wave window because it has 320032 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/Top_tb/top/datamem/memfile" to the wave window because it has 320032 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
add_files -norecurse {D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/memfile.txt D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/instfile.txt}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 37 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File instfile.txt referenced on D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
export_ip_user_files -of_objects  [get_files D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/instfile.txt] -no_script -reset -force -quiet
remove_files  D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/instfile.txt
remove_files  D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/instfile.txt
WARNING: [Vivado 12-818] No files matched 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/instfile.txt'
export_ip_user_files -of_objects  [get_files D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/memfile.txt] -no_script -reset -force -quiet
remove_files  D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/memfile.txt
remove_files  D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/memfile.txt
WARNING: [Vivado 12-818] No files matched 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/memfile.txt'
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
ERROR: [VRFC 10-1280] procedural assignment to a non-register nextpc is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:277]
ERROR: [VRFC 10-2865] module 'Top' ignored due to previous errors [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 878.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:184]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:184]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.340 ; gain = 8.062
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 6 into 'memwb_ctr' is out of bounds [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 26 19:10:03 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata1' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readdata2' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
ERROR: [VRFC 10-1412] syntax error near end [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:61]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:61]
ERROR: [VRFC 10-2865] module 'Registers' ignored due to previous errors [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [Common 17-14] Message 'Vivado 12-5682' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [Common 17-14] Message 'USF-XSim 61' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Common 17-14] Message 'USF-XSim 69' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 100 ns
run 100 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 100 ns
run 200 ns
run 200 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 200 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reg_writereg' is not permitted [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:167]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reg_writereg' is not permitted [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:167]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 200 ns
run 200 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 200 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 200 ns
run 200 ns
run 200 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 200 ns
run 200 ns
run 200 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol aluctr_jr, assumed default net type wire [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:238]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol aluctr_jr, assumed default net type wire [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v:238]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
run 500 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1ed3c882064794a3129d8f7869bd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.340 ; gain = 0.000
run 500 ns
run 500 ns
save_wave_config {D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/Top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/Top_tb_behav.wcfg
set_property xsim.view D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab06/Top_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 12:25:01 2021...
