#ChipScope Core Inserter Project File Version 3.0
#Mon Nov 21 20:56:30 CST 2016
Project.device.designInputFile=F\:\\theproject\\14_ethernet_test\\ethernet_test_cs.ngc
Project.device.designOutputFile=F\:\\theproject\\14_ethernet_test\\ethernet_test_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=F\:\\theproject\\14_ethernet_test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=10
Project.filter<0>=e_rd_en_reg*
Project.filter<1>=empty*
Project.filter<2>=ddr3_full*
Project.filter<3>=ddr3_wren*
Project.filter<4>=e_rd_en_o*
Project.filter<5>=en*
Project.filter<6>=ddr3_data*
Project.filter<7>=data_in*
Project.filter<8>=*clk*
Project.filter<9>=
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=contro U3 clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataDepth=32768
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=69
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=contro U3 ddr3_data<0>
Project.unit<0>.triggerChannel<0><10>=contro U3 ddr3_data<10>
Project.unit<0>.triggerChannel<0><11>=contro U3 ddr3_data<11>
Project.unit<0>.triggerChannel<0><12>=contro U3 ddr3_data<12>
Project.unit<0>.triggerChannel<0><13>=contro U3 ddr3_data<13>
Project.unit<0>.triggerChannel<0><14>=contro U3 ddr3_data<14>
Project.unit<0>.triggerChannel<0><15>=contro U3 ddr3_data<15>
Project.unit<0>.triggerChannel<0><16>=contro U3 ddr3_data<16>
Project.unit<0>.triggerChannel<0><17>=contro U3 ddr3_data<17>
Project.unit<0>.triggerChannel<0><18>=contro U3 ddr3_data<18>
Project.unit<0>.triggerChannel<0><19>=contro U3 ddr3_data<19>
Project.unit<0>.triggerChannel<0><1>=contro U3 ddr3_data<1>
Project.unit<0>.triggerChannel<0><20>=contro U3 ddr3_data<20>
Project.unit<0>.triggerChannel<0><21>=contro U3 ddr3_data<21>
Project.unit<0>.triggerChannel<0><22>=contro U3 ddr3_data<22>
Project.unit<0>.triggerChannel<0><23>=contro U3 ddr3_data<23>
Project.unit<0>.triggerChannel<0><24>=contro U3 ddr3_data<24>
Project.unit<0>.triggerChannel<0><25>=contro U3 ddr3_data<25>
Project.unit<0>.triggerChannel<0><26>=contro U3 ddr3_data<26>
Project.unit<0>.triggerChannel<0><27>=contro U3 ddr3_data<27>
Project.unit<0>.triggerChannel<0><28>=contro U3 ddr3_data<28>
Project.unit<0>.triggerChannel<0><29>=contro U3 ddr3_data<29>
Project.unit<0>.triggerChannel<0><2>=contro U3 ddr3_data<2>
Project.unit<0>.triggerChannel<0><30>=contro U3 ddr3_data<30>
Project.unit<0>.triggerChannel<0><31>=contro U3 ddr3_data<31>
Project.unit<0>.triggerChannel<0><32>=contro U3 ddr3_data<32>
Project.unit<0>.triggerChannel<0><33>=contro U3 ddr3_data<33>
Project.unit<0>.triggerChannel<0><34>=contro U3 ddr3_data<34>
Project.unit<0>.triggerChannel<0><35>=contro U3 ddr3_data<35>
Project.unit<0>.triggerChannel<0><36>=contro U3 ddr3_data<36>
Project.unit<0>.triggerChannel<0><37>=contro U3 ddr3_data<37>
Project.unit<0>.triggerChannel<0><38>=contro U3 ddr3_data<38>
Project.unit<0>.triggerChannel<0><39>=contro U3 ddr3_data<39>
Project.unit<0>.triggerChannel<0><3>=contro U3 ddr3_data<3>
Project.unit<0>.triggerChannel<0><40>=contro U3 ddr3_data<40>
Project.unit<0>.triggerChannel<0><41>=contro U3 ddr3_data<41>
Project.unit<0>.triggerChannel<0><42>=contro U3 ddr3_data<42>
Project.unit<0>.triggerChannel<0><43>=contro U3 ddr3_data<43>
Project.unit<0>.triggerChannel<0><44>=contro U3 ddr3_data<44>
Project.unit<0>.triggerChannel<0><45>=contro U3 ddr3_data<45>
Project.unit<0>.triggerChannel<0><46>=contro U3 ddr3_data<46>
Project.unit<0>.triggerChannel<0><47>=contro U3 ddr3_data<47>
Project.unit<0>.triggerChannel<0><48>=contro U3 ddr3_data<48>
Project.unit<0>.triggerChannel<0><49>=contro U3 ddr3_data<49>
Project.unit<0>.triggerChannel<0><4>=contro U3 ddr3_data<4>
Project.unit<0>.triggerChannel<0><50>=contro U3 ddr3_data<50>
Project.unit<0>.triggerChannel<0><51>=contro U3 ddr3_data<51>
Project.unit<0>.triggerChannel<0><52>=contro U3 ddr3_data<52>
Project.unit<0>.triggerChannel<0><53>=contro U3 ddr3_data<53>
Project.unit<0>.triggerChannel<0><54>=contro U3 ddr3_data<54>
Project.unit<0>.triggerChannel<0><55>=contro U3 ddr3_data<55>
Project.unit<0>.triggerChannel<0><56>=contro U3 ddr3_data<56>
Project.unit<0>.triggerChannel<0><57>=contro U3 ddr3_data<57>
Project.unit<0>.triggerChannel<0><58>=contro U3 ddr3_data<58>
Project.unit<0>.triggerChannel<0><59>=contro U3 ddr3_data<59>
Project.unit<0>.triggerChannel<0><5>=contro U3 ddr3_data<5>
Project.unit<0>.triggerChannel<0><60>=contro U3 ddr3_data<60>
Project.unit<0>.triggerChannel<0><61>=contro U3 ddr3_data<61>
Project.unit<0>.triggerChannel<0><62>=contro U3 ddr3_data<62>
Project.unit<0>.triggerChannel<0><63>=contro U3 ddr3_data<63>
Project.unit<0>.triggerChannel<0><6>=contro U3 ddr3_data<6>
Project.unit<0>.triggerChannel<0><7>=contro U3 ddr3_data<7>
Project.unit<0>.triggerChannel<0><8>=contro U3 ddr3_data<8>
Project.unit<0>.triggerChannel<0><9>=contro U3 ddr3_data<9>
Project.unit<0>.triggerChannel<1><0>=contro U3 en
Project.unit<0>.triggerChannel<1><1>=contro U3 e_rd_en_o
Project.unit<0>.triggerChannel<1><2>=contro U3 ddr3_full
Project.unit<0>.triggerChannel<1><3>=contro U3 empty
Project.unit<0>.triggerChannel<1><4>=contro U3 e_rd_en_reg
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerPortCount=2
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortWidth<0>=64
Project.unit<0>.triggerPortWidth<1>=5
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
