

module event_captured(
input clk, rst, event_01,  
output reg event_check 
    );
    
   reg captured;
   
   always@(posedge clk)
   begin
   if(rst)begin 
   event_check <= 1'b0;
   captured <= 1'b0;
   end 
   
   else if(event_01 && !captured)     // event aa chuka hai aur captured nhi hua hai abhi 
   begin 
   captured <= 1'b1;           // first event mil gaya aur captured ho chuka hai 
   event_check <= 1'b1;
   end
   
   else 
   begin 
   event_check <= 1'b0;
   captured <= captured;
   //hold karke rakha hai 
   end 
   
   end 
   
    
    
endmodule