/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [8:0] _02_;
  wire [4:0] _03_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  reg [20:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [26:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [33:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~((celloutsig_0_5z[5] | _01_) & (celloutsig_0_0z[4] | _00_));
  assign celloutsig_0_7z = ~((celloutsig_0_5z[6] | celloutsig_0_3z) & (celloutsig_0_0z[1] | celloutsig_0_2z[15]));
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { in_data[109:108], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z };
  reg [4:0] _07_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 5'h00;
    else _07_ <= celloutsig_0_2z[6:2];
  assign { _03_[4:3], _01_, _00_, _03_[0] } = _07_;
  assign celloutsig_0_0z = in_data[74:70] & in_data[53:49];
  assign celloutsig_1_6z = { in_data[157:155], celloutsig_1_4z } & { celloutsig_1_3z[29:25], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_6z[5:3] > celloutsig_1_12z;
  assign celloutsig_0_1z = { in_data[95:92], celloutsig_0_0z } > { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_15z[7:5], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_5z } < celloutsig_1_3z[14:6];
  assign celloutsig_1_18z = { celloutsig_1_4z[1], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_8z } < { in_data[110:104], celloutsig_1_16z };
  assign celloutsig_0_9z = { celloutsig_0_0z[3:1], celloutsig_0_1z } * in_data[13:10];
  assign celloutsig_1_3z = in_data[180:147] * { celloutsig_1_1z[1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[22:19] * { celloutsig_1_0z[3], celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_3z[19:16] * celloutsig_1_0z[4:1];
  assign celloutsig_1_10z = & { celloutsig_1_9z[1:0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_13z = celloutsig_0_7z & celloutsig_0_5z[8];
  assign celloutsig_1_2z = celloutsig_1_1z[0] & in_data[187];
  assign celloutsig_0_3z = | in_data[83:59];
  assign celloutsig_0_12z = ^ in_data[72:30];
  assign celloutsig_1_8z = ^ in_data[164:156];
  assign celloutsig_1_13z = { celloutsig_1_12z[2], celloutsig_1_12z } >>> { celloutsig_1_4z[1:0], celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_15z = { in_data[183:179], celloutsig_1_11z } ~^ _02_;
  assign celloutsig_0_5z = in_data[51:43] ~^ { _03_[4:3], _01_, celloutsig_0_1z, _03_[4:3], _01_, _00_, _03_[0] };
  assign celloutsig_1_12z = celloutsig_1_6z[2:0] ^ { celloutsig_1_1z[2:1], celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[142:133] ^ in_data[148:139];
  assign celloutsig_1_1z = in_data[189:187] ^ in_data[150:148];
  assign celloutsig_0_2z = { in_data[25:10], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } ^ in_data[75:49];
  assign celloutsig_1_9z = { celloutsig_1_4z[3:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z } ^ { in_data[122:116], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_16z = ~((celloutsig_0_9z[0] & celloutsig_0_2z[5]) | celloutsig_0_6z);
  assign celloutsig_1_5z = ~((in_data[105] & celloutsig_1_3z[21]) | celloutsig_1_2z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 21'h000000;
    else if (!clkin_data[96]) celloutsig_0_17z = { celloutsig_0_2z[21:13], celloutsig_0_12z, _03_[4:3], _01_, _00_, _03_[0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_5z) | (celloutsig_1_0z[5] & celloutsig_1_4z[3]));
  assign _03_[2:1] = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
