Analysis & Synthesis report for lab_4
Tue Nov 27 11:27:58 2012
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 18. Source assignments for segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 19. Source assignments for segment_display:inst2|sdram_0:the_sdram_0
 20. Source assignments for segment_display:inst2|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch
 21. Parameter Settings for User Entity Instance: segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 22. Parameter Settings for User Entity Instance: segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 23. Parameter Settings for User Entity Instance: sdram_pll:inst4|altpll:altpll_component
 24. scfifo Parameter Settings by Entity Instance
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "segment_display:inst2|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch"
 27. Port Connectivity Checks: "segment_display:inst2|sysid:the_sysid"
 28. Port Connectivity Checks: "segment_display:inst2|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
 29. Port Connectivity Checks: "segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
 30. Port Connectivity Checks: "segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
 31. Port Connectivity Checks: "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 32. Port Connectivity Checks: "segment_display:inst2|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 27 11:27:58 2012    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; lab_4                                    ;
; Top-level Entity Name              ; lab_4                                    ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 5,142                                    ;
;     Total combinational functions  ; 4,147                                    ;
;     Dedicated logic registers      ; 2,804                                    ;
; Total registers                    ; 2804                                     ;
; Total pins                         ; 80                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 69,696                                   ;
; Embedded Multiplier 9-bit elements ; 4                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab_4              ; lab_4              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                             ; Library ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+
; lab_4.bdf                           ; yes             ; User Block Diagram/Schematic File      ; C:/ECT363/Lab6/lab_4.bdf                                                 ;         ;
; sdram_pll.vhd                       ; yes             ; User Wizard-Generated File             ; C:/ECT363/Lab6/sdram_pll.vhd                                             ;         ;
; segment_display.vhd                 ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/segment_display.vhd                                       ;         ;
; button_pio.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/button_pio.vhd                                            ;         ;
; cpu_0.vhd                           ; yes             ; Encrypted Auto-Found VHDL File         ; C:/ECT363/Lab6/cpu_0.vhd                                                 ;         ;
; cpu_0_test_bench.vhd                ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/cpu_0_test_bench.vhd                                      ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal121.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc            ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_qed1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_qed1.tdf                                    ;         ;
; db/altsyncram_g5g1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_g5g1.tdf                                    ;         ;
; cpu_0_ic_tag_ram.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/ECT363/Lab6/cpu_0_ic_tag_ram.mif                                      ;         ;
; db/altsyncram_8pf1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_8pf1.tdf                                    ;         ;
; cpu_0_bht_ram.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/ECT363/Lab6/cpu_0_bht_ram.mif                                         ;         ;
; db/altsyncram_87f1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_87f1.tdf                                    ;         ;
; cpu_0_rf_ram_a.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/ECT363/Lab6/cpu_0_rf_ram_a.mif                                        ;         ;
; db/altsyncram_97f1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_97f1.tdf                                    ;         ;
; cpu_0_rf_ram_b.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/ECT363/Lab6/cpu_0_rf_ram_b.mif                                        ;         ;
; db/altsyncram_4ef1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_4ef1.tdf                                    ;         ;
; cpu_0_dc_tag_ram.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/ECT363/Lab6/cpu_0_dc_tag_ram.mif                                      ;         ;
; db/altsyncram_29f1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_29f1.tdf                                    ;         ;
; db/altsyncram_9vc1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_9vc1.tdf                                    ;         ;
; cpu_0_mult_cell.vhd                 ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/cpu_0_mult_cell.vhd                                       ;         ;
; altmult_add.tdf                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf           ;         ;
; stratix_mac_mult.inc                ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_mult.inc      ;         ;
; stratix_mac_out.inc                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_out.inc       ;         ;
; db/mult_add_l0u2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/mult_add_l0u2.tdf                                      ;         ;
; db/ded_mult_2o81.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/ded_mult_2o81.tdf                                      ;         ;
; db/dffpipe_93c.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/dffpipe_93c.tdf                                        ;         ;
; db/mult_add_n0u2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/mult_add_n0u2.tdf                                      ;         ;
; db/altsyncram_c572.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_c572.tdf                                    ;         ;
; cpu_0_ociram_default_contents.mif   ; yes             ; Auto-Found Memory Initialization File  ; C:/ECT363/Lab6/cpu_0_ociram_default_contents.mif                         ;         ;
; cpu_0_oci_test_bench.vhd            ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/cpu_0_oci_test_bench.vhd                                  ;         ;
; db/altsyncram_e502.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_e502.tdf                                    ;         ;
; cpu_0_jtag_debug_module_wrapper.vhd ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/cpu_0_jtag_debug_module_wrapper.vhd                       ;         ;
; cpu_0_jtag_debug_module_tck.vhd     ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/cpu_0_jtag_debug_module_tck.vhd                           ;         ;
; altera_std_synchronizer.v           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altera_std_synchronizer.v ;         ;
; cpu_0_jtag_debug_module_sysclk.vhd  ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/cpu_0_jtag_debug_module_sysclk.vhd                        ;         ;
; sld_virtual_jtag_basic.v            ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;         ;
; jtag_uart_0.vhd                     ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/jtag_uart_0.vhd                                           ;         ;
; scfifo.tdf                          ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf                ;         ;
; a_regfifo.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_regfifo.inc             ;         ;
; a_dpfifo.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_dpfifo.inc              ;         ;
; a_i2fifo.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_i2fifo.inc              ;         ;
; a_fffifo.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_fffifo.inc              ;         ;
; a_f2fifo.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_f2fifo.inc              ;         ;
; db/scfifo_1n21.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/scfifo_1n21.tdf                                        ;         ;
; db/a_dpfifo_8t21.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/a_dpfifo_8t21.tdf                                      ;         ;
; db/a_fefifo_7cf.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/a_fefifo_7cf.tdf                                       ;         ;
; db/cntr_rj7.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/cntr_rj7.tdf                                           ;         ;
; db/dpram_5h21.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/dpram_5h21.tdf                                         ;         ;
; db/altsyncram_9tl1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/altsyncram_9tl1.tdf                                    ;         ;
; db/cntr_fjb.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/cntr_fjb.tdf                                           ;         ;
; alt_jtag_atlantic.v                 ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v       ;         ;
; lcd_display.vhd                     ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/lcd_display.vhd                                           ;         ;
; led_pio.vhd                         ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/led_pio.vhd                                               ;         ;
; sdram_0.vhd                         ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/sdram_0.vhd                                               ;         ;
; seven_seg_pio.vhd                   ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/seven_seg_pio.vhd                                         ;         ;
; sys_clk_timer.vhd                   ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/sys_clk_timer.vhd                                         ;         ;
; sysid.vhd                           ; yes             ; Auto-Found VHDL File                   ; C:/ECT363/Lab6/sysid.vhd                                                 ;         ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; pzdyqx.vhd                          ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd                ;         ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd               ;         ;
; sld_jtag_hub.vhd                    ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd          ;         ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;         ;
; lpm_add_sub.tdf                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;         ;
; addcore.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/addcore.inc               ;         ;
; look_add.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/look_add.inc              ;         ;
; bypassff.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc              ;         ;
; alt_stratix_add_sub.inc             ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;         ;
; db/add_sub_8ri.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/ECT363/Lab6/db/add_sub_8ri.tdf                                        ;         ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 5,142 ;
;                                             ;       ;
; Total combinational functions               ; 4147  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2222  ;
;     -- 3 input functions                    ; 1339  ;
;     -- <=2 input functions                  ; 586   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 3831  ;
;     -- arithmetic mode                      ; 316   ;
;                                             ;       ;
; Total registers                             ; 2804  ;
;     -- Dedicated logic registers            ; 2804  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 80    ;
; Total memory bits                           ; 69696 ;
; Embedded Multiplier 9-bit elements          ; 4     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 2826  ;
; Total fan-out                               ; 29547 ;
; Average fan-out                             ; 4.03  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab_4                                                                                                                    ; 4147 (1)          ; 2804 (0)     ; 69696       ; 4            ; 0       ; 2         ; 80   ; 0            ; |lab_4                                                                                                                                                                                                                                                                      ;              ;
;    |pzdyqx:nabboc|                                                                                                        ; 124 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|pzdyqx:nabboc                                                                                                                                                                                                                                                        ;              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                      ; 124 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                           ;              ;
;          |GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|                                                    ; 53 (22)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1                                                                                                                                                               ;              ;
;             |LQYT7093:MBPH5020|                                                                                           ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                             ;              ;
;          |KIFI3548:TPOO7242|                                                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                         ;              ;
;          |LQYT7093:LRYQ7721|                                                                                              ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                         ;              ;
;          |PUDL0439:ESUL0435|                                                                                              ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                         ;              ;
;    |sdram_pll:inst4|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|sdram_pll:inst4                                                                                                                                                                                                                                                      ;              ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|sdram_pll:inst4|altpll:altpll_component                                                                                                                                                                                                                              ;              ;
;    |segment_display:inst2|                                                                                                ; 3834 (0)          ; 2623 (0)     ; 69696       ; 4            ; 0       ; 2         ; 0    ; 0            ; |lab_4|segment_display:inst2                                                                                                                                                                                                                                                ;              ;
;       |button_pio:the_button_pio|                                                                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|button_pio:the_button_pio                                                                                                                                                                                                                      ;              ;
;       |button_pio_s1_arbitrator:the_button_pio_s1|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                                     ;              ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 2693 (1798)       ; 2029 (1487)  ; 68672       ; 4            ; 0       ; 2         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                           ;              ;
;                |altsyncram_8pf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated                                                                                                                                            ;              ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_29f1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                               ; 0 (0)             ; 0 (0)        ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_4ef1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4ef1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                               ;              ;
;                |altsyncram_9vc1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                                ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_qed1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                               ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_g5g1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_g5g1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                         ;              ;
;                |mult_add_l0u2:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                         ;              ;
;                |mult_add_n0u2:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_n0u2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_n0u2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 818 (40)          ; 542 (0)      ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 120 (0)           ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 11 (11)           ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 104 (104)         ; 46 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;                   |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                    ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 83 (83)           ; 241 (241)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|                                                               ; 217 (51)          ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk                                                                                                                                              ;              ;
;                |cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired|                                      ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired                                                                          ;              ;
;                |cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single|                                      ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single                                                                          ;              ;
;                |cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit1_match_single|                                      ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit1_match_single                                                                          ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|                                                                   ; 21 (21)           ; 15 (15)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im                                                                                                                                                  ;              ;
;                |cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|                       ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component                                                               ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                     ;              ;
;                      |altsyncram_e502:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated      ;              ;
;             |cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|                                                           ; 217 (217)         ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|                                                               ; 45 (45)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk                                                                                                                                              ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 58 (58)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_c572:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_87f1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_97f1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;          |lpm_add_sub:Add17|                                                                                              ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|lpm_add_sub:Add17                                                                                                                                                                                                              ;              ;
;             |add_sub_8ri:auto_generated|                                                                                  ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|lpm_add_sub:Add17|add_sub_8ri:auto_generated                                                                                                                                                                                   ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 198 (198)         ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 47 (47)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 34 (34)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 152 (48)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |lcd_display:the_lcd_display|                                                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|lcd_display:the_lcd_display                                                                                                                                                                                                                    ;              ;
;       |lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|                                                ; 24 (24)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave                                                                                                                                                                             ;              ;
;       |led_pio:the_led_pio|                                                                                               ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|led_pio:the_led_pio                                                                                                                                                                                                                            ;              ;
;       |led_pio_s1_arbitrator:the_led_pio_s1|                                                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                           ;              ;
;       |sdram_0:the_sdram_0|                                                                                               ; 417 (368)         ; 235 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 49 (49)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 108 (58)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 33 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ;              ;
;       |segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch                                                                                                                                                       ;              ;
;       |seven_seg_pio:the_seven_seg_pio|                                                                                   ; 5 (5)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|seven_seg_pio:the_seven_seg_pio                                                                                                                                                                                                                ;              ;
;       |seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1|                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1                                                                                                                                                                                               ;              ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                   ; 125 (125)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                ;              ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                  ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                               ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                            ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|segment_display:inst2|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 188 (1)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|sld_hub:auto_hub                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                      ; 187 (145)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                                        ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab_4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                              ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; Name                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_0_bht_ram.mif                 ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                              ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4ef1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 17           ; 64           ; 17           ; 1088  ; cpu_0_dc_tag_ram.mif              ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                              ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                              ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_g5g1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; cpu_0_ic_tag_ram.mif              ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 128          ; 36           ; 128          ; 36           ; 4608  ; None                              ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_0_ociram_default_contents.mif ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_a.mif                ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_b.mif                ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                               ;
+--------+-------------------------------+---------+--------------+---------------+----------------------------------------------+------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type  ; Entity Instance                              ; IP Include File                    ;
+--------+-------------------------------+---------+--------------+---------------+----------------------------------------------+------------------------------------+
; Altera ; sopc                          ; 12.1    ; N/A          ; N/A           ; |lab_4|segment_display:inst2                 ; C:/ECT363/Lab6/segment_display.vhd ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0 ; C:/ECT363/Lab6/cpu_0.vhd           ;
; Altera ; ALTPLL                        ; 12.1    ; N/A          ; N/A           ; |lab_4|sdram_pll:inst4                       ; C:/ECT363/Lab6/sdram_pll.vhd       ;
+--------+-------------------------------+---------+--------------+---------------+----------------------------------------------+------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; segment_display:inst2|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch|data_out                                                                                                                                                      ; yes                                                              ; yes                                        ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; segment_display:inst2|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; segment_display:inst2|sdram_0:the_sdram_0|i_addr[4,5]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|button_pio:the_button_pio|readdata[4..31]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[1..15,17..31]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[1..15,17..31]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pcb[0,1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|M_pcb[0,1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|A_pcb[0,1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_latency_counter                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_latency_counter                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]                                                                ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]                                                                ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]                                                                ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                                                ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                                                ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                               ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                               ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                               ;
; segment_display:inst2|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                        ; Merged with segment_display:inst2|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                     ;
; segment_display:inst2|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|d1_sys_clk_timer_s1_end_xfer                                                                                                                 ; Merged with segment_display:inst2|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|d1_reasons_to_wait                                                                                                                           ;
; segment_display:inst2|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1|d1_seven_seg_pio_s1_end_xfer                                                                                                                 ; Merged with segment_display:inst2|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1|d1_reasons_to_wait                                                                                                                           ;
; segment_display:inst2|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                                                        ; Merged with segment_display:inst2|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                                ;
; segment_display:inst2|led_pio_s1_arbitrator:the_led_pio_s1|d1_led_pio_s1_end_xfer                                                                                                                                   ; Merged with segment_display:inst2|led_pio_s1_arbitrator:the_led_pio_s1|d1_reasons_to_wait                                                                                                                                       ;
; segment_display:inst2|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|d1_lcd_display_control_slave_end_xfer                                                                                      ; Merged with segment_display:inst2|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|d1_reasons_to_wait                                                                                                         ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                            ; Merged with segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                             ;
; segment_display:inst2|button_pio_s1_arbitrator:the_button_pio_s1|d1_button_pio_s1_end_xfer                                                                                                                          ; Merged with segment_display:inst2|button_pio_s1_arbitrator:the_button_pio_s1|d1_reasons_to_wait                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[23]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[25]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[22]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[24]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[21]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[23]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[20]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[22]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[19]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[21]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[18]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[20]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[17]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[19]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[16]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[18]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[15]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[17]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[14]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[16]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[13]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[15]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[12]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[14]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[11]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[13]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[10]                                                                                                                                                                      ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[12]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[9]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[11]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[8]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[10]                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[7]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[9]                                                                                                                                                                      ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[6]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[8]                                                                                                                                                                      ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[5]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[7]                                                                                                                                                                      ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[4]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[6]                                                                                                                                                                      ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[3]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[5]                                                                                                                                                                      ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[2]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[4]                                                                                                                                                                      ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[1]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[3]                                                                                                                                                                      ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pc[0]                                                                                                                                                                       ; Merged with segment_display:inst2|cpu_0:the_cpu_0|E_pcb[2]                                                                                                                                                                      ;
; segment_display:inst2|sdram_0:the_sdram_0|i_next[2]                                                                                                                                                                 ; Merged with segment_display:inst2|sdram_0:the_sdram_0|i_next[0]                                                                                                                                                                 ;
; segment_display:inst2|sdram_0:the_sdram_0|m_next[2,5,6,8]                                                                                                                                                           ; Merged with segment_display:inst2|sdram_0:the_sdram_0|m_next[1]                                                                                                                                                                 ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6                                    ; Merged with segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                  ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5                                    ; Merged with segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                  ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4                                    ; Merged with segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                  ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3                                    ; Merged with segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                  ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2                                    ; Merged with segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                  ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1                                    ; Merged with segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                  ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0                                    ; Merged with segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                  ;
; segment_display:inst2|cpu_0:the_cpu_0|D_ctrl_jmp_direct                                                                                                                                                             ; Merged with segment_display:inst2|cpu_0:the_cpu_0|D_ctrl_a_not_src                                                                                                                                                              ;
; segment_display:inst2|cpu_0:the_cpu_0|D_ctrl_b_not_src                                                                                                                                                              ; Merged with segment_display:inst2|cpu_0:the_cpu_0|D_ctrl_b_is_dst                                                                                                                                                               ;
; segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|pending_frametype[2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|pending_exctype                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|prev_pid                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|snapped_pid                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[2] ; Merged with segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[1] ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                                                                   ; Lost fanout                                                                                                                                                                                                                     ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                      ; Lost fanout                                                                                                                                                                                                                     ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                             ; Lost fanout                                                                                                                                                                                                                     ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                      ; Lost fanout                                                                                                                                                                                                                     ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7..16]                                                                            ; Lost fanout                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 210                                                                                                                                                                             ;                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_latency_counter         ; Stuck at GND              ; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable,                            ;
;                                                                                                                                                  ; due to stuck port data_in ; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module,        ;
;                                                                                                                                                  ;                           ; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                      ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                ; Stuck at GND              ; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module, ;
;                                                                                                                                                  ; due to stuck port data_in ; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                  ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pcb[1]                                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_pcb[1],                                                                                                                 ;
;                                                                                                                                                  ; due to stuck port data_in ; segment_display:inst2|cpu_0:the_cpu_0|A_pcb[1]                                                                                                                  ;
; segment_display:inst2|cpu_0:the_cpu_0|E_pcb[0]                                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_pcb[0],                                                                                                                 ;
;                                                                                                                                                  ; due to stuck port data_in ; segment_display:inst2|cpu_0:the_cpu_0|A_pcb[0]                                                                                                                  ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[27]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[27]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[26]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[26]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[25]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[25]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[24]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[24]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[23]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[23]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[22]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[22]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[21]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[21]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[20]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[20]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[19]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[19]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[18]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[18]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[17]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[17]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[15]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[15]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[14]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[14]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[13]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[13]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[31]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[31]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[11]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[11]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[10]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[10]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[9]                                                                                    ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[9]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[8]                                                                                    ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[8]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[7]                                                                                    ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[7]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[6]                                                                                    ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[6]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[5]                                                                                    ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[5]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[4]                                                                                    ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[4]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[3]                                                                                    ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[3]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[2]                                                                                    ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[2]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[1]                                                                                    ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[1]                                                                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[30]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[30]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[29]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[29]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[28]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[28]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|pending_frametype[2] ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]                             ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
; segment_display:inst2|cpu_0:the_cpu_0|E_control_reg_rddata[12]                                                                                   ; Stuck at GND              ; segment_display:inst2|cpu_0:the_cpu_0|M_control_reg_rddata[12]                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2804  ;
; Number of registers using Synchronous Clear  ; 101   ;
; Number of registers using Synchronous Load   ; 318   ;
; Number of registers using Asynchronous Clear ; 2055  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2057  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                                                                      ; 3       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                                                                      ; 3       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                                                                      ; 3       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                                                                      ; 3       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|internal_counter[6]                                                                                                                      ; 3       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|internal_counter[8]                                                                                                                      ; 3       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|internal_counter[9]                                                                                                                      ; 3       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|internal_counter[14]                                                                                                                     ; 3       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                                                                     ; 3       ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n               ; 21      ;
; segment_display:inst2|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                             ; 2       ;
; segment_display:inst2|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                             ; 1       ;
; segment_display:inst2|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                             ; 2       ;
; segment_display:inst2|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                             ; 2       ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                                                                                                      ; 3       ;
; segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                     ; 5       ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n ; 10      ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                            ; 6       ;
; segment_display:inst2|sdram_0:the_sdram_0|m_state[0]                                                                                                                                           ; 62      ;
; segment_display:inst2|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                             ; 1       ;
; segment_display:inst2|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                             ; 1       ;
; segment_display:inst2|sdram_0:the_sdram_0|m_next[0]                                                                                                                                            ; 7       ;
; segment_display:inst2|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                             ; 1       ;
; segment_display:inst2|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                             ; 1       ;
; segment_display:inst2|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                           ; 7       ;
; segment_display:inst2|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                             ; 56      ;
; segment_display:inst2|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                           ; 42      ;
; segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                        ; 1       ;
; segment_display:inst2|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                  ; 2       ;
; segment_display:inst2|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                   ; 2       ;
; segment_display:inst2|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                   ; 2       ;
; segment_display:inst2|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                   ; 2       ;
; segment_display:inst2|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                   ; 2       ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                     ; 11      ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                        ; 2       ;
; segment_display:inst2|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                                      ; 66      ;
; segment_display:inst2|cpu_0:the_cpu_0|M_pipe_flush_waddr[23]                                                                                                                                   ; 1       ;
; segment_display:inst2|cpu_0:the_cpu_0|ic_tag_clr_valid_bits                                                                                                                                    ; 1       ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                         ; 3       ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]                                           ; 2       ;
; segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                          ; 2       ;
; segment_display:inst2|cpu_0:the_cpu_0|clr_break_line                                                                                                                                           ; 5       ;
; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                         ; 1       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|period_l_register[1]                                                                                                                     ; 2       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|period_l_register[9]                                                                                                                     ; 2       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|period_l_register[0]                                                                                                                     ; 2       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|period_l_register[8]                                                                                                                     ; 2       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|period_l_register[15]                                                                                                                    ; 2       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|period_l_register[6]                                                                                                                     ; 2       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|period_l_register[14]                                                                                                                    ; 2       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|period_l_register[3]                                                                                                                     ; 2       ;
; segment_display:inst2|sys_clk_timer:the_sys_clk_timer|period_l_register[2]                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                   ; 3       ;
; Total number of inverted registers = 55                                                                                                                                                        ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|internal_d_byteenable[3]                                                                                                                                                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|d_address_tag_field[6]                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|M_mem_byte_en[0]                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_slow_inst_result[6]                                                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|D_iw[31]                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_inst_result[29]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_inst_result[0]                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|ic_fill_ap_offset[2]                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[2]                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|internal_d_writedata[14]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_dc_wr_data_cnt[3]                                                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|i_refs[2]                                                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[3]                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|ic_tag_wraddress[0]                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|E_src2[18]                                                                                                                                                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[30]                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[5]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|M_st_data[27]                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[9]                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|d_address_offset_field[2]                                                                                                                                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[11] ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[28] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|E_src1[31]                                                                                                                                                                          ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|pending_excaddr[24]                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[9]                                                                                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|i_count[0]                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|M_mem_byte_en[2]                                                                                                                                                                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|i_state[2]                                                                                                                                                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[28]                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]                                                                                       ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|F_pc[11]                                                                                                                                                                            ;
; 6:1                ; 23 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|M_pipe_flush_waddr[9]                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab_4|segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                             ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]                                                                                       ;
; 8:1                ; 24 bits   ; 120 LEs       ; 72 LEs               ; 48 LEs                 ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[1]                                                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|sync_timer[5]                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|sync_timer[4]                                                                                 ;
; 9:1                ; 25 bits   ; 150 LEs       ; 50 LEs               ; 100 LEs                ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[6]                                                                                ;
; 6:1                ; 34 bits   ; 136 LEs       ; 34 LEs               ; 102 LEs                ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|internal_dct_buffer[13]                                                                       ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|m_dqm[1]                                                                                                                                                                        ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|m_addr[9]                                                                                                                                                                       ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|m_addr[5]                                                                                                                                                                       ;
; 261:1              ; 6 bits    ; 1044 LEs      ; 18 LEs               ; 1026 LEs               ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|m_addr[7]                                                                                                                                                                       ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                      ;
; 519:1              ; 8 bits    ; 2768 LEs      ; 0 LEs                ; 2768 LEs               ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|active_addr[0]                                                                                                                                                                  ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|m_state[2]                                                                                                                                                                      ;
; 266:1              ; 33 bits   ; 5841 LEs      ; 0 LEs                ; 5841 LEs               ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                                 ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|m_state[4]                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|internal_d_writedata[0]                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                                                        ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|m_data[9]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |lab_4|segment_display:inst2|sdram_0:the_sdram_0|module_input1[16]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[0]                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|E_logic_result[30]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|F_iw[2]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[3]                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|dc_data_rd_port_addr[8]                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|dc_data_wr_port_addr[8]                                                                                                                                                             ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|dc_data_wr_port_data[21]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|A_WE_StdLogicVector                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lab_4|segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|A_WE_StdLogicVector                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|D_dst_regnum[4]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|dc_data_wr_port_byte_en[2]                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|D_src2_reg[5]                                                                                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_wr_data_unfiltered[31]                                                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_wr_data_unfiltered[15]                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_wr_data_unfiltered[1]                                                                                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |lab_4|segment_display:inst2|cpu_0:the_cpu_0|A_WE_StdLogicVector                                                                                                                                                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |lab_4|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for segment_display:inst2|sdram_0:the_sdram_0 ;
+----------------------+-------+------+----------------------------+
; Assignment           ; Value ; From ; To                         ;
+----------------------+-------+------+----------------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]                 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]                 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]                 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]                 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]                 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]                 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]                 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]                 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]                 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]                   ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]                   ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]                   ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]                   ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]                   ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]                   ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0            ;
+----------------------+-------+------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for segment_display:inst2|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:inst4|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 3000                        ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                            ;
; Entity Instance            ; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                           ;
; Entity Instance            ; segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                           ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; sdram_pll:inst4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment_display:inst2|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "segment_display:inst2|sysid:the_sysid" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment_display:inst2|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segment_display:inst2|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                  ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Nov 27 11:27:37 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_4 -c lab_4
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file lab_4.bdf
    Info (12023): Found entity 1: lab_4
Info (12021): Found 2 design units, including 1 entities, in source file sdram_pll.vhd
    Info (12022): Found design unit 1: sdram_pll-SYN
    Info (12023): Found entity 1: sdram_pll
Info (12127): Elaborating entity "lab_4" for the top level hierarchy
Warning (12125): Using design file segment_display.vhd, which is not specified as a design file for the current project, but contains definitions for 30 design units and 15 entities in project
    Info (12022): Found design unit 1: button_pio_s1_arbitrator-europa
    Info (12022): Found design unit 2: cpu_0_jtag_debug_module_arbitrator-europa
    Info (12022): Found design unit 3: cpu_0_data_master_arbitrator-europa
    Info (12022): Found design unit 4: cpu_0_instruction_master_arbitrator-europa
    Info (12022): Found design unit 5: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info (12022): Found design unit 6: lcd_display_control_slave_arbitrator-europa
    Info (12022): Found design unit 7: led_pio_s1_arbitrator-europa
    Info (12022): Found design unit 8: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa
    Info (12022): Found design unit 9: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa
    Info (12022): Found design unit 10: sdram_0_s1_arbitrator-europa
    Info (12022): Found design unit 11: seven_seg_pio_s1_arbitrator-europa
    Info (12022): Found design unit 12: sys_clk_timer_s1_arbitrator-europa
    Info (12022): Found design unit 13: sysid_control_slave_arbitrator-europa
    Info (12022): Found design unit 14: segment_display_reset_clk_0_domain_synch_module-europa
    Info (12022): Found design unit 15: segment_display-europa
    Info (12023): Found entity 1: button_pio_s1_arbitrator
    Info (12023): Found entity 2: cpu_0_jtag_debug_module_arbitrator
    Info (12023): Found entity 3: cpu_0_data_master_arbitrator
    Info (12023): Found entity 4: cpu_0_instruction_master_arbitrator
    Info (12023): Found entity 5: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 6: lcd_display_control_slave_arbitrator
    Info (12023): Found entity 7: led_pio_s1_arbitrator
    Info (12023): Found entity 8: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info (12023): Found entity 9: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info (12023): Found entity 10: sdram_0_s1_arbitrator
    Info (12023): Found entity 11: seven_seg_pio_s1_arbitrator
    Info (12023): Found entity 12: sys_clk_timer_s1_arbitrator
    Info (12023): Found entity 13: sysid_control_slave_arbitrator
    Info (12023): Found entity 14: segment_display_reset_clk_0_domain_synch_module
    Info (12023): Found entity 15: segment_display
Info (12128): Elaborating entity "segment_display" for hierarchy "segment_display:inst2"
Info (12128): Elaborating entity "button_pio_s1_arbitrator" for hierarchy "segment_display:inst2|button_pio_s1_arbitrator:the_button_pio_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file button_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: button_pio-europa
    Info (12023): Found entity 1: button_pio
Info (12128): Elaborating entity "button_pio" for hierarchy "segment_display:inst2|button_pio:the_button_pio"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "segment_display:inst2|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "segment_display:inst2|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "segment_display:inst2|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12021): Found 60 design units, including 30 entities, in source file cpu_0.vhd
    Info (12022): Found design unit 1: cpu_0_ic_data_module-europa
    Info (12022): Found design unit 2: cpu_0_ic_tag_module-europa
    Info (12022): Found design unit 3: cpu_0_bht_module-europa
    Info (12022): Found design unit 4: cpu_0_register_bank_a_module-europa
    Info (12022): Found design unit 5: cpu_0_register_bank_b_module-europa
    Info (12022): Found design unit 6: cpu_0_dc_tag_module-europa
    Info (12022): Found design unit 7: cpu_0_dc_data_module-europa
    Info (12022): Found design unit 8: cpu_0_dc_victim_module-europa
    Info (12022): Found design unit 9: cpu_0_nios2_oci_debug-europa
    Info (12022): Found design unit 10: cpu_0_ociram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 11: cpu_0_nios2_ocimem-europa
    Info (12022): Found design unit 12: cpu_0_nios2_avalon_reg-europa
    Info (12022): Found design unit 13: cpu_0_nios2_oci_break-europa
    Info (12022): Found design unit 14: cpu_0_nios2_oci_xbrk-europa
    Info (12022): Found design unit 15: cpu_0_nios2_oci_match_single-europa
    Info (12022): Found design unit 16: cpu_0_nios2_oci_match_paired-europa
    Info (12022): Found design unit 17: cpu_0_nios2_oci_dbrk-europa
    Info (12022): Found design unit 18: cpu_0_nios2_oci_itrace-europa
    Info (12022): Found design unit 19: cpu_0_nios2_oci_td_mode-europa
    Info (12022): Found design unit 20: cpu_0_nios2_oci_dtrace-europa
    Info (12022): Found design unit 21: cpu_0_nios2_oci_compute_tm_count-europa
    Info (12022): Found design unit 22: cpu_0_nios2_oci_fifowp_inc-europa
    Info (12022): Found design unit 23: cpu_0_nios2_oci_fifocount_inc-europa
    Info (12022): Found design unit 24: cpu_0_nios2_oci_fifo-europa
    Info (12022): Found design unit 25: cpu_0_nios2_oci_pib-europa
    Info (12022): Found design unit 26: cpu_0_traceram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 27: cpu_0_nios2_oci_im-europa
    Info (12022): Found design unit 28: cpu_0_nios2_performance_monitors-europa
    Info (12022): Found design unit 29: cpu_0_nios2_oci-europa
    Info (12022): Found design unit 30: cpu_0-europa
    Info (12023): Found entity 1: cpu_0_ic_data_module
    Info (12023): Found entity 2: cpu_0_ic_tag_module
    Info (12023): Found entity 3: cpu_0_bht_module
    Info (12023): Found entity 4: cpu_0_register_bank_a_module
    Info (12023): Found entity 5: cpu_0_register_bank_b_module
    Info (12023): Found entity 6: cpu_0_dc_tag_module
    Info (12023): Found entity 7: cpu_0_dc_data_module
    Info (12023): Found entity 8: cpu_0_dc_victim_module
    Info (12023): Found entity 9: cpu_0_nios2_oci_debug
    Info (12023): Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 11: cpu_0_nios2_ocimem
    Info (12023): Found entity 12: cpu_0_nios2_avalon_reg
    Info (12023): Found entity 13: cpu_0_nios2_oci_break
    Info (12023): Found entity 14: cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 15: cpu_0_nios2_oci_match_single
    Info (12023): Found entity 16: cpu_0_nios2_oci_match_paired
    Info (12023): Found entity 17: cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 18: cpu_0_nios2_oci_itrace
    Info (12023): Found entity 19: cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 20: cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 21: cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 22: cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 23: cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 24: cpu_0_nios2_oci_fifo
    Info (12023): Found entity 25: cpu_0_nios2_oci_pib
    Info (12023): Found entity 26: cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 27: cpu_0_nios2_oci_im
    Info (12023): Found entity 28: cpu_0_nios2_performance_monitors
    Info (12023): Found entity 29: cpu_0_nios2_oci
    Info (12023): Found entity 30: cpu_0
Info (12128): Elaborating entity "cpu_0" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0"
Warning (12125): Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_test_bench-europa
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info (12128): Elaborating entity "cpu_0_ic_data_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info (12023): Found entity 1: altsyncram_qed1
Info (12128): Elaborating entity "altsyncram_qed1" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info (12128): Elaborating entity "cpu_0_ic_tag_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g5g1.tdf
    Info (12023): Found entity 1: altsyncram_g5g1
Info (12128): Elaborating entity "altsyncram_g5g1" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_g5g1:auto_generated"
Info (12128): Elaborating entity "cpu_0_bht_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf
    Info (12023): Found entity 1: altsyncram_8pf1
Info (12128): Elaborating entity "altsyncram_8pf1" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_87f1.tdf
    Info (12023): Found entity 1: altsyncram_87f1
Info (12128): Elaborating entity "altsyncram_87f1" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97f1.tdf
    Info (12023): Found entity 1: altsyncram_97f1
Info (12128): Elaborating entity "altsyncram_97f1" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated"
Info (12128): Elaborating entity "cpu_0_dc_tag_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ef1.tdf
    Info (12023): Found entity 1: altsyncram_4ef1
Info (12128): Elaborating entity "altsyncram_4ef1" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4ef1:auto_generated"
Info (12128): Elaborating entity "cpu_0_dc_data_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf
    Info (12023): Found entity 1: altsyncram_29f1
Info (12128): Elaborating entity "altsyncram_29f1" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated"
Info (12128): Elaborating entity "cpu_0_dc_victim_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf
    Info (12023): Found entity 1: altsyncram_9vc1
Info (12128): Elaborating entity "altsyncram_9vc1" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated"
Warning (12125): Using design file cpu_0_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_mult_cell-europa
    Info (12023): Found entity 1: cpu_0_mult_cell
Info (12128): Elaborating entity "cpu_0_mult_cell" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "altmult_add" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_l0u2.tdf
    Info (12023): Found entity 1: mult_add_l0u2
Info (12128): Elaborating entity "mult_add_l0u2" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info (12023): Found entity 1: ded_mult_2o81
Info (12128): Elaborating entity "ded_mult_2o81" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated|ded_mult_2o81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_l0u2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_n0u2.tdf
    Info (12023): Found entity 1: mult_add_n0u2
Info (12128): Elaborating entity "mult_add_n0u2" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_n0u2:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_oci" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info (12128): Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info (12023): Found entity 1: altsyncram_c572
Info (12128): Elaborating entity "altsyncram_c572" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_match_single" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single"
Info (12128): Elaborating entity "cpu_0_nios2_oci_match_paired" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired"
Info (12128): Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_oci_test_bench-europa
    Info (12023): Found entity 1: cpu_0_oci_test_bench
Info (12128): Elaborating entity "cpu_0_oci_test_bench" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info (12023): Found entity 1: altsyncram_e502
Info (12128): Elaborating entity "altsyncram_e502" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range
Warning (12125): Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_tck-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "segment_display:inst2|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "segment_display:inst2|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_0_log_module-europa
    Info (12022): Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info (12022): Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info (12022): Found design unit 4: jtag_uart_0_drom_module-europa
    Info (12022): Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info (12022): Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info (12022): Found design unit 7: jtag_uart_0-europa
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12128): Elaborating entity "jtag_uart_0" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "segment_display:inst2|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "1"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "lcd_display_control_slave_arbitrator" for hierarchy "segment_display:inst2|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lcd_display-europa
    Info (12023): Found entity 1: lcd_display
Info (12128): Elaborating entity "lcd_display" for hierarchy "segment_display:inst2|lcd_display:the_lcd_display"
Info (12128): Elaborating entity "led_pio_s1_arbitrator" for hierarchy "segment_display:inst2|led_pio_s1_arbitrator:the_led_pio_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file led_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: led_pio-europa
    Info (12023): Found entity 1: led_pio
Info (12128): Elaborating entity "led_pio" for hierarchy "segment_display:inst2|led_pio:the_led_pio"
Info (12128): Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "segment_display:inst2|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: sdram_0_input_efifo_module-europa
    Info (12022): Found design unit 2: sdram_0-europa
    Info (12023): Found entity 1: sdram_0_input_efifo_module
    Info (12023): Found entity 2: sdram_0
Info (12128): Elaborating entity "sdram_0" for hierarchy "segment_display:inst2|sdram_0:the_sdram_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sdram_0_input_efifo_module" for hierarchy "segment_display:inst2|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "seven_seg_pio_s1_arbitrator" for hierarchy "segment_display:inst2|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file seven_seg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: seven_seg_pio-europa
    Info (12023): Found entity 1: seven_seg_pio
Info (12128): Elaborating entity "seven_seg_pio" for hierarchy "segment_display:inst2|seven_seg_pio:the_seven_seg_pio"
Info (12128): Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "segment_display:inst2|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sys_clk_timer-europa
    Info (12023): Found entity 1: sys_clk_timer
Info (12128): Elaborating entity "sys_clk_timer" for hierarchy "segment_display:inst2|sys_clk_timer:the_sys_clk_timer"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "segment_display:inst2|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sysid-europa
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "segment_display:inst2|sysid:the_sysid"
Info (12128): Elaborating entity "segment_display_reset_clk_0_domain_synch_module" for hierarchy "segment_display:inst2|segment_display_reset_clk_0_domain_synch_module:segment_display_reset_clk_0_domain_synch"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:inst4"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:inst4|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:inst4|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:inst4|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "segment_display:inst2|cpu_0:the_cpu_0|Add17"
Info (12130): Elaborated megafunction instantiation "segment_display:inst2|cpu_0:the_cpu_0|lpm_add_sub:Add17"
Info (12133): Instantiated megafunction "segment_display:inst2|cpu_0:the_cpu_0|lpm_add_sub:Add17" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf
    Info (12023): Found entity 1: add_sub_8ri
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "sevenseg" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME sopc -entity sevenseg -qip sevenseg.qip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0sp2 -entity sevenseg -qip sevenseg.qip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV sopc -entity sevenseg -qip sevenseg.qip was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5903 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 5528 logic cells
    Info (21064): Implemented 285 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 602 megabytes
    Info: Processing ended: Tue Nov 27 11:27:58 2012
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:20


