

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling0bb218c2bc9eaed2b522a2c4d8ed43c9  /home/pars/Documents/sim_4/spmv_base
Extracting PTX file and ptxas options    1: spmv_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_4/spmv_base
self exe links to: /home/pars/Documents/sim_4/spmv_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_4/spmv_base
Running md5sum using "md5sum /home/pars/Documents/sim_4/spmv_base "
self exe links to: /home/pars/Documents/sim_4/spmv_base
Extracting specific PTX file named spmv_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x561b97983df6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/socfb-Berkeley13.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 22900 |E| 852419
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (90 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd4d425cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd4d425c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd4d425b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd4d425b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd4d425a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd4d425a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x561b97983df6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base.1.sm_75.ptx:130) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 406614
gpu_sim_insn = 7200238
gpu_ipc =      17.7078
gpu_tot_sim_cycle = 406614
gpu_tot_sim_insn = 7200238
gpu_tot_ipc =      17.7078
gpu_tot_issued_cta = 90
gpu_occupancy = 43.4003% 
gpu_tot_occupancy = 43.4003% 
max_total_param_size = 0
gpu_stall_dramfull = 222728
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.3784
partiton_level_parallism_total  =       4.3784
partiton_level_parallism_util =       9.0921
partiton_level_parallism_util_total  =       9.0921
L2_BW  =     191.2465 GB/Sec
L2_BW_total  =     191.2465 GB/Sec
gpu_total_sim_rate=4133

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 120117, Miss = 88585, Miss_rate = 0.737, Pending_hits = 1075, Reservation_fails = 175412
	L1D_cache_core[1]: Access = 106059, Miss = 81238, Miss_rate = 0.766, Pending_hits = 1099, Reservation_fails = 160417
	L1D_cache_core[2]: Access = 103547, Miss = 77084, Miss_rate = 0.744, Pending_hits = 1085, Reservation_fails = 150762
	L1D_cache_core[3]: Access = 106605, Miss = 80971, Miss_rate = 0.760, Pending_hits = 1119, Reservation_fails = 164623
	L1D_cache_core[4]: Access = 100714, Miss = 76026, Miss_rate = 0.755, Pending_hits = 948, Reservation_fails = 138428
	L1D_cache_core[5]: Access = 102510, Miss = 75469, Miss_rate = 0.736, Pending_hits = 1054, Reservation_fails = 153271
	L1D_cache_core[6]: Access = 99328, Miss = 75342, Miss_rate = 0.759, Pending_hits = 1089, Reservation_fails = 153716
	L1D_cache_core[7]: Access = 97217, Miss = 70246, Miss_rate = 0.723, Pending_hits = 933, Reservation_fails = 125555
	L1D_cache_core[8]: Access = 101405, Miss = 75172, Miss_rate = 0.741, Pending_hits = 1104, Reservation_fails = 135352
	L1D_cache_core[9]: Access = 87987, Miss = 63572, Miss_rate = 0.723, Pending_hits = 899, Reservation_fails = 110965
	L1D_cache_core[10]: Access = 96238, Miss = 68201, Miss_rate = 0.709, Pending_hits = 937, Reservation_fails = 119470
	L1D_cache_core[11]: Access = 94835, Miss = 69895, Miss_rate = 0.737, Pending_hits = 1016, Reservation_fails = 136765
	L1D_cache_core[12]: Access = 90946, Miss = 62168, Miss_rate = 0.684, Pending_hits = 859, Reservation_fails = 97241
	L1D_cache_core[13]: Access = 86009, Miss = 60000, Miss_rate = 0.698, Pending_hits = 894, Reservation_fails = 108601
	L1D_cache_core[14]: Access = 93045, Miss = 66935, Miss_rate = 0.719, Pending_hits = 909, Reservation_fails = 116139
	L1D_cache_core[15]: Access = 82560, Miss = 56948, Miss_rate = 0.690, Pending_hits = 823, Reservation_fails = 92329
	L1D_cache_core[16]: Access = 87623, Miss = 58372, Miss_rate = 0.666, Pending_hits = 908, Reservation_fails = 89820
	L1D_cache_core[17]: Access = 76495, Miss = 52184, Miss_rate = 0.682, Pending_hits = 775, Reservation_fails = 80661
	L1D_cache_core[18]: Access = 83067, Miss = 57634, Miss_rate = 0.694, Pending_hits = 900, Reservation_fails = 85032
	L1D_cache_core[19]: Access = 79941, Miss = 55102, Miss_rate = 0.689, Pending_hits = 862, Reservation_fails = 78336
	L1D_cache_core[20]: Access = 76268, Miss = 50386, Miss_rate = 0.661, Pending_hits = 786, Reservation_fails = 66745
	L1D_cache_core[21]: Access = 67931, Miss = 46629, Miss_rate = 0.686, Pending_hits = 840, Reservation_fails = 71353
	L1D_cache_core[22]: Access = 70117, Miss = 44502, Miss_rate = 0.635, Pending_hits = 811, Reservation_fails = 58151
	L1D_cache_core[23]: Access = 65940, Miss = 41006, Miss_rate = 0.622, Pending_hits = 713, Reservation_fails = 48486
	L1D_cache_core[24]: Access = 65425, Miss = 39365, Miss_rate = 0.602, Pending_hits = 691, Reservation_fails = 46034
	L1D_cache_core[25]: Access = 67784, Miss = 40984, Miss_rate = 0.605, Pending_hits = 723, Reservation_fails = 35648
	L1D_cache_core[26]: Access = 62536, Miss = 37933, Miss_rate = 0.607, Pending_hits = 704, Reservation_fails = 34075
	L1D_cache_core[27]: Access = 61733, Miss = 37951, Miss_rate = 0.615, Pending_hits = 635, Reservation_fails = 31577
	L1D_cache_core[28]: Access = 58983, Miss = 34351, Miss_rate = 0.582, Pending_hits = 675, Reservation_fails = 26661
	L1D_cache_core[29]: Access = 61121, Miss = 36049, Miss_rate = 0.590, Pending_hits = 640, Reservation_fails = 30289
	L1D_total_cache_accesses = 2554086
	L1D_total_cache_misses = 1780300
	L1D_total_cache_miss_rate = 0.6970
	L1D_total_cache_pending_hits = 26506
	L1D_total_cache_reservation_fails = 2921914
	L1D_cache_data_port_util = 0.096
	L1D_cache_fill_port_util = 0.228
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 747280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1429419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2921901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 348018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26506
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2551223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2863

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 660456
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2261445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13
ctas_completed 90, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
2256, 4025, 1966, 2894, 1212, 2604, 5330, 951, 1734, 1415, 2894, 1444, 1879, 1154, 2430, 1937, 1270, 603, 2807, 777, 1009, 603, 603, 574, 
gpgpu_n_tot_thrd_icount = 27244608
gpgpu_n_tot_w_icount = 851394
gpgpu_n_stall_shd_mem = 1594877
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1777437
gpgpu_n_mem_write_global = 2863
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2625957
gpgpu_n_store_insn = 22900
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 138240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1519791
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75086
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178414	W0_Idle:4324319	W0_Scoreboard:25847513	W1:230726	W2:94414	W3:59786	W4:44478	W5:36948	W6:31100	W7:25908	W8:24881	W9:21484	W10:17856	W11:17627	W12:16362	W13:15930	W14:15640	W15:13252	W16:12375	W17:13307	W18:11666	W19:10899	W20:11714	W21:10662	W22:11938	W23:11555	W24:9763	W25:11023	W26:9988	W27:9356	W28:8897	W29:6817	W30:6343	W31:4974	W32:23725
single_issue_nums: WS0:208903	WS1:209409	WS2:219364	WS3:213718	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14219496 {8:1777437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 114520 {40:2863,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71097480 {40:1777437,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22904 {8:2863,}
maxmflatency = 7236 
max_icnt2mem_latency = 2620 
maxmrqlatency = 5965 
max_icnt2sh_latency = 245 
averagemflatency = 476 
avg_icnt2mem_latency = 170 
avg_mrq_latency = 78 
avg_icnt2sh_latency = 9 
mrq_lat_table:188928 	4282 	9073 	19464 	32507 	37648 	48481 	60164 	35583 	3260 	430 	315 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	399846 	1001991 	243010 	100898 	34317 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	784304 	337182 	337251 	214814 	67016 	39383 	350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	841135 	400341 	271648 	160514 	77088 	25312 	4262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	341 	51 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        58        58        64        64        48        48         9         9         8         9         7         9         8         8 
dram[1]:        64        64        46        40        52        64        48        49         6         6         9        13         9        10         5         9 
dram[2]:        64        64        40        40        64        48        50        48         9         7         7         6         7         9        10        13 
dram[3]:        64        64        40        40        64        64        49        48         8         8        12        10        13         8         9        12 
dram[4]:        64        64        63        64        64        64        48        49         9         7        10         6         9         9        20        12 
dram[5]:        64        64        41        64        52        48        48        49         7        10         8        12         5        11        11         8 
dram[6]:        64        64        40        40        48        48        48        49         7         9        13         8        12         8        16         7 
dram[7]:        64        64        40        40        48        48        50        47         9        17         9        11         6         8         9        15 
dram[8]:        64        64        59        64        64        64        46        44         8        11         8         7         6         6         9         8 
dram[9]:        64        64        41        44        64        55        44        44         9         7        20         9         9         7         9        10 
dram[10]:        64        64        40        40        64        52        44        45         8         7        10         8         8         9         9        10 
dram[11]:        64        64        40        40        52        52        44        44         6         9         7        14        10        12        10        10 
maximum service time to same row:
dram[0]:     32220     64616     30059     26974    100951    149132     18805     34597     30059     31070    118324    118323     11895     14077     41105     59027 
dram[1]:     14898     12608     46073     22057     18207     17062     14022     14548     15662     20640     24554     24676     18319     16077     58975     54116 
dram[2]:      9467     32898      6300     11251     18835     21183     14731     22404     15043     13442     28527     40774     14232     14432     52705     66482 
dram[3]:     34657     18378      9723      8678     23095     21122     46100      6766     37410     35060     39777     31403     13015     15490     66000     71035 
dram[4]:     22580     28483     18679     14113     16107     23214     12223     12953     44114     41719     24949     26623     16828     19336     70593     68922 
dram[5]:     44135     49592     19072     24063     47660     40260     11538     16019      6462      6475     35424     37342     25798     17259     68112     66496 
dram[6]:     55207     55201     24220     26783     37066     37725     37267     31275     10186     27723     37488     58583     10649      6457     66092     65046 
dram[7]:     61839     58425     47516      6257     36477     35775     45763     58424     40560     46026     57660     68724      6483      6774     63797     63393 
dram[8]:     62050     62038      7134      7118     77020     92844     62049     62039      6561      6564     68260     72500     10318     16210     63412     71457 
dram[9]:     76304     74655      6287     14776     97335     89160     85321     79801     13802      6555     69021     70075      6486      6466     70567     53471 
dram[10]:     18421     17676     21255     21841     91929     94893     19828     19108     13377     19560    106890    108007     13435      6474     24715     26113 
dram[11]:     25876     24619     26848     30057     98442    100551     12134     13538     44779     46583    110982    117922     29306      9859     31592     30865 
average row accesses per activate:
dram[0]:  1.471831  1.505817  1.426706  1.549142  1.692498  1.698789  1.373474  1.477729  1.470556  1.648476  1.413429  1.502451  1.399085  1.448526  1.455063  1.524974 
dram[1]:  1.376486  1.384188  1.243902  1.314403  1.418746  1.373798  1.223460  1.332755  1.256208  1.280944  1.333946  1.415275  1.240416  1.288728  1.229497  1.314126 
dram[2]:  1.345720  1.315231  1.311527  1.296427  1.384666  1.334165  1.244681  1.275261  1.295290  1.325634  1.285972  1.295244  1.240987  1.316384  1.299188  1.292622 
dram[3]:  1.472206  1.345869  1.415264  1.327003  1.601695  1.441285  1.339674  1.357819  1.410625  1.327475  1.525368  1.391202  1.358003  1.316686  1.427582  1.350334 
dram[4]:  1.379701  1.355705  1.374633  1.295673  1.530864  1.467477  1.348718  1.348823  1.365352  1.377766  1.424753  1.324837  1.367716  1.278504  1.365162  1.343013 
dram[5]:  1.341161  1.353762  1.298566  1.360334  1.313269  1.382738  1.346226  1.384388  1.260689  1.341505  1.354695  1.361575  1.255649  1.397504  1.254876  1.363092 
dram[6]:  1.355528  1.381061  1.337783  1.333910  1.309930  1.404319  1.379562  1.361032  1.345395  1.381191  1.338778  1.337029  1.338843  1.344652  1.340451  1.330603 
dram[7]:  1.402031  1.448521  1.370244  1.447353  1.500919  1.637549  1.350504  1.418823  1.339316  1.463483  1.377690  1.358148  1.357269  1.371986  1.329218  1.397406 
dram[8]:  1.402715  1.358974  1.344225  1.371087  1.543816  1.401991  1.390914  1.386390  1.386767  1.387984  1.345721  1.337838  1.359349  1.342625  1.368630  1.368072 
dram[9]:  1.372678  1.370255  1.328226  1.326152  1.359925  1.436548  1.337846  1.338303  1.368005  1.382851  1.320913  1.371073  1.311286  1.311854  1.319375  1.339460 
dram[10]:  1.376030  1.364889  1.270522  1.314871  1.342291  1.408563  1.283879  1.331169  1.248159  1.265687  1.292683  1.317003  1.289987  1.318519  1.279739  1.306520 
dram[11]:  1.335771  1.292942  1.293210  1.286084  1.303756  1.253759  1.293219  1.273447  1.248629  1.252081  1.318098  1.246959  1.242706  1.229465  1.245233  1.273515 
average row locality = 440208/323395 = 1.361208
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2508      2977      2400      2975      2726      3081      2475      3019      2722      3353      2547      3065      2447      2800      2558      2992 
dram[1]:      2084      2241      1879      2239      2100      2282      1867      2303      2074      2225      2177      2372      1909      2138      1859      2121 
dram[2]:      2028      2107      2098      2208      2109      2136      1989      2196      2145      2353      2136      2097      1962      2330      2080      2085 
dram[3]:      2516      2183      2517      2229      2453      2328      2465      2440      2549      2266      2796      2372      2367      2241      2474      2224 
dram[4]:      2311      2222      2334      2148      2477      2411      2367      2235      2388      2491      2452      2235      2347      2153      2359      2220 
dram[5]:      2056      2231      1984      2277      2026      2320      2158      2341      2123      2353      2135      2282      1945      2352      1930      2275 
dram[6]:      2219      2421      2300      2309      2068      2338      2457      2375      2454      2482      2213      2412      2268      2376      2197      2274 
dram[7]:      2347      2448      2408      2538      2448      2509      2412      2412      2388      2605      2433      2317      2306      2390      2261      2370 
dram[8]:      2480      2332      2381      2404      2481      2250      2480      2404      2578      2472      2390      2277      2421      2312      2417      2271 
dram[9]:      2291      2202      2250      2211      2162      2261      2273      2334      2420      2532      2198      2313      2161      2158      2111      2332 
dram[10]:      2170      2278      2038      2176      2095      2300      1999      2255      2203      2239      2067      2285      1984      2136      1958      2144 
dram[11]:      2009      2070      2089      1982      2010      1998      2117      2091      2049      2106      2134      2050      1874      1886      1894      2058 
total dram reads = 439990
bank skew: 3353/1859 = 1.80
chip skew: 44645/32417 = 1.38
number of total write accesses:
dram[0]:         0         0        16        16        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        32        24        16        16         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        28        20        16        16         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        20        28        16        15         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        28        32        12        12         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        32        28        12        12         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        20        16        12        12         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        20        20        12        12         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        20        20        12        12         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        16        20        12        12         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        20        32        12        12         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        24        20        12        12         0         0         0         0         0         0         0         0         0         0 
total dram writes = 871
min_bank_accesses = 0!
chip skew: 88/60 = 1.47
average mf latency per bank:
dram[0]:       3523      4180      2089      2392      2129      2417      1998      2319      2073      2452      2203      2380      2694      3067      5106      6073
dram[1]:       2422      2254      1217      1056      1225      1116      1259      1101      1267      1187      1176      1133      1578      1501      3952      3523
dram[2]:       2473      2343      1186      1146      1263      1200      1247      1170      1227      1132      1215      1145      1646      1459      3648      3529
dram[3]:       3664      2457      2024      1254      2091      1310      1952      1241      2193      1295      2099      1286      2937      1645      5474      3589
dram[4]:       2352      2322      1200      1188      1254      1224      1225      1204      1259      1205      1270      1243      1676      1629      3512      3543
dram[5]:       2377      2268      1194      1163      1166      1167      1169      1238      1174      1211      1178      1275      1578      1582      3903      3689
dram[6]:       2008      2081      1094      1194      1141      1141      1092      1188      1081      1181      1148      1203      1474      1544      3419      3452
dram[7]:       2129      3515      1210      2079      1202      2123      1262      2105      1216      2172      1247      2236      1578      3025      3529      6203
dram[8]:       2533      2465      1473      1376      1521      1407      1512      1452      1472      1386      1480      1490      1992      1842      4045      3926
dram[9]:       2096      2218      1144      1143      1167      1261      1222      1214      1166      1164      1199      1235      1630      1609      3774      3462
dram[10]:       2125      1977      1145      1079      1162      1077      1203      1085      1160      1117      1173      1102      1637      1563      3752      3483
dram[11]:       2245      2193      1149      1191      1172      1196      1155      1114      1203      1160      1204      1183      1673      1616      3983      3740
maximum mf latency per bank:
dram[0]:       2873      3125      3151      4140      6767      5650      2836      3415      3068      3380      2999      3132      2857      3113      2935      3195
dram[1]:       2111      2218      1940      1902      3813      2320      1794      2282      1988      2247      1822      2212      1961      2118      1902      2282
dram[2]:       2286      2216      2207      2101      2243      3039      2292      2082      2200      2071      2270      2136      2238      2099      2090      2286
dram[3]:       3702      2307      3692      2322      7236      3202      3553      2198      3551      2308      3641      2301      3690      2241      3400      2283
dram[4]:       2221      2296      2336      2228      3447      4550      2274      2152      2352      2338      2372      2154      2483      2209      2335      2327
dram[5]:       1745      2330      1832      2249      1689      2183      2034      2569      1832      2626      1770      2377      1796      2405      1954      2364
dram[6]:       2334      2046      1938      2128      2004      2466      2012      2340      2027      2294      2027      2184      2083      2188      2194      2006
dram[7]:       2098      3379      2214      3307      2199      6206      2203      3394      1975      3534      2078      3359      2022      3214      1996      3161
dram[8]:       2710      2491      2524      2662      6145      2688      2786      2506      2867      2669      2561      2858      2584      2512      2754      2444
dram[9]:       1905      2179      1869      1940      1857      4264      2020      2113      1945      2215      2207      2284      2359      2158      2090      2166
dram[10]:       2075      1852      1924      1792      1895      1796      2188      1903      1974      1859      1765      1863      2301      2269      2034      2062
dram[11]:       1996      2020      2169      2128      2106      2175      2017      2234      2139      2048      1957      2001      2467      2260      2041      2112

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=951104 n_act=29704 n_pre=29688 n_ref_event=0 n_req=44661 n_rd=44645 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.1715
n_activity=518764 dram_eff=0.3447
bk0: 2508a 811527i bk1: 2977a 773556i bk2: 2400a 815578i bk3: 2975a 777318i bk4: 2726a 806994i bk5: 3081a 794698i bk6: 2475a 804128i bk7: 3019a 768192i bk8: 2722a 788476i bk9: 3353a 761242i bk10: 2547a 797585i bk11: 3065a 768518i bk12: 2447a 808197i bk13: 2800a 791486i bk14: 2558a 808630i bk15: 2992a 775944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.335169
Row_Buffer_Locality_read = 0.335290
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 8.749401
Bank_Level_Parallism_Col = 2.166410
Bank_Level_Parallism_Ready = 1.125896
write_to_read_ratio_blp_rw_average = 0.027849
GrpLevelPara = 1.891464 

BW Util details:
bwutil = 0.171505 
total_CMD = 1042747 
util_bw = 178836 
Wasted_Col = 240595 
Wasted_Row = 50571 
Idle = 572745 

BW Util Bottlenecks: 
RCDc_limit = 403967 
RCDWRc_limit = 143 
WTRc_limit = 1186 
RTWc_limit = 18369 
CCDLc_limit = 47293 
rwq = 0 
CCDLc_limit_alone = 46112 
WTRc_limit_alone = 1128 
RTWc_limit_alone = 17246 

Commands details: 
total_CMD = 1042747 
n_nop = 951104 
Read = 44645 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 29704 
n_pre = 29688 
n_ref = 0 
n_req = 44661 
total_req = 44709 

Dual Bus Interface Util: 
issued_total_row = 59392 
issued_total_col = 44709 
Row_Bus_Util =  0.056957 
CoL_Bus_Util = 0.042876 
Either_Row_CoL_Bus_Util = 0.087886 
Issued_on_Two_Bus_Simul_Util = 0.011947 
issued_two_Eff = 0.135941 
queue_avg = 15.772243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=964480 n_act=25788 n_pre=25772 n_ref_event=0 n_req=33892 n_rd=33870 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.1303
n_activity=521071 dram_eff=0.2607
bk0: 2084a 900850i bk1: 2241a 889622i bk2: 1879a 912361i bk3: 2239a 886097i bk4: 2100a 900036i bk5: 2282a 893978i bk6: 1867a 907236i bk7: 2303a 878617i bk8: 2074a 889334i bk9: 2225a 880769i bk10: 2177a 888676i bk11: 2372a 882880i bk12: 1909a 900114i bk13: 2138a 888520i bk14: 1859a 907372i bk15: 2121a 891115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.239378
Row_Buffer_Locality_read = 0.239534
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 5.203674
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.098635
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.130264 
total_CMD = 1042747 
util_bw = 135832 
Wasted_Col = 267391 
Wasted_Row = 64944 
Idle = 574580 

BW Util Bottlenecks: 
RCDc_limit = 419708 
RCDWRc_limit = 196 
WTRc_limit = 1519 
RTWc_limit = 6192 
CCDLc_limit = 28604 
rwq = 0 
CCDLc_limit_alone = 28116 
WTRc_limit_alone = 1459 
RTWc_limit_alone = 5764 

Commands details: 
total_CMD = 1042747 
n_nop = 964480 
Read = 33870 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 25788 
n_pre = 25772 
n_ref = 0 
n_req = 33892 
total_req = 33958 

Dual Bus Interface Util: 
issued_total_row = 51560 
issued_total_col = 33958 
Row_Bus_Util =  0.049446 
CoL_Bus_Util = 0.032566 
Either_Row_CoL_Bus_Util = 0.075058 
Issued_on_Two_Bus_Simul_Util = 0.006954 
issued_two_Eff = 0.092644 
queue_avg = 4.403852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40385
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=964018 n_act=26160 n_pre=26144 n_ref_event=0 n_req=34079 n_rd=34059 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.131
n_activity=522932 dram_eff=0.2611
bk0: 2028a 901053i bk1: 2107a 895567i bk2: 2098a 890701i bk3: 2208a 883440i bk4: 2109a 898536i bk5: 2136a 890408i bk6: 1989a 892254i bk7: 2196a 878764i bk8: 2145a 885690i bk9: 2353a 877654i bk10: 2136a 887411i bk11: 2097a 895210i bk12: 1962a 894244i bk13: 2330a 872317i bk14: 2080a 890855i bk15: 2085a 891377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232753
Row_Buffer_Locality_read = 0.232890
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 5.328963
Bank_Level_Parallism_Col = 1.821421
Bank_Level_Parallism_Ready = 1.097982
write_to_read_ratio_blp_rw_average = 0.007742
GrpLevelPara = 1.636968 

BW Util details:
bwutil = 0.130958 
total_CMD = 1042747 
util_bw = 136556 
Wasted_Col = 268649 
Wasted_Row = 65671 
Idle = 571871 

BW Util Bottlenecks: 
RCDc_limit = 425334 
RCDWRc_limit = 173 
WTRc_limit = 1224 
RTWc_limit = 5576 
CCDLc_limit = 28778 
rwq = 0 
CCDLc_limit_alone = 28280 
WTRc_limit_alone = 1155 
RTWc_limit_alone = 5147 

Commands details: 
total_CMD = 1042747 
n_nop = 964018 
Read = 34059 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 26160 
n_pre = 26144 
n_ref = 0 
n_req = 34079 
total_req = 34139 

Dual Bus Interface Util: 
issued_total_row = 52304 
issued_total_col = 34139 
Row_Bus_Util =  0.050160 
CoL_Bus_Util = 0.032739 
Either_Row_CoL_Bus_Util = 0.075502 
Issued_on_Two_Bus_Simul_Util = 0.007398 
issued_two_Eff = 0.097982 
queue_avg = 4.543763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54376
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=959272 n_act=27476 n_pre=27460 n_ref_event=0 n_req=38440 n_rd=38420 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.1477
n_activity=511539 dram_eff=0.301
bk0: 2516a 850553i bk1: 2183a 867177i bk2: 2517a 845591i bk3: 2229a 856853i bk4: 2453a 853891i bk5: 2328a 866787i bk6: 2465a 836526i bk7: 2440a 840237i bk8: 2549a 837277i bk9: 2266a 852385i bk10: 2796a 834549i bk11: 2372a 851766i bk12: 2367a 845833i bk13: 2241a 848133i bk14: 2474a 846747i bk15: 2224a 862926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.285536
Row_Buffer_Locality_read = 0.285685
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 6.788342
Bank_Level_Parallism_Col = 2.020596
Bank_Level_Parallism_Ready = 1.114784
write_to_read_ratio_blp_rw_average = 0.030256
GrpLevelPara = 1.770601 

BW Util details:
bwutil = 0.147683 
total_CMD = 1042747 
util_bw = 153996 
Wasted_Col = 253526 
Wasted_Row = 56268 
Idle = 578957 

BW Util Bottlenecks: 
RCDc_limit = 411942 
RCDWRc_limit = 176 
WTRc_limit = 1218 
RTWc_limit = 18961 
CCDLc_limit = 36811 
rwq = 0 
CCDLc_limit_alone = 35321 
WTRc_limit_alone = 1156 
RTWc_limit_alone = 17533 

Commands details: 
total_CMD = 1042747 
n_nop = 959272 
Read = 38420 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 27476 
n_pre = 27460 
n_ref = 0 
n_req = 38440 
total_req = 38499 

Dual Bus Interface Util: 
issued_total_row = 54936 
issued_total_col = 38499 
Row_Bus_Util =  0.052684 
CoL_Bus_Util = 0.036921 
Either_Row_CoL_Bus_Util = 0.080053 
Issued_on_Two_Bus_Simul_Util = 0.009552 
issued_two_Eff = 0.119317 
queue_avg = 9.543997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.544
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=960476 n_act=27117 n_pre=27101 n_ref_event=0 n_req=37171 n_rd=37150 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.1428
n_activity=511969 dram_eff=0.2909
bk0: 2311a 867151i bk1: 2222a 874040i bk2: 2334a 864704i bk3: 2148a 873694i bk4: 2477a 870704i bk5: 2411a 869225i bk6: 2367a 862709i bk7: 2235a 872944i bk8: 2388a 858363i bk9: 2491a 852337i bk10: 2452a 859600i bk11: 2235a 869491i bk12: 2347a 858811i bk13: 2153a 868984i bk14: 2359a 860878i bk15: 2220a 872766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.270829
Row_Buffer_Locality_read = 0.270956
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 6.206006
Bank_Level_Parallism_Col = 1.934474
Bank_Level_Parallism_Ready = 1.116022
write_to_read_ratio_blp_rw_average = 0.015382
GrpLevelPara = 1.712232 

BW Util details:
bwutil = 0.142830 
total_CMD = 1042747 
util_bw = 148936 
Wasted_Col = 258641 
Wasted_Row = 57182 
Idle = 577988 

BW Util Bottlenecks: 
RCDc_limit = 416616 
RCDWRc_limit = 167 
WTRc_limit = 1271 
RTWc_limit = 9172 
CCDLc_limit = 34299 
rwq = 0 
CCDLc_limit_alone = 33516 
WTRc_limit_alone = 1223 
RTWc_limit_alone = 8437 

Commands details: 
total_CMD = 1042747 
n_nop = 960476 
Read = 37150 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 27117 
n_pre = 27101 
n_ref = 0 
n_req = 37171 
total_req = 37234 

Dual Bus Interface Util: 
issued_total_row = 54218 
issued_total_col = 37234 
Row_Bus_Util =  0.051995 
CoL_Bus_Util = 0.035708 
Either_Row_CoL_Bus_Util = 0.078898 
Issued_on_Two_Bus_Simul_Util = 0.008805 
issued_two_Eff = 0.111595 
queue_avg = 7.219561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.21956
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=963666 n_act=26055 n_pre=26039 n_ref_event=0 n_req=34809 n_rd=34788 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.1338
n_activity=515469 dram_eff=0.2706
bk0: 2056a 892844i bk1: 2231a 880373i bk2: 1984a 895672i bk3: 2277a 877842i bk4: 2026a 899903i bk5: 2320a 885158i bk6: 2158a 886546i bk7: 2341a 875115i bk8: 2123a 885180i bk9: 2353a 874203i bk10: 2135a 891351i bk11: 2282a 877293i bk12: 1945a 893785i bk13: 2352a 874797i bk14: 1930a 894937i bk15: 2275a 879324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.251860
Row_Buffer_Locality_read = 0.252012
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 5.512660
Bank_Level_Parallism_Col = 1.814816
Bank_Level_Parallism_Ready = 1.097546
write_to_read_ratio_blp_rw_average = 0.002295
GrpLevelPara = 1.632371 

BW Util details:
bwutil = 0.133770 
total_CMD = 1042747 
util_bw = 139488 
Wasted_Col = 264106 
Wasted_Row = 62776 
Idle = 576377 

BW Util Bottlenecks: 
RCDc_limit = 416208 
RCDWRc_limit = 184 
WTRc_limit = 1247 
RTWc_limit = 889 
CCDLc_limit = 30404 
rwq = 0 
CCDLc_limit_alone = 30274 
WTRc_limit_alone = 1157 
RTWc_limit_alone = 849 

Commands details: 
total_CMD = 1042747 
n_nop = 963666 
Read = 34788 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 26055 
n_pre = 26039 
n_ref = 0 
n_req = 34809 
total_req = 34872 

Dual Bus Interface Util: 
issued_total_row = 52094 
issued_total_col = 34872 
Row_Bus_Util =  0.049958 
CoL_Bus_Util = 0.033442 
Either_Row_CoL_Bus_Util = 0.075839 
Issued_on_Two_Bus_Simul_Util = 0.007562 
issued_two_Eff = 0.099708 
queue_avg = 4.913861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.91386
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=960039 n_act=27517 n_pre=27501 n_ref_event=0 n_req=37178 n_rd=37163 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.1428
n_activity=515968 dram_eff=0.2886
bk0: 2219a 871137i bk1: 2421a 860663i bk2: 2300a 862254i bk3: 2309a 863635i bk4: 2068a 885428i bk5: 2338a 865829i bk6: 2457a 851788i bk7: 2375a 854103i bk8: 2454a 853619i bk9: 2482a 852922i bk10: 2213a 871287i bk11: 2412a 850387i bk12: 2268a 860567i bk13: 2376a 852273i bk14: 2197a 871222i bk15: 2274a 862306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.260100
Row_Buffer_Locality_read = 0.260205
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 6.313478
Bank_Level_Parallism_Col = 1.914899
Bank_Level_Parallism_Ready = 1.113756
write_to_read_ratio_blp_rw_average = 0.008903
GrpLevelPara = 1.699847 

BW Util details:
bwutil = 0.142788 
total_CMD = 1042747 
util_bw = 148892 
Wasted_Col = 261778 
Wasted_Row = 56949 
Idle = 575128 

BW Util Bottlenecks: 
RCDc_limit = 424627 
RCDWRc_limit = 131 
WTRc_limit = 1068 
RTWc_limit = 5336 
CCDLc_limit = 34081 
rwq = 0 
CCDLc_limit_alone = 33536 
WTRc_limit_alone = 1006 
RTWc_limit_alone = 4853 

Commands details: 
total_CMD = 1042747 
n_nop = 960039 
Read = 37163 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 27517 
n_pre = 27501 
n_ref = 0 
n_req = 37178 
total_req = 37223 

Dual Bus Interface Util: 
issued_total_row = 55018 
issued_total_col = 37223 
Row_Bus_Util =  0.052763 
CoL_Bus_Util = 0.035697 
Either_Row_CoL_Bus_Util = 0.079317 
Issued_on_Two_Bus_Simul_Util = 0.009142 
issued_two_Eff = 0.115261 
queue_avg = 6.438919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.43892
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=958980 n_act=27419 n_pre=27403 n_ref_event=0 n_req=38608 n_rd=38592 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.1483
n_activity=511230 dram_eff=0.3025
bk0: 2347a 849136i bk1: 2448a 843527i bk2: 2408a 845753i bk3: 2538a 838483i bk4: 2448a 861067i bk5: 2509a 857979i bk6: 2412a 831701i bk7: 2412a 842950i bk8: 2388a 842664i bk9: 2605a 837024i bk10: 2433a 840094i bk11: 2317a 847336i bk12: 2306a 853708i bk13: 2390a 844168i bk14: 2261a 849698i bk15: 2370a 847026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.290095
Row_Buffer_Locality_read = 0.290216
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 6.927050
Bank_Level_Parallism_Col = 1.978596
Bank_Level_Parallism_Ready = 1.118477
write_to_read_ratio_blp_rw_average = 0.013076
GrpLevelPara = 1.747914 

BW Util details:
bwutil = 0.148285 
total_CMD = 1042747 
util_bw = 154624 
Wasted_Col = 252406 
Wasted_Row = 56910 
Idle = 578807 

BW Util Bottlenecks: 
RCDc_limit = 409114 
RCDWRc_limit = 142 
WTRc_limit = 926 
RTWc_limit = 8599 
CCDLc_limit = 35865 
rwq = 0 
CCDLc_limit_alone = 35116 
WTRc_limit_alone = 880 
RTWc_limit_alone = 7896 

Commands details: 
total_CMD = 1042747 
n_nop = 958980 
Read = 38592 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 27419 
n_pre = 27403 
n_ref = 0 
n_req = 38608 
total_req = 38656 

Dual Bus Interface Util: 
issued_total_row = 54822 
issued_total_col = 38656 
Row_Bus_Util =  0.052575 
CoL_Bus_Util = 0.037071 
Either_Row_CoL_Bus_Util = 0.080333 
Issued_on_Two_Bus_Simul_Util = 0.009313 
issued_two_Eff = 0.115929 
queue_avg = 9.703203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.7032
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=958913 n_act=27808 n_pre=27792 n_ref_event=0 n_req=38366 n_rd=38350 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.1474
n_activity=512618 dram_eff=0.2997
bk0: 2480a 840918i bk1: 2332a 847711i bk2: 2381a 845393i bk3: 2404a 838650i bk4: 2481a 855553i bk5: 2250a 867353i bk6: 2480a 836813i bk7: 2404a 837687i bk8: 2578a 831846i bk9: 2472a 842567i bk10: 2390a 843566i bk11: 2277a 849623i bk12: 2421a 838562i bk13: 2312a 843440i bk14: 2417a 844228i bk15: 2271a 854234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275504
Row_Buffer_Locality_read = 0.275619
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 6.962927
Bank_Level_Parallism_Col = 1.961505
Bank_Level_Parallism_Ready = 1.121509
write_to_read_ratio_blp_rw_average = 0.009542
GrpLevelPara = 1.744628 

BW Util details:
bwutil = 0.147357 
total_CMD = 1042747 
util_bw = 153656 
Wasted_Col = 255115 
Wasted_Row = 54985 
Idle = 578991 

BW Util Bottlenecks: 
RCDc_limit = 418324 
RCDWRc_limit = 142 
WTRc_limit = 1190 
RTWc_limit = 5954 
CCDLc_limit = 35565 
rwq = 0 
CCDLc_limit_alone = 35038 
WTRc_limit_alone = 1122 
RTWc_limit_alone = 5495 

Commands details: 
total_CMD = 1042747 
n_nop = 958913 
Read = 38350 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 27808 
n_pre = 27792 
n_ref = 0 
n_req = 38366 
total_req = 38414 

Dual Bus Interface Util: 
issued_total_row = 55600 
issued_total_col = 38414 
Row_Bus_Util =  0.053321 
CoL_Bus_Util = 0.036839 
Either_Row_CoL_Bus_Util = 0.080397 
Issued_on_Two_Bus_Simul_Util = 0.009763 
issued_two_Eff = 0.121430 
queue_avg = 8.263466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.26347
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=961364 n_act=26852 n_pre=26836 n_ref_event=0 n_req=36224 n_rd=36209 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.1391
n_activity=516694 dram_eff=0.2808
bk0: 2291a 873714i bk1: 2202a 879751i bk2: 2250a 869408i bk3: 2211a 873194i bk4: 2162a 885863i bk5: 2261a 881813i bk6: 2273a 868954i bk7: 2334a 862114i bk8: 2420a 860065i bk9: 2532a 854600i bk10: 2198a 875055i bk11: 2313a 868047i bk12: 2161a 872845i bk13: 2158a 873806i bk14: 2111a 880169i bk15: 2332a 862785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.259055
Row_Buffer_Locality_read = 0.259162
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 5.967190
Bank_Level_Parallism_Col = 1.880980
Bank_Level_Parallism_Ready = 1.108923
write_to_read_ratio_blp_rw_average = 0.007673
GrpLevelPara = 1.683004 

BW Util details:
bwutil = 0.139129 
total_CMD = 1042747 
util_bw = 145076 
Wasted_Col = 262241 
Wasted_Row = 61497 
Idle = 573933 

BW Util Bottlenecks: 
RCDc_limit = 419642 
RCDWRc_limit = 145 
WTRc_limit = 903 
RTWc_limit = 4806 
CCDLc_limit = 31662 
rwq = 0 
CCDLc_limit_alone = 31284 
WTRc_limit_alone = 852 
RTWc_limit_alone = 4479 

Commands details: 
total_CMD = 1042747 
n_nop = 961364 
Read = 36209 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 26852 
n_pre = 26836 
n_ref = 0 
n_req = 36224 
total_req = 36269 

Dual Bus Interface Util: 
issued_total_row = 53688 
issued_total_col = 36269 
Row_Bus_Util =  0.051487 
CoL_Bus_Util = 0.034782 
Either_Row_CoL_Bus_Util = 0.078047 
Issued_on_Two_Bus_Simul_Util = 0.008223 
issued_two_Eff = 0.105354 
queue_avg = 6.205928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20593
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=963857 n_act=26172 n_pre=26156 n_ref_event=0 n_req=34346 n_rd=34327 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.132
n_activity=517162 dram_eff=0.2661
bk0: 2170a 888690i bk1: 2278a 883310i bk2: 2038a 892433i bk3: 2176a 883035i bk4: 2095a 899706i bk5: 2300a 888768i bk6: 1999a 898608i bk7: 2255a 879708i bk8: 2203a 872524i bk9: 2239a 872888i bk10: 2067a 891390i bk11: 2285a 874767i bk12: 1984a 893646i bk13: 2136a 881547i bk14: 1958a 897667i bk15: 2144a 882968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.238310
Row_Buffer_Locality_read = 0.238442
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 5.463776
Bank_Level_Parallism_Col = 1.819020
Bank_Level_Parallism_Ready = 1.103846
write_to_read_ratio_blp_rw_average = 0.004345
GrpLevelPara = 1.633967 

BW Util details:
bwutil = 0.131971 
total_CMD = 1042747 
util_bw = 137612 
Wasted_Col = 265948 
Wasted_Row = 63859 
Idle = 575328 

BW Util Bottlenecks: 
RCDc_limit = 422023 
RCDWRc_limit = 179 
WTRc_limit = 1046 
RTWc_limit = 2370 
CCDLc_limit = 29411 
rwq = 0 
CCDLc_limit_alone = 29209 
WTRc_limit_alone = 994 
RTWc_limit_alone = 2220 

Commands details: 
total_CMD = 1042747 
n_nop = 963857 
Read = 34327 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 26172 
n_pre = 26156 
n_ref = 0 
n_req = 34346 
total_req = 34403 

Dual Bus Interface Util: 
issued_total_row = 52328 
issued_total_col = 34403 
Row_Bus_Util =  0.050183 
CoL_Bus_Util = 0.032993 
Either_Row_CoL_Bus_Util = 0.075656 
Issued_on_Two_Bus_Simul_Util = 0.007520 
issued_two_Eff = 0.099392 
queue_avg = 4.383276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38328
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1042747 n_nop=966545 n_act=25464 n_pre=25448 n_ref_event=0 n_req=32434 n_rd=32417 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.1246
n_activity=516103 dram_eff=0.2518
bk0: 2009a 906585i bk1: 2070a 899488i bk2: 2089a 897283i bk3: 1982a 905858i bk4: 2010a 906155i bk5: 1998a 908075i bk6: 2117a 896577i bk7: 2091a 896609i bk8: 2049a 901666i bk9: 2106a 893903i bk10: 2134a 899331i bk11: 2050a 898710i bk12: 1874a 911314i bk13: 1886a 909300i bk14: 1894a 906855i bk15: 2058a 898375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215206
Row_Buffer_Locality_read = 0.215319
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 4.929378
Bank_Level_Parallism_Col = 1.762948
Bank_Level_Parallism_Ready = 1.092905
write_to_read_ratio_blp_rw_average = 0.003187
GrpLevelPara = 1.588814 

BW Util details:
bwutil = 0.124613 
total_CMD = 1042747 
util_bw = 129940 
Wasted_Col = 270047 
Wasted_Row = 65267 
Idle = 577493 

BW Util Bottlenecks: 
RCDc_limit = 423721 
RCDWRc_limit = 172 
WTRc_limit = 1105 
RTWc_limit = 1798 
CCDLc_limit = 26551 
rwq = 0 
CCDLc_limit_alone = 26370 
WTRc_limit_alone = 1041 
RTWc_limit_alone = 1681 

Commands details: 
total_CMD = 1042747 
n_nop = 966545 
Read = 32417 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 25464 
n_pre = 25448 
n_ref = 0 
n_req = 32434 
total_req = 32485 

Dual Bus Interface Util: 
issued_total_row = 50912 
issued_total_col = 32485 
Row_Bus_Util =  0.048825 
CoL_Bus_Util = 0.031153 
Either_Row_CoL_Bus_Util = 0.073078 
Issued_on_Two_Bus_Simul_Util = 0.006900 
issued_two_Eff = 0.094420 
queue_avg = 2.989588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98959

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74039, Miss = 20503, Miss_rate = 0.277, Pending_hits = 25, Reservation_fails = 10637
L2_cache_bank[1]: Access = 76892, Miss = 24378, Miss_rate = 0.317, Pending_hits = 12, Reservation_fails = 16612
L2_cache_bank[2]: Access = 73919, Miss = 16065, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 73938, Miss = 18037, Miss_rate = 0.244, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 73336, Miss = 16667, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 73728, Miss = 17628, Miss_rate = 0.239, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 74947, Miss = 20253, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 173
L2_cache_bank[7]: Access = 75273, Miss = 18399, Miss_rate = 0.244, Pending_hits = 9, Reservation_fails = 422
L2_cache_bank[8]: Access = 74042, Miss = 19151, Miss_rate = 0.259, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[9]: Access = 75449, Miss = 18231, Miss_rate = 0.242, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 74534, Miss = 16473, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74127, Miss = 18547, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[12]: Access = 71937, Miss = 18296, Miss_rate = 0.254, Pending_hits = 10, Reservation_fails = 183
L2_cache_bank[13]: Access = 74467, Miss = 19107, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 74130, Miss = 19123, Miss_rate = 0.258, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 74751, Miss = 19709, Miss_rate = 0.264, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 74452, Miss = 19744, Miss_rate = 0.265, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[17]: Access = 73930, Miss = 18842, Miss_rate = 0.255, Pending_hits = 11, Reservation_fails = 182
L2_cache_bank[18]: Access = 74970, Miss = 17982, Miss_rate = 0.240, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[19]: Access = 74375, Miss = 18463, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 72439, Miss = 16626, Miss_rate = 0.230, Pending_hits = 6, Reservation_fails = 403
L2_cache_bank[21]: Access = 73037, Miss = 17929, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 73788, Miss = 16292, Miss_rate = 0.221, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 73800, Miss = 16357, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1780300
L2_total_cache_misses = 442802
L2_total_cache_miss_rate = 0.2487
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 28612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1337290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 177209
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 157
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 703
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1777437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2863
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 27403
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1209
L2_cache_data_port_util = 0.137
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=1780300
icnt_total_pkts_simt_to_mem=1780300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1780300
Req_Network_cycles = 406614
Req_Network_injected_packets_per_cycle =       4.3784 
Req_Network_conflicts_per_cycle =       2.7873
Req_Network_conflicts_per_cycle_util =       5.7488
Req_Bank_Level_Parallism =       9.0305
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.1125
Req_Network_out_buffer_full_per_cycle =       0.0358
Req_Network_out_buffer_avg_util =       8.8999

Reply_Network_injected_packets_num = 1780300
Reply_Network_cycles = 406614
Reply_Network_injected_packets_per_cycle =        4.3784
Reply_Network_conflicts_per_cycle =        2.7063
Reply_Network_conflicts_per_cycle_util =       5.5893
Reply_Bank_Level_Parallism =       9.0425
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.3327
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1459
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 2 sec (1742 sec)
gpgpu_simulation_rate = 4133 (inst/sec)
gpgpu_simulation_rate = 233 (cycle/sec)
gpgpu_silicon_slowdown = 5858369x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 1739682.4480 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 19.338000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
