// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__170(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+6957,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+6958,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6959,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6960,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+6961,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+6962,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+6963,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+76,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+77,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+6989,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+6990,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor is_aligned", false,-1);
        vcdp->declBus(c+6991,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+6992,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+6993,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_size", false,-1);
        vcdp->declBit(c+6994,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_bit", false,-1);
        vcdp->declBit(c+6995,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_nbit", false,-1);
        vcdp->declBit(c+6996,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc", false,-1);
        vcdp->declBit(c+6997,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_1", false,-1);
        vcdp->declBit(c+6998,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_size_1", false,-1);
        vcdp->declBit(c+6999,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_bit_1", false,-1);
        vcdp->declBit(c+7000,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+7001,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_2", false,-1);
        vcdp->declBit(c+7002,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_2", false,-1);
        vcdp->declBit(c+7003,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_3", false,-1);
        vcdp->declBit(c+7004,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_3", false,-1);
        vcdp->declBit(c+7005,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_4", false,-1);
        vcdp->declBit(c+7006,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_4", false,-1);
        vcdp->declBit(c+7007,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_5", false,-1);
        vcdp->declBit(c+7008,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_size_2", false,-1);
        vcdp->declBit(c+7009,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_bit_2", false,-1);
        vcdp->declBit(c+7010,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+7011,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_6", false,-1);
        vcdp->declBit(c+7012,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_6", false,-1);
        vcdp->declBit(c+7013,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_7", false,-1);
        vcdp->declBit(c+7014,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_7", false,-1);
        vcdp->declBit(c+7015,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_8", false,-1);
        vcdp->declBit(c+7016,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_8", false,-1);
        vcdp->declBit(c+7017,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_9", false,-1);
        vcdp->declBit(c+7018,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_9", false,-1);
        vcdp->declBit(c+7019,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_10", false,-1);
        vcdp->declBit(c+7020,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_10", false,-1);
        vcdp->declBit(c+7021,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_11", false,-1);
        vcdp->declBit(c+7022,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_11", false,-1);
        vcdp->declBit(c+7023,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_12", false,-1);
        vcdp->declBit(c+7024,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_12", false,-1);
        vcdp->declBit(c+7025,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_eq_13", false,-1);
        vcdp->declBit(c+7026,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask_acc_13", false,-1);
        vcdp->declBus(c+7027,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor mask", false,-1, 7,0);
        vcdp->declBus(c+7028,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45153,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45154,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45155,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_first", false,-1);
        vcdp->declBus(c+45156,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+45157,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor param", false,-1, 2,0);
        vcdp->declBus(c+45158,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor size", false,-1, 2,0);
        vcdp->declBus(c+45159,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor source", false,-1, 4,0);
        vcdp->declBus(c+45160,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor address", false,-1, 31,0);
        vcdp->declBus(c+7030,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7031,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45161,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45162,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45163,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first", false,-1);
        vcdp->declBus(c+45164,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+45165,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+45166,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+45167,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor source_1", false,-1, 4,0);
        vcdp->declBit(c+45168,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor sink", false,-1);
        vcdp->declBit(c+45169,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor denied", false,-1);
        vcdp->declBus(c+45170,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor inflight", false,-1, 19,0);
        vcdp->declArray(c+45171,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor inflight_opcodes", false,-1, 79,0);
        vcdp->declArray(c+45174,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor inflight_sizes", false,-1, 79,0);
        vcdp->declBus(c+45177,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45178,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45179,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_first_1", false,-1);
        vcdp->declBus(c+45180,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45181,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45182,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_1", false,-1);
        vcdp->declBus(c+7032,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+7033,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+7034,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+7035,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+7036,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7037,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_set_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7038,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_clr_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7039,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_set", false,-1, 19,0);
        vcdp->declBus(c+7040,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_clr", false,-1, 19,0);
        vcdp->declArray(c+7041,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_opcodes_set", false,-1, 79,0);
        vcdp->declArray(c+7044,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_opcodes_clr", false,-1, 79,0);
        vcdp->declArray(c+7047,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor a_sizes_set", false,-1, 79,0);
        vcdp->declBus(c+45183,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+45184,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor inflight_1", false,-1, 19,0);
        vcdp->declArray(c+45185,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor inflight_sizes_1", false,-1, 79,0);
        vcdp->declBus(c+45188,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+45189,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+45190,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_first_2", false,-1);
    }
}

void VTestHarness::traceInitThis__171(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+7050,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7051,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_clr_1", false,-1, 19,0);
        vcdp->declArray(c+7052,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor d_opcodes_clr_1", false,-1, 79,0);
        vcdp->declBus(c+45191,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+76,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+76,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+77,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+77,"TestHarness chiptop system subsystem_mbus subsystem_mbus_xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus fixer clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus fixer reset", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus fixer auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_mbus fixer auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus fixer auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_mbus fixer auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus fixer monitor_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus fixer monitor_reset", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_mbus fixer monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus fixer monitor clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus fixer monitor reset", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_mbus fixer monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+78,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+79,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+6989,"TestHarness chiptop system subsystem_mbus fixer monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+6990,"TestHarness chiptop system subsystem_mbus fixer monitor is_aligned", false,-1);
        vcdp->declBus(c+6991,"TestHarness chiptop system subsystem_mbus fixer monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__172(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+6992,"TestHarness chiptop system subsystem_mbus fixer monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+6993,"TestHarness chiptop system subsystem_mbus fixer monitor mask_size", false,-1);
        vcdp->declBit(c+6994,"TestHarness chiptop system subsystem_mbus fixer monitor mask_bit", false,-1);
        vcdp->declBit(c+6995,"TestHarness chiptop system subsystem_mbus fixer monitor mask_nbit", false,-1);
        vcdp->declBit(c+7055,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc", false,-1);
        vcdp->declBit(c+7056,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_1", false,-1);
        vcdp->declBit(c+6998,"TestHarness chiptop system subsystem_mbus fixer monitor mask_size_1", false,-1);
        vcdp->declBit(c+6999,"TestHarness chiptop system subsystem_mbus fixer monitor mask_bit_1", false,-1);
        vcdp->declBit(c+7000,"TestHarness chiptop system subsystem_mbus fixer monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+7057,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_2", false,-1);
        vcdp->declBit(c+7058,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_2", false,-1);
        vcdp->declBit(c+7059,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_3", false,-1);
        vcdp->declBit(c+7060,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_3", false,-1);
        vcdp->declBit(c+7061,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_4", false,-1);
        vcdp->declBit(c+7062,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_4", false,-1);
        vcdp->declBit(c+7063,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_5", false,-1);
        vcdp->declBit(c+7064,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus fixer monitor mask_size_2", false,-1);
        vcdp->declBit(c+7009,"TestHarness chiptop system subsystem_mbus fixer monitor mask_bit_2", false,-1);
        vcdp->declBit(c+7010,"TestHarness chiptop system subsystem_mbus fixer monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+7065,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_6", false,-1);
        vcdp->declBit(c+7066,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_6", false,-1);
        vcdp->declBit(c+7067,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_7", false,-1);
        vcdp->declBit(c+7068,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_7", false,-1);
        vcdp->declBit(c+7069,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_8", false,-1);
        vcdp->declBit(c+7070,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_8", false,-1);
        vcdp->declBit(c+7071,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_9", false,-1);
        vcdp->declBit(c+7072,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_9", false,-1);
        vcdp->declBit(c+7073,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_10", false,-1);
        vcdp->declBit(c+7074,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_10", false,-1);
        vcdp->declBit(c+7075,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_11", false,-1);
        vcdp->declBit(c+7076,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_11", false,-1);
        vcdp->declBit(c+7077,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_12", false,-1);
        vcdp->declBit(c+7078,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_12", false,-1);
        vcdp->declBit(c+7079,"TestHarness chiptop system subsystem_mbus fixer monitor mask_eq_13", false,-1);
        vcdp->declBit(c+7080,"TestHarness chiptop system subsystem_mbus fixer monitor mask_acc_13", false,-1);
        vcdp->declBus(c+7081,"TestHarness chiptop system subsystem_mbus fixer monitor mask", false,-1, 7,0);
        vcdp->declBus(c+7028,"TestHarness chiptop system subsystem_mbus fixer monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus fixer monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45192,"TestHarness chiptop system subsystem_mbus fixer monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45193,"TestHarness chiptop system subsystem_mbus fixer monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45194,"TestHarness chiptop system subsystem_mbus fixer monitor a_first", false,-1);
        vcdp->declBus(c+45195,"TestHarness chiptop system subsystem_mbus fixer monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+45196,"TestHarness chiptop system subsystem_mbus fixer monitor param", false,-1, 2,0);
        vcdp->declBus(c+45197,"TestHarness chiptop system subsystem_mbus fixer monitor size", false,-1, 2,0);
        vcdp->declBus(c+45198,"TestHarness chiptop system subsystem_mbus fixer monitor source", false,-1, 4,0);
        vcdp->declBus(c+45199,"TestHarness chiptop system subsystem_mbus fixer monitor address", false,-1, 31,0);
        vcdp->declBus(c+7082,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7083,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45200,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45201,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45202,"TestHarness chiptop system subsystem_mbus fixer monitor d_first", false,-1);
        vcdp->declBus(c+45203,"TestHarness chiptop system subsystem_mbus fixer monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+45204,"TestHarness chiptop system subsystem_mbus fixer monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+45205,"TestHarness chiptop system subsystem_mbus fixer monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+45206,"TestHarness chiptop system subsystem_mbus fixer monitor source_1", false,-1, 4,0);
        vcdp->declBit(c+45207,"TestHarness chiptop system subsystem_mbus fixer monitor sink", false,-1);
        vcdp->declBit(c+45208,"TestHarness chiptop system subsystem_mbus fixer monitor denied", false,-1);
        vcdp->declBus(c+45209,"TestHarness chiptop system subsystem_mbus fixer monitor inflight", false,-1, 19,0);
        vcdp->declArray(c+45210,"TestHarness chiptop system subsystem_mbus fixer monitor inflight_opcodes", false,-1, 79,0);
        vcdp->declArray(c+45213,"TestHarness chiptop system subsystem_mbus fixer monitor inflight_sizes", false,-1, 79,0);
        vcdp->declBus(c+45216,"TestHarness chiptop system subsystem_mbus fixer monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45217,"TestHarness chiptop system subsystem_mbus fixer monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45218,"TestHarness chiptop system subsystem_mbus fixer monitor a_first_1", false,-1);
        vcdp->declBus(c+45219,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45220,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45221,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_1", false,-1);
        vcdp->declBus(c+7084,"TestHarness chiptop system subsystem_mbus fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+7085,"TestHarness chiptop system subsystem_mbus fixer monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+7086,"TestHarness chiptop system subsystem_mbus fixer monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+7087,"TestHarness chiptop system subsystem_mbus fixer monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+7088,"TestHarness chiptop system subsystem_mbus fixer monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7089,"TestHarness chiptop system subsystem_mbus fixer monitor a_set_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7090,"TestHarness chiptop system subsystem_mbus fixer monitor d_clr_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7091,"TestHarness chiptop system subsystem_mbus fixer monitor a_set", false,-1, 19,0);
        vcdp->declBus(c+7092,"TestHarness chiptop system subsystem_mbus fixer monitor d_clr", false,-1, 19,0);
        vcdp->declArray(c+7093,"TestHarness chiptop system subsystem_mbus fixer monitor a_opcodes_set", false,-1, 79,0);
        vcdp->declArray(c+7096,"TestHarness chiptop system subsystem_mbus fixer monitor d_opcodes_clr", false,-1, 79,0);
        vcdp->declArray(c+7099,"TestHarness chiptop system subsystem_mbus fixer monitor a_sizes_set", false,-1, 79,0);
        vcdp->declBus(c+45222,"TestHarness chiptop system subsystem_mbus fixer monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+45223,"TestHarness chiptop system subsystem_mbus fixer monitor inflight_1", false,-1, 19,0);
        vcdp->declArray(c+45224,"TestHarness chiptop system subsystem_mbus fixer monitor inflight_sizes_1", false,-1, 79,0);
        vcdp->declBus(c+45227,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+45228,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+45229,"TestHarness chiptop system subsystem_mbus fixer monitor d_first_2", false,-1);
        vcdp->declBus(c+7102,"TestHarness chiptop system subsystem_mbus fixer monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7103,"TestHarness chiptop system subsystem_mbus fixer monitor d_clr_1", false,-1, 19,0);
        vcdp->declArray(c+7104,"TestHarness chiptop system subsystem_mbus fixer monitor d_opcodes_clr_1", false,-1, 79,0);
        vcdp->declBus(c+45230,"TestHarness chiptop system subsystem_mbus fixer monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+78,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+78,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+79,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+79,"TestHarness chiptop system subsystem_mbus fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus picker clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus picker reset", false,-1);
    }
}

void VTestHarness::traceInitThis__173(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus picker auto_in_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus picker auto_in_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus picker auto_in_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_bits_sink", false,-1);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_bits_denied", false,-1);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus picker auto_in_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus picker auto_out_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus picker auto_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus picker auto_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_bits_sink", false,-1);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_bits_denied", false,-1);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus picker auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus picker monitor_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus picker monitor_reset", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus picker monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus picker monitor_1_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__174(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus picker monitor_1_reset", false,-1);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus picker monitor_1_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus picker monitor clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus picker monitor reset", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus picker monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus picker monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus picker monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus picker monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus picker monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus picker monitor io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus picker monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus picker monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus picker monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus picker monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus picker monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus picker monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_mbus picker monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus picker monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus picker monitor io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus picker monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus picker monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus picker monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+80,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+81,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+6989,"TestHarness chiptop system subsystem_mbus picker monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+6990,"TestHarness chiptop system subsystem_mbus picker monitor is_aligned", false,-1);
        vcdp->declBus(c+6991,"TestHarness chiptop system subsystem_mbus picker monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+6992,"TestHarness chiptop system subsystem_mbus picker monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+6993,"TestHarness chiptop system subsystem_mbus picker monitor mask_size", false,-1);
        vcdp->declBit(c+6994,"TestHarness chiptop system subsystem_mbus picker monitor mask_bit", false,-1);
        vcdp->declBit(c+6995,"TestHarness chiptop system subsystem_mbus picker monitor mask_nbit", false,-1);
        vcdp->declBit(c+7107,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc", false,-1);
        vcdp->declBit(c+7108,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_1", false,-1);
        vcdp->declBit(c+6998,"TestHarness chiptop system subsystem_mbus picker monitor mask_size_1", false,-1);
        vcdp->declBit(c+6999,"TestHarness chiptop system subsystem_mbus picker monitor mask_bit_1", false,-1);
        vcdp->declBit(c+7000,"TestHarness chiptop system subsystem_mbus picker monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+7109,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_2", false,-1);
        vcdp->declBit(c+7110,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_2", false,-1);
        vcdp->declBit(c+7111,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_3", false,-1);
        vcdp->declBit(c+7112,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_3", false,-1);
        vcdp->declBit(c+7113,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_4", false,-1);
        vcdp->declBit(c+7114,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_4", false,-1);
        vcdp->declBit(c+7115,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_5", false,-1);
        vcdp->declBit(c+7116,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus picker monitor mask_size_2", false,-1);
        vcdp->declBit(c+7009,"TestHarness chiptop system subsystem_mbus picker monitor mask_bit_2", false,-1);
        vcdp->declBit(c+7010,"TestHarness chiptop system subsystem_mbus picker monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+7117,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_6", false,-1);
        vcdp->declBit(c+7118,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_6", false,-1);
        vcdp->declBit(c+7119,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_7", false,-1);
        vcdp->declBit(c+7120,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_7", false,-1);
        vcdp->declBit(c+7121,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_8", false,-1);
        vcdp->declBit(c+7122,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_8", false,-1);
        vcdp->declBit(c+7123,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_9", false,-1);
        vcdp->declBit(c+7124,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_9", false,-1);
        vcdp->declBit(c+7125,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_10", false,-1);
        vcdp->declBit(c+7126,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_10", false,-1);
        vcdp->declBit(c+7127,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_11", false,-1);
        vcdp->declBit(c+7128,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_11", false,-1);
        vcdp->declBit(c+7129,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_12", false,-1);
        vcdp->declBit(c+7130,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_12", false,-1);
        vcdp->declBit(c+7131,"TestHarness chiptop system subsystem_mbus picker monitor mask_eq_13", false,-1);
        vcdp->declBit(c+7132,"TestHarness chiptop system subsystem_mbus picker monitor mask_acc_13", false,-1);
        vcdp->declBus(c+7133,"TestHarness chiptop system subsystem_mbus picker monitor mask", false,-1, 7,0);
        vcdp->declBus(c+7028,"TestHarness chiptop system subsystem_mbus picker monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus picker monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45231,"TestHarness chiptop system subsystem_mbus picker monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45232,"TestHarness chiptop system subsystem_mbus picker monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45233,"TestHarness chiptop system subsystem_mbus picker monitor a_first", false,-1);
        vcdp->declBus(c+45234,"TestHarness chiptop system subsystem_mbus picker monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+45235,"TestHarness chiptop system subsystem_mbus picker monitor param", false,-1, 2,0);
        vcdp->declBus(c+45236,"TestHarness chiptop system subsystem_mbus picker monitor size", false,-1, 2,0);
        vcdp->declBus(c+45237,"TestHarness chiptop system subsystem_mbus picker monitor source", false,-1, 4,0);
        vcdp->declBus(c+45238,"TestHarness chiptop system subsystem_mbus picker monitor address", false,-1, 31,0);
        vcdp->declBus(c+6976,"TestHarness chiptop system subsystem_mbus picker monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+6977,"TestHarness chiptop system subsystem_mbus picker monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45239,"TestHarness chiptop system subsystem_mbus picker monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45240,"TestHarness chiptop system subsystem_mbus picker monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45241,"TestHarness chiptop system subsystem_mbus picker monitor d_first", false,-1);
        vcdp->declBus(c+45242,"TestHarness chiptop system subsystem_mbus picker monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+45243,"TestHarness chiptop system subsystem_mbus picker monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+45244,"TestHarness chiptop system subsystem_mbus picker monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+45245,"TestHarness chiptop system subsystem_mbus picker monitor source_1", false,-1, 4,0);
        vcdp->declBit(c+45246,"TestHarness chiptop system subsystem_mbus picker monitor sink", false,-1);
    }
}

void VTestHarness::traceInitThis__175(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+45247,"TestHarness chiptop system subsystem_mbus picker monitor denied", false,-1);
        vcdp->declBus(c+45248,"TestHarness chiptop system subsystem_mbus picker monitor inflight", false,-1, 19,0);
        vcdp->declArray(c+45249,"TestHarness chiptop system subsystem_mbus picker monitor inflight_opcodes", false,-1, 79,0);
        vcdp->declArray(c+45252,"TestHarness chiptop system subsystem_mbus picker monitor inflight_sizes", false,-1, 79,0);
        vcdp->declBus(c+45255,"TestHarness chiptop system subsystem_mbus picker monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45256,"TestHarness chiptop system subsystem_mbus picker monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45257,"TestHarness chiptop system subsystem_mbus picker monitor a_first_1", false,-1);
        vcdp->declBus(c+45258,"TestHarness chiptop system subsystem_mbus picker monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45259,"TestHarness chiptop system subsystem_mbus picker monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45260,"TestHarness chiptop system subsystem_mbus picker monitor d_first_1", false,-1);
        vcdp->declBus(c+7134,"TestHarness chiptop system subsystem_mbus picker monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+7135,"TestHarness chiptop system subsystem_mbus picker monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+7136,"TestHarness chiptop system subsystem_mbus picker monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+7137,"TestHarness chiptop system subsystem_mbus picker monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+7138,"TestHarness chiptop system subsystem_mbus picker monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7139,"TestHarness chiptop system subsystem_mbus picker monitor a_set_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7140,"TestHarness chiptop system subsystem_mbus picker monitor d_clr_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7141,"TestHarness chiptop system subsystem_mbus picker monitor a_set", false,-1, 19,0);
        vcdp->declBus(c+7142,"TestHarness chiptop system subsystem_mbus picker monitor d_clr", false,-1, 19,0);
        vcdp->declArray(c+7143,"TestHarness chiptop system subsystem_mbus picker monitor a_opcodes_set", false,-1, 79,0);
        vcdp->declArray(c+7146,"TestHarness chiptop system subsystem_mbus picker monitor d_opcodes_clr", false,-1, 79,0);
        vcdp->declArray(c+7149,"TestHarness chiptop system subsystem_mbus picker monitor a_sizes_set", false,-1, 79,0);
        vcdp->declBus(c+45261,"TestHarness chiptop system subsystem_mbus picker monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+45262,"TestHarness chiptop system subsystem_mbus picker monitor inflight_1", false,-1, 19,0);
        vcdp->declArray(c+45263,"TestHarness chiptop system subsystem_mbus picker monitor inflight_sizes_1", false,-1, 79,0);
        vcdp->declBus(c+45266,"TestHarness chiptop system subsystem_mbus picker monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+45267,"TestHarness chiptop system subsystem_mbus picker monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+45268,"TestHarness chiptop system subsystem_mbus picker monitor d_first_2", false,-1);
        vcdp->declBus(c+7152,"TestHarness chiptop system subsystem_mbus picker monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7153,"TestHarness chiptop system subsystem_mbus picker monitor d_clr_1", false,-1, 19,0);
        vcdp->declArray(c+7154,"TestHarness chiptop system subsystem_mbus picker monitor d_opcodes_clr_1", false,-1, 79,0);
        vcdp->declBus(c+45269,"TestHarness chiptop system subsystem_mbus picker monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+80,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+80,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+81,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+81,"TestHarness chiptop system subsystem_mbus picker monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus picker monitor_1 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus picker monitor_1 reset", false,-1);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus picker monitor_1 io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+82,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+83,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+6989,"TestHarness chiptop system subsystem_mbus picker monitor_1 is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+7157,"TestHarness chiptop system subsystem_mbus picker monitor_1 is_aligned", false,-1);
        vcdp->declBus(c+6991,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+6992,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+6993,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_size", false,-1);
        vcdp->declBit(c+7158,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_bit", false,-1);
        vcdp->declBit(c+7159,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_nbit", false,-1);
        vcdp->declBit(c+7160,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc", false,-1);
        vcdp->declBit(c+7161,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_1", false,-1);
        vcdp->declBit(c+6998,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_size_1", false,-1);
        vcdp->declBit(c+7162,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_bit_1", false,-1);
        vcdp->declBit(c+7163,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_nbit_1", false,-1);
        vcdp->declBit(c+7164,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_2", false,-1);
        vcdp->declBit(c+7165,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_2", false,-1);
        vcdp->declBit(c+7166,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_3", false,-1);
        vcdp->declBit(c+7167,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_3", false,-1);
        vcdp->declBit(c+7168,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_4", false,-1);
        vcdp->declBit(c+7169,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_4", false,-1);
        vcdp->declBit(c+7170,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_5", false,-1);
        vcdp->declBit(c+7171,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_size_2", false,-1);
        vcdp->declBit(c+7172,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_bit_2", false,-1);
        vcdp->declBit(c+7173,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_nbit_2", false,-1);
        vcdp->declBit(c+7174,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_6", false,-1);
        vcdp->declBit(c+7175,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_6", false,-1);
        vcdp->declBit(c+7176,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_7", false,-1);
        vcdp->declBit(c+7177,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_7", false,-1);
        vcdp->declBit(c+7178,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_8", false,-1);
        vcdp->declBit(c+7179,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_8", false,-1);
        vcdp->declBit(c+7180,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_9", false,-1);
        vcdp->declBit(c+7181,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_9", false,-1);
        vcdp->declBit(c+7182,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_10", false,-1);
        vcdp->declBit(c+7183,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_10", false,-1);
        vcdp->declBit(c+7184,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_11", false,-1);
        vcdp->declBit(c+7185,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_11", false,-1);
        vcdp->declBit(c+7186,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_12", false,-1);
        vcdp->declBit(c+7187,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_12", false,-1);
    }
}

void VTestHarness::traceInitThis__176(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7188,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_eq_13", false,-1);
        vcdp->declBit(c+7189,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask_acc_13", false,-1);
        vcdp->declBus(c+7190,"TestHarness chiptop system subsystem_mbus picker monitor_1 mask", false,-1, 7,0);
        vcdp->declBus(c+7028,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45270,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45271,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45272,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_first", false,-1);
        vcdp->declBus(c+45273,"TestHarness chiptop system subsystem_mbus picker monitor_1 opcode", false,-1, 2,0);
        vcdp->declBus(c+45274,"TestHarness chiptop system subsystem_mbus picker monitor_1 param", false,-1, 2,0);
        vcdp->declBus(c+45275,"TestHarness chiptop system subsystem_mbus picker monitor_1 size", false,-1, 2,0);
        vcdp->declBus(c+45276,"TestHarness chiptop system subsystem_mbus picker monitor_1 source", false,-1, 4,0);
        vcdp->declBus(c+45277,"TestHarness chiptop system subsystem_mbus picker monitor_1 address", false,-1, 28,0);
        vcdp->declBus(c+6979,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+6980,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45278,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45279,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45280,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first", false,-1);
        vcdp->declBus(c+45281,"TestHarness chiptop system subsystem_mbus picker monitor_1 opcode_1", false,-1, 2,0);
        vcdp->declBus(c+45282,"TestHarness chiptop system subsystem_mbus picker monitor_1 param_1", false,-1, 1,0);
        vcdp->declBus(c+45283,"TestHarness chiptop system subsystem_mbus picker monitor_1 size_1", false,-1, 2,0);
        vcdp->declBus(c+45284,"TestHarness chiptop system subsystem_mbus picker monitor_1 source_1", false,-1, 4,0);
        vcdp->declBit(c+45285,"TestHarness chiptop system subsystem_mbus picker monitor_1 sink", false,-1);
        vcdp->declBit(c+45286,"TestHarness chiptop system subsystem_mbus picker monitor_1 denied", false,-1);
        vcdp->declBus(c+45287,"TestHarness chiptop system subsystem_mbus picker monitor_1 inflight", false,-1, 19,0);
        vcdp->declArray(c+45288,"TestHarness chiptop system subsystem_mbus picker monitor_1 inflight_opcodes", false,-1, 79,0);
        vcdp->declArray(c+45291,"TestHarness chiptop system subsystem_mbus picker monitor_1 inflight_sizes", false,-1, 79,0);
        vcdp->declBus(c+45294,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45295,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45296,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_first_1", false,-1);
        vcdp->declBus(c+45297,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45298,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45299,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_1", false,-1);
        vcdp->declBus(c+7191,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+7192,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+7193,"TestHarness chiptop system subsystem_mbus picker monitor_1 same_cycle_resp", false,-1);
        vcdp->declBus(c+7194,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+7195,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7196,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_set_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7197,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_clr_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7198,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_set", false,-1, 19,0);
        vcdp->declBus(c+7199,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_clr", false,-1, 19,0);
        vcdp->declArray(c+7200,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_opcodes_set", false,-1, 79,0);
        vcdp->declArray(c+7203,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_opcodes_clr", false,-1, 79,0);
        vcdp->declArray(c+7206,"TestHarness chiptop system subsystem_mbus picker monitor_1 a_sizes_set", false,-1, 79,0);
        vcdp->declBus(c+45300,"TestHarness chiptop system subsystem_mbus picker monitor_1 watchdog", false,-1, 31,0);
        vcdp->declBus(c+45301,"TestHarness chiptop system subsystem_mbus picker monitor_1 inflight_1", false,-1, 19,0);
        vcdp->declArray(c+45302,"TestHarness chiptop system subsystem_mbus picker monitor_1 inflight_sizes_1", false,-1, 79,0);
        vcdp->declBus(c+45305,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+45306,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+45307,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_first_2", false,-1);
        vcdp->declBus(c+7209,"TestHarness chiptop system subsystem_mbus picker monitor_1 c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7210,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_clr_1", false,-1, 19,0);
        vcdp->declArray(c+7211,"TestHarness chiptop system subsystem_mbus picker monitor_1 d_opcodes_clr_1", false,-1, 79,0);
        vcdp->declBus(c+45308,"TestHarness chiptop system subsystem_mbus picker monitor_1 watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+82,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+82,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+83,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+83,"TestHarness chiptop system subsystem_mbus picker monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus buffer auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_mbus buffer auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus buffer auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_bits_source", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__177(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_mbus buffer auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 reset", false,-1);
        vcdp->declBit(c+40387,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_ready", false,-1);
        vcdp->declBit(c+1396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_aw_bits_qos", false,-1, 3,0);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_b_valid", false,-1);
        vcdp->declBus(c+40395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_b_bits_id", false,-1, 3,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_b_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+40397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_ready", false,-1);
        vcdp->declBit(c+1407,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_ar_bits_qos", false,-1, 3,0);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_r_valid", false,-1);
        vcdp->declBus(c+40399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_r_bits_id", false,-1, 3,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_r_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_axi4yank_out_r_bits_last", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_bits_sink", false,-1);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 auto_tl_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_reset", false,-1);
        vcdp->declBit(c+7214,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_ready", false,-1);
        vcdp->declBit(c+7215,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_aw_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_b_valid", false,-1);
        vcdp->declBus(c+40395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_b_bits_id", false,-1, 3,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_b_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7219,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_b_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7220,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_b_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45309,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_b_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+7221,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_ready", false,-1);
        vcdp->declBit(c+7222,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_prot", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__178(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_ar_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_r_valid", false,-1);
        vcdp->declBus(c+40399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_r_bits_id", false,-1, 3,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_r_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7223,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_r_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7224,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_r_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45310,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_r_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_in_r_bits_last", false,-1);
        vcdp->declBit(c+40387,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_ready", false,-1);
        vcdp->declBit(c+1396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_aw_bits_qos", false,-1, 3,0);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_b_valid", false,-1);
        vcdp->declBus(c+40395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_b_bits_id", false,-1, 3,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_b_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+40397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_ready", false,-1);
        vcdp->declBit(c+1407,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_ar_bits_qos", false,-1, 3,0);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_r_valid", false,-1);
        vcdp->declBus(c+40399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_r_bits_id", false,-1, 3,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_r_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank_auto_out_r_bits_last", false,-1);
        vcdp->declBit(c+7214,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_ready", false,-1);
        vcdp->declBit(c+7215,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_aw_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_b_valid", false,-1);
        vcdp->declBus(c+45311,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_b_bits_id", false,-1, 4,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_b_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7219,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_b_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7220,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_b_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7221,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_ready", false,-1);
        vcdp->declBit(c+7222,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_ar_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_r_valid", false,-1);
        vcdp->declBus(c+45312,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_r_bits_id", false,-1, 4,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_r_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7223,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_r_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7224,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_r_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_in_r_bits_last", false,-1);
        vcdp->declBit(c+7214,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_ready", false,-1);
        vcdp->declBit(c+7215,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_size", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__179(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_aw_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_b_valid", false,-1);
        vcdp->declBus(c+40395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_b_bits_id", false,-1, 3,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_b_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7219,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_b_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7220,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_b_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45309,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_b_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+7221,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_ready", false,-1);
        vcdp->declBit(c+7222,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_ar_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_r_valid", false,-1);
        vcdp->declBus(c+40399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_r_bits_id", false,-1, 3,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_r_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7223,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_r_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7224,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_r_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45310,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_r_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index_auto_out_r_bits_last", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_reset", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7214,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_ready", false,-1);
        vcdp->declBit(c+7215,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_aw_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_b_valid", false,-1);
        vcdp->declBus(c+45311,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_b_bits_id", false,-1, 4,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_b_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7219,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_b_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7220,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_b_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7221,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_ready", false,-1);
        vcdp->declBit(c+7222,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_ar_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_r_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__180(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_r_valid", false,-1);
        vcdp->declBus(c+45312,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_r_bits_id", false,-1, 4,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_r_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7223,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_r_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7224,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_r_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4_auto_out_r_bits_last", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank reset", false,-1);
        vcdp->declBit(c+7214,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_ready", false,-1);
        vcdp->declBit(c+7215,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_aw_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_b_valid", false,-1);
        vcdp->declBus(c+40395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_b_bits_id", false,-1, 3,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_b_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7219,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_b_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7220,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_b_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45309,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_b_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+7221,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_ready", false,-1);
        vcdp->declBit(c+7222,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_ar_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_r_valid", false,-1);
        vcdp->declBus(c+40399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_r_bits_id", false,-1, 3,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_r_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7223,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_r_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7224,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_r_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45310,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_r_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_in_r_bits_last", false,-1);
        vcdp->declBit(c+40387,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_ready", false,-1);
        vcdp->declBit(c+1396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_bits_id", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__181(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_aw_bits_qos", false,-1, 3,0);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_b_valid", false,-1);
        vcdp->declBus(c+40395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_b_bits_id", false,-1, 3,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_b_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+40397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_ready", false,-1);
        vcdp->declBit(c+1407,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_ar_bits_qos", false,-1, 3,0);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_r_valid", false,-1);
        vcdp->declBus(c+40399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_r_bits_id", false,-1, 3,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_r_bits_resp", false,-1, 1,0);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank auto_out_r_bits_last", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_reset", false,-1);
        vcdp->declBit(c+7226,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_enq_ready", false,-1);
        vcdp->declBit(c+7227,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7228,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_deq_ready", false,-1);
        vcdp->declBit(c+7229,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_deq_valid", false,-1);
        vcdp->declBus(c+45313,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45314,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45315,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_reset", false,-1);
        vcdp->declBit(c+7230,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        vcdp->declBit(c+7231,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7232,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        vcdp->declBit(c+7233,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        vcdp->declBus(c+45316,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45317,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45318,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_reset", false,-1);
        vcdp->declBit(c+7234,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        vcdp->declBit(c+7235,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7236,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        vcdp->declBit(c+7237,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        vcdp->declBus(c+45319,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45320,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45321,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_reset", false,-1);
        vcdp->declBit(c+7238,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        vcdp->declBit(c+7239,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7240,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        vcdp->declBit(c+7241,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        vcdp->declBus(c+45322,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45323,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45324,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_reset", false,-1);
        vcdp->declBit(c+45325,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_enq_ready", false,-1);
        vcdp->declBit(c+7242,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7243,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_deq_ready", false,-1);
        vcdp->declBit(c+45326,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_deq_valid", false,-1);
        vcdp->declBus(c+45327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45328,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45329,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_reset", false,-1);
        vcdp->declBit(c+45330,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_enq_ready", false,-1);
        vcdp->declBit(c+7244,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
    }
}

void VTestHarness::traceInitThis__182(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7245,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_deq_ready", false,-1);
        vcdp->declBit(c+45331,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_deq_valid", false,-1);
        vcdp->declBus(c+45332,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45333,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45334,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_reset", false,-1);
        vcdp->declBit(c+45335,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_enq_ready", false,-1);
        vcdp->declBit(c+7246,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7247,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_deq_ready", false,-1);
        vcdp->declBit(c+45336,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_deq_valid", false,-1);
        vcdp->declBus(c+45337,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45338,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45339,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_reset", false,-1);
        vcdp->declBit(c+45340,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_enq_ready", false,-1);
        vcdp->declBit(c+7248,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7249,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_deq_ready", false,-1);
        vcdp->declBit(c+45341,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_deq_valid", false,-1);
        vcdp->declBus(c+45342,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45343,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45344,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_reset", false,-1);
        vcdp->declBit(c+45345,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_enq_ready", false,-1);
        vcdp->declBit(c+7250,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7251,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_deq_ready", false,-1);
        vcdp->declBit(c+45346,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_deq_valid", false,-1);
        vcdp->declBus(c+45347,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45348,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45349,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_reset", false,-1);
        vcdp->declBit(c+45350,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_enq_ready", false,-1);
        vcdp->declBit(c+7252,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7253,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_deq_ready", false,-1);
        vcdp->declBit(c+45351,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_deq_valid", false,-1);
        vcdp->declBus(c+45352,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45353,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45354,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_reset", false,-1);
        vcdp->declBit(c+45355,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_enq_ready", false,-1);
        vcdp->declBit(c+7254,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7255,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_deq_ready", false,-1);
        vcdp->declBit(c+45356,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_deq_valid", false,-1);
        vcdp->declBus(c+45357,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45358,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45359,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_reset", false,-1);
        vcdp->declBit(c+45360,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_enq_ready", false,-1);
        vcdp->declBit(c+7256,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7257,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_deq_ready", false,-1);
        vcdp->declBit(c+45361,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_deq_valid", false,-1);
        vcdp->declBus(c+45362,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45363,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45364,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_reset", false,-1);
        vcdp->declBit(c+45365,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_enq_ready", false,-1);
        vcdp->declBit(c+7258,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7259,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_deq_ready", false,-1);
        vcdp->declBit(c+45366,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_deq_valid", false,-1);
        vcdp->declBus(c+45367,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45368,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45369,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_reset", false,-1);
        vcdp->declBit(c+45370,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_enq_ready", false,-1);
        vcdp->declBit(c+7260,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7261,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_deq_ready", false,-1);
        vcdp->declBit(c+45371,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_deq_valid", false,-1);
        vcdp->declBus(c+45372,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45373,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45374,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
    }
}

void VTestHarness::traceInitThis__183(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_reset", false,-1);
        vcdp->declBit(c+45375,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_enq_ready", false,-1);
        vcdp->declBit(c+7262,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7263,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_deq_ready", false,-1);
        vcdp->declBit(c+45376,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_deq_valid", false,-1);
        vcdp->declBus(c+45377,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45378,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45379,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_reset", false,-1);
        vcdp->declBit(c+45380,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_enq_ready", false,-1);
        vcdp->declBit(c+7264,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7265,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_deq_ready", false,-1);
        vcdp->declBit(c+45381,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_deq_valid", false,-1);
        vcdp->declBus(c+45382,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45383,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45384,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_reset", false,-1);
        vcdp->declBit(c+7266,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_enq_ready", false,-1);
        vcdp->declBit(c+7267,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7268,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_deq_ready", false,-1);
        vcdp->declBit(c+7269,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_deq_valid", false,-1);
        vcdp->declBus(c+45385,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45386,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45387,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_reset", false,-1);
        vcdp->declBit(c+7270,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_enq_ready", false,-1);
        vcdp->declBit(c+7271,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7272,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_deq_ready", false,-1);
        vcdp->declBit(c+7273,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_deq_valid", false,-1);
        vcdp->declBus(c+45388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_reset", false,-1);
        vcdp->declBit(c+7274,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_enq_ready", false,-1);
        vcdp->declBit(c+7275,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7276,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_deq_ready", false,-1);
        vcdp->declBit(c+7277,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_deq_valid", false,-1);
        vcdp->declBus(c+45391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_reset", false,-1);
        vcdp->declBit(c+7278,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_enq_ready", false,-1);
        vcdp->declBit(c+7279,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7280,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_deq_ready", false,-1);
        vcdp->declBit(c+7281,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_deq_valid", false,-1);
        vcdp->declBus(c+45394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_reset", false,-1);
        vcdp->declBit(c+45397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_enq_ready", false,-1);
        vcdp->declBit(c+7282,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7283,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_deq_ready", false,-1);
        vcdp->declBit(c+45398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_deq_valid", false,-1);
        vcdp->declBus(c+45399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_reset", false,-1);
        vcdp->declBit(c+45402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_enq_ready", false,-1);
        vcdp->declBit(c+7284,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7285,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_deq_ready", false,-1);
        vcdp->declBit(c+45403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_deq_valid", false,-1);
        vcdp->declBus(c+45404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_reset", false,-1);
        vcdp->declBit(c+45407,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_enq_ready", false,-1);
        vcdp->declBit(c+7286,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__184(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7287,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_deq_ready", false,-1);
        vcdp->declBit(c+45408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_deq_valid", false,-1);
        vcdp->declBus(c+45409,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45410,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45411,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_reset", false,-1);
        vcdp->declBit(c+45412,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_enq_ready", false,-1);
        vcdp->declBit(c+7288,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7289,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_deq_ready", false,-1);
        vcdp->declBit(c+45413,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_deq_valid", false,-1);
        vcdp->declBus(c+45414,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45415,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45416,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_reset", false,-1);
        vcdp->declBit(c+45417,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_enq_ready", false,-1);
        vcdp->declBit(c+7290,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7291,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_deq_ready", false,-1);
        vcdp->declBit(c+45418,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_deq_valid", false,-1);
        vcdp->declBus(c+45419,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45420,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45421,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_reset", false,-1);
        vcdp->declBit(c+45422,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_enq_ready", false,-1);
        vcdp->declBit(c+7292,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7293,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_deq_ready", false,-1);
        vcdp->declBit(c+45423,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_deq_valid", false,-1);
        vcdp->declBus(c+45424,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45425,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45426,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_reset", false,-1);
        vcdp->declBit(c+45427,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_enq_ready", false,-1);
        vcdp->declBit(c+7294,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7295,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_deq_ready", false,-1);
        vcdp->declBit(c+45428,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_deq_valid", false,-1);
        vcdp->declBus(c+45429,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45430,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45431,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_reset", false,-1);
        vcdp->declBit(c+45432,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_enq_ready", false,-1);
        vcdp->declBit(c+7296,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7297,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_deq_ready", false,-1);
        vcdp->declBit(c+45433,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_deq_valid", false,-1);
        vcdp->declBus(c+45434,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45435,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45436,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_reset", false,-1);
        vcdp->declBit(c+45437,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_enq_ready", false,-1);
        vcdp->declBit(c+7298,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7299,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_deq_ready", false,-1);
        vcdp->declBit(c+45438,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_deq_valid", false,-1);
        vcdp->declBus(c+45439,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45440,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45441,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_reset", false,-1);
        vcdp->declBit(c+45442,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_enq_ready", false,-1);
        vcdp->declBit(c+7300,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7301,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_deq_ready", false,-1);
        vcdp->declBit(c+45443,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_deq_valid", false,-1);
        vcdp->declBus(c+45444,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45445,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45446,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_reset", false,-1);
        vcdp->declBit(c+45447,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_enq_ready", false,-1);
        vcdp->declBit(c+7302,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7303,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_deq_ready", false,-1);
        vcdp->declBit(c+45448,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_deq_valid", false,-1);
        vcdp->declBus(c+45449,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__185(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+45450,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45451,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_reset", false,-1);
        vcdp->declBit(c+45452,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_enq_ready", false,-1);
        vcdp->declBit(c+7304,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7305,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_deq_ready", false,-1);
        vcdp->declBit(c+45453,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_deq_valid", false,-1);
        vcdp->declBus(c+45454,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45455,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45456,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        vcdp->declBit(c+7306,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_0", false,-1);
        vcdp->declBit(c+7307,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_1", false,-1);
        vcdp->declBit(c+7308,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_2", false,-1);
        vcdp->declBit(c+7309,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_3", false,-1);
        vcdp->declBit(c+7310,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_4", false,-1);
        vcdp->declBit(c+7311,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_5", false,-1);
        vcdp->declBit(c+7312,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_6", false,-1);
        vcdp->declBit(c+7313,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_7", false,-1);
        vcdp->declBit(c+7314,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_8", false,-1);
        vcdp->declBit(c+7315,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_9", false,-1);
        vcdp->declBit(c+7316,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_10", false,-1);
        vcdp->declBit(c+7317,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_11", false,-1);
        vcdp->declBit(c+7318,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_12", false,-1);
        vcdp->declBit(c+7319,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_13", false,-1);
        vcdp->declBit(c+7320,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_14", false,-1);
        vcdp->declBit(c+7321,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank arsel_15", false,-1);
        vcdp->declBit(c+45457,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_0", false,-1);
        vcdp->declBit(c+45458,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_1", false,-1);
        vcdp->declBit(c+45459,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_2", false,-1);
        vcdp->declBit(c+45460,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_3", false,-1);
        vcdp->declBit(c+45461,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_4", false,-1);
        vcdp->declBit(c+45462,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_5", false,-1);
        vcdp->declBit(c+45463,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_6", false,-1);
        vcdp->declBit(c+45464,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_7", false,-1);
        vcdp->declBit(c+45465,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_8", false,-1);
        vcdp->declBit(c+45466,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_9", false,-1);
        vcdp->declBit(c+45467,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_10", false,-1);
        vcdp->declBit(c+45468,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_11", false,-1);
        vcdp->declBit(c+45469,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_12", false,-1);
        vcdp->declBit(c+45470,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_13", false,-1);
        vcdp->declBit(c+45471,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_14", false,-1);
        vcdp->declBit(c+45472,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank rsel_15", false,-1);
        vcdp->declBit(c+7306,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_0", false,-1);
        vcdp->declBit(c+7307,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_1", false,-1);
        vcdp->declBit(c+7308,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_2", false,-1);
        vcdp->declBit(c+7309,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_3", false,-1);
        vcdp->declBit(c+7310,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_4", false,-1);
        vcdp->declBit(c+7311,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_5", false,-1);
        vcdp->declBit(c+7312,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_6", false,-1);
        vcdp->declBit(c+7313,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_7", false,-1);
        vcdp->declBit(c+7314,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_8", false,-1);
        vcdp->declBit(c+7315,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_9", false,-1);
        vcdp->declBit(c+7316,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_10", false,-1);
        vcdp->declBit(c+7317,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_11", false,-1);
        vcdp->declBit(c+7318,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_12", false,-1);
        vcdp->declBit(c+7319,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_13", false,-1);
        vcdp->declBit(c+7320,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_14", false,-1);
        vcdp->declBit(c+7321,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank awsel_15", false,-1);
        vcdp->declBit(c+45473,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_0", false,-1);
        vcdp->declBit(c+45474,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_1", false,-1);
        vcdp->declBit(c+45475,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_2", false,-1);
        vcdp->declBit(c+45476,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_3", false,-1);
        vcdp->declBit(c+45477,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_4", false,-1);
        vcdp->declBit(c+45478,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_5", false,-1);
        vcdp->declBit(c+45479,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_6", false,-1);
        vcdp->declBit(c+45480,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_7", false,-1);
        vcdp->declBit(c+45481,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_8", false,-1);
        vcdp->declBit(c+45482,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_9", false,-1);
        vcdp->declBit(c+45483,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_10", false,-1);
        vcdp->declBit(c+45484,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_11", false,-1);
        vcdp->declBit(c+45485,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_12", false,-1);
        vcdp->declBit(c+45486,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_13", false,-1);
        vcdp->declBit(c+45487,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_14", false,-1);
        vcdp->declBit(c+45488,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank bsel_15", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility reset", false,-1);
        vcdp->declBit(c+7226,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_enq_ready", false,-1);
        vcdp->declBit(c+7227,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7228,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_deq_ready", false,-1);
        vcdp->declBit(c+7229,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_deq_valid", false,-1);
        vcdp->declBus(c+45313,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45314,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45315,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45489+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45491,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45313,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+45492,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7322,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45493+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45491,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__186(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+45314,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+45492,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7322,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+45495+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45491,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45315,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+45492,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7322,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45492,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility enq_ptr_value", false,-1);
        vcdp->declBit(c+45491,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility deq_ptr_value", false,-1);
        vcdp->declBit(c+45497,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility maybe_full", false,-1);
        vcdp->declBit(c+7323,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility ptr_match", false,-1);
        vcdp->declBit(c+7324,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility empty", false,-1);
        vcdp->declBit(c+7325,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility full", false,-1);
        vcdp->declBit(c+7326,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility do_enq", false,-1);
        vcdp->declBit(c+7327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 reset", false,-1);
        vcdp->declBit(c+7230,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        vcdp->declBit(c+7231,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7232,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        vcdp->declBit(c+7233,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        vcdp->declBus(c+45316,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45317,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45318,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45498+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45500,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45316,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+45501,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7328,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45502+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45500,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45317,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+45501,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7328,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+45504+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45500,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45318,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+45501,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7328,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45501,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 enq_ptr_value", false,-1);
        vcdp->declBit(c+45500,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 deq_ptr_value", false,-1);
        vcdp->declBit(c+45506,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 maybe_full", false,-1);
        vcdp->declBit(c+7329,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 ptr_match", false,-1);
        vcdp->declBit(c+7330,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 empty", false,-1);
        vcdp->declBit(c+7331,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 full", false,-1);
        vcdp->declBit(c+7332,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 do_enq", false,-1);
        vcdp->declBit(c+7333,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_1 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 reset", false,-1);
        vcdp->declBit(c+7234,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        vcdp->declBit(c+7235,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7236,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        vcdp->declBit(c+7237,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        vcdp->declBus(c+45319,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45320,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45321,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45507+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45509,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45319,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+45510,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7334,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45511+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45509,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45320,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+45510,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7334,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+45513+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45509,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45321,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+45510,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7334,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__187(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+45510,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 enq_ptr_value", false,-1);
        vcdp->declBit(c+45509,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 deq_ptr_value", false,-1);
        vcdp->declBit(c+45515,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 maybe_full", false,-1);
        vcdp->declBit(c+7335,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 ptr_match", false,-1);
        vcdp->declBit(c+7336,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 empty", false,-1);
        vcdp->declBit(c+7337,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 full", false,-1);
        vcdp->declBit(c+7338,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 do_enq", false,-1);
        vcdp->declBit(c+7339,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_2 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 reset", false,-1);
        vcdp->declBit(c+7238,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        vcdp->declBit(c+7239,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7240,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        vcdp->declBit(c+7241,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        vcdp->declBus(c+45322,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45323,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45324,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45516+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45518,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45322,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+45519,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7340,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45520+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45518,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45323,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+45519,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7340,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+45522+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45518,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45324,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+45519,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7340,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45519,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 enq_ptr_value", false,-1);
        vcdp->declBit(c+45518,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 deq_ptr_value", false,-1);
        vcdp->declBit(c+45524,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 maybe_full", false,-1);
        vcdp->declBit(c+7341,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 ptr_match", false,-1);
        vcdp->declBit(c+7342,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 empty", false,-1);
        vcdp->declBit(c+7343,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 full", false,-1);
        vcdp->declBit(c+7344,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 do_enq", false,-1);
        vcdp->declBit(c+7345,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_3 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 reset", false,-1);
        vcdp->declBit(c+45325,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_enq_ready", false,-1);
        vcdp->declBit(c+7242,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7243,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_deq_ready", false,-1);
        vcdp->declBit(c+45326,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_deq_valid", false,-1);
        vcdp->declBus(c+45327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45328,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45329,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45525+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7346,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45526+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45328,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7346,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45527+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45329,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7346,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45326,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 maybe_full", false,-1);
        vcdp->declBit(c+45325,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 empty", false,-1);
        vcdp->declBit(c+7347,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 do_enq", false,-1);
        vcdp->declBit(c+7348,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_4 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 reset", false,-1);
        vcdp->declBit(c+45330,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_enq_ready", false,-1);
        vcdp->declBit(c+7244,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7245,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_deq_ready", false,-1);
        vcdp->declBit(c+45331,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_deq_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__188(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+45332,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45333,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45334,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45528+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45332,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7349,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45529+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45333,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7349,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45530+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45334,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7349,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45331,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 maybe_full", false,-1);
        vcdp->declBit(c+45330,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 empty", false,-1);
        vcdp->declBit(c+7350,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 do_enq", false,-1);
        vcdp->declBit(c+7351,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_5 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 reset", false,-1);
        vcdp->declBit(c+45335,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_enq_ready", false,-1);
        vcdp->declBit(c+7246,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7247,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_deq_ready", false,-1);
        vcdp->declBit(c+45336,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_deq_valid", false,-1);
        vcdp->declBus(c+45337,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45338,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45339,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45531+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45337,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7352,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45532+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45338,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7352,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45533+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45339,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7352,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45336,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 maybe_full", false,-1);
        vcdp->declBit(c+45335,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 empty", false,-1);
        vcdp->declBit(c+7353,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 do_enq", false,-1);
        vcdp->declBit(c+7354,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_6 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 reset", false,-1);
        vcdp->declBit(c+45340,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_enq_ready", false,-1);
        vcdp->declBit(c+7248,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7249,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_deq_ready", false,-1);
        vcdp->declBit(c+45341,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_deq_valid", false,-1);
        vcdp->declBus(c+45342,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45343,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45344,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45534+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45342,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7355,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45535+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45343,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7355,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45536+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__189(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45344,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7355,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45341,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 maybe_full", false,-1);
        vcdp->declBit(c+45340,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 empty", false,-1);
        vcdp->declBit(c+7356,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 do_enq", false,-1);
        vcdp->declBit(c+7357,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_7 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 reset", false,-1);
        vcdp->declBit(c+45345,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_enq_ready", false,-1);
        vcdp->declBit(c+7250,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7251,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_deq_ready", false,-1);
        vcdp->declBit(c+45346,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_deq_valid", false,-1);
        vcdp->declBus(c+45347,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45348,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45349,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45537+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45347,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7358,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45538+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45348,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7358,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45539+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45349,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7358,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45346,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 maybe_full", false,-1);
        vcdp->declBit(c+45345,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 empty", false,-1);
        vcdp->declBit(c+7359,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 do_enq", false,-1);
        vcdp->declBit(c+7360,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_8 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 reset", false,-1);
        vcdp->declBit(c+45350,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_enq_ready", false,-1);
        vcdp->declBit(c+7252,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7253,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_deq_ready", false,-1);
        vcdp->declBit(c+45351,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_deq_valid", false,-1);
        vcdp->declBus(c+45352,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45353,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45354,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45540+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45352,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7361,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45541+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45353,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7361,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45542+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45354,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7361,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45351,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 maybe_full", false,-1);
        vcdp->declBit(c+45350,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 empty", false,-1);
        vcdp->declBit(c+7362,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 do_enq", false,-1);
        vcdp->declBit(c+7363,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_9 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 reset", false,-1);
        vcdp->declBit(c+45355,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_enq_ready", false,-1);
        vcdp->declBit(c+7254,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7255,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_deq_ready", false,-1);
        vcdp->declBit(c+45356,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_deq_valid", false,-1);
        vcdp->declBus(c+45357,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45358,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__190(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+45359,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45543+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45357,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7364,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45544+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45358,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7364,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45545+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45359,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7364,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45356,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 maybe_full", false,-1);
        vcdp->declBit(c+45355,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 empty", false,-1);
        vcdp->declBit(c+7365,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 do_enq", false,-1);
        vcdp->declBit(c+7366,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_10 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 reset", false,-1);
        vcdp->declBit(c+45360,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_enq_ready", false,-1);
        vcdp->declBit(c+7256,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7257,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_deq_ready", false,-1);
        vcdp->declBit(c+45361,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_deq_valid", false,-1);
        vcdp->declBus(c+45362,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45363,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45364,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45546+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45362,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7367,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45547+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45363,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7367,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45548+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45364,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7367,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45361,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 maybe_full", false,-1);
        vcdp->declBit(c+45360,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 empty", false,-1);
        vcdp->declBit(c+7368,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 do_enq", false,-1);
        vcdp->declBit(c+7369,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_11 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 reset", false,-1);
        vcdp->declBit(c+45365,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_enq_ready", false,-1);
        vcdp->declBit(c+7258,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7259,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_deq_ready", false,-1);
        vcdp->declBit(c+45366,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_deq_valid", false,-1);
        vcdp->declBus(c+45367,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45368,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45369,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45549+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45367,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7370,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45550+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45368,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7370,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45551+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45369,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__191(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7370,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45366,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 maybe_full", false,-1);
        vcdp->declBit(c+45365,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 empty", false,-1);
        vcdp->declBit(c+7371,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 do_enq", false,-1);
        vcdp->declBit(c+7372,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_12 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 reset", false,-1);
        vcdp->declBit(c+45370,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_enq_ready", false,-1);
        vcdp->declBit(c+7260,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7261,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_deq_ready", false,-1);
        vcdp->declBit(c+45371,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_deq_valid", false,-1);
        vcdp->declBus(c+45372,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45373,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45374,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45552+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45372,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7373,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45553+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45373,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7373,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45554+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45374,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7373,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45371,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 maybe_full", false,-1);
        vcdp->declBit(c+45370,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 empty", false,-1);
        vcdp->declBit(c+7374,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 do_enq", false,-1);
        vcdp->declBit(c+7375,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_13 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 reset", false,-1);
        vcdp->declBit(c+45375,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_enq_ready", false,-1);
        vcdp->declBit(c+7262,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7263,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_deq_ready", false,-1);
        vcdp->declBit(c+45376,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_deq_valid", false,-1);
        vcdp->declBus(c+45377,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45378,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45379,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45555+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45377,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7376,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45556+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45378,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7376,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45557+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45379,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7376,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45376,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 maybe_full", false,-1);
        vcdp->declBit(c+45375,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 empty", false,-1);
        vcdp->declBit(c+7377,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 do_enq", false,-1);
        vcdp->declBit(c+7378,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_14 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 reset", false,-1);
        vcdp->declBit(c+45380,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_enq_ready", false,-1);
        vcdp->declBit(c+7264,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7265,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_deq_ready", false,-1);
        vcdp->declBit(c+45381,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_deq_valid", false,-1);
        vcdp->declBus(c+45382,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45383,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45384,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45558+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
    }
}

void VTestHarness::traceInitThis__192(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45382,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7379,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45559+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45383,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7379,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45560+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45384,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7379,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45381,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 maybe_full", false,-1);
        vcdp->declBit(c+45380,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 empty", false,-1);
        vcdp->declBit(c+7380,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 do_enq", false,-1);
        vcdp->declBit(c+7381,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_15 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 reset", false,-1);
        vcdp->declBit(c+7266,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_enq_ready", false,-1);
        vcdp->declBit(c+7267,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7268,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_deq_ready", false,-1);
        vcdp->declBit(c+7269,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_deq_valid", false,-1);
        vcdp->declBus(c+45385,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45386,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45387,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45561+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45563,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45385,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+45564,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7382,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45565+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45563,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45386,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+45564,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7382,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+45567+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45563,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45387,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+45564,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7382,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45564,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 enq_ptr_value", false,-1);
        vcdp->declBit(c+45563,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 deq_ptr_value", false,-1);
        vcdp->declBit(c+45569,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 maybe_full", false,-1);
        vcdp->declBit(c+7383,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 ptr_match", false,-1);
        vcdp->declBit(c+7384,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 empty", false,-1);
        vcdp->declBit(c+7385,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 full", false,-1);
        vcdp->declBit(c+7386,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 do_enq", false,-1);
        vcdp->declBit(c+7387,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_16 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 reset", false,-1);
        vcdp->declBit(c+7270,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_enq_ready", false,-1);
        vcdp->declBit(c+7271,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7272,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_deq_ready", false,-1);
        vcdp->declBit(c+7273,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_deq_valid", false,-1);
        vcdp->declBus(c+45388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45570+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45572,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+45573,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45574+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45572,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+45573,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+45576+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__193(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+45572,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+45573,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45573,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 enq_ptr_value", false,-1);
        vcdp->declBit(c+45572,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 deq_ptr_value", false,-1);
        vcdp->declBit(c+45578,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 maybe_full", false,-1);
        vcdp->declBit(c+7389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 ptr_match", false,-1);
        vcdp->declBit(c+7390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 empty", false,-1);
        vcdp->declBit(c+7391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 full", false,-1);
        vcdp->declBit(c+7392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 do_enq", false,-1);
        vcdp->declBit(c+7393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_17 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 reset", false,-1);
        vcdp->declBit(c+7274,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_enq_ready", false,-1);
        vcdp->declBit(c+7275,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7276,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_deq_ready", false,-1);
        vcdp->declBit(c+7277,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_deq_valid", false,-1);
        vcdp->declBus(c+45391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45579+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45581,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+45582,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45583+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45581,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+45582,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+45585+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45581,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+45582,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45582,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 enq_ptr_value", false,-1);
        vcdp->declBit(c+45581,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 deq_ptr_value", false,-1);
        vcdp->declBit(c+45587,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 maybe_full", false,-1);
        vcdp->declBit(c+7395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 ptr_match", false,-1);
        vcdp->declBit(c+7396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 empty", false,-1);
        vcdp->declBit(c+7397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 full", false,-1);
        vcdp->declBit(c+7398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 do_enq", false,-1);
        vcdp->declBit(c+7399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_18 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 reset", false,-1);
        vcdp->declBit(c+7278,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_enq_ready", false,-1);
        vcdp->declBit(c+7279,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7280,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_deq_ready", false,-1);
        vcdp->declBit(c+7281,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_deq_valid", false,-1);
        vcdp->declBus(c+45394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45588+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45590,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+45591,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+45592+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45590,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+45591,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+45594+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+45590,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+45591,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45591,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 enq_ptr_value", false,-1);
        vcdp->declBit(c+45590,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 deq_ptr_value", false,-1);
        vcdp->declBit(c+45596,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 maybe_full", false,-1);
        vcdp->declBit(c+7401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 ptr_match", false,-1);
        vcdp->declBit(c+7402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 empty", false,-1);
        vcdp->declBit(c+7403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 full", false,-1);
        vcdp->declBit(c+7404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 do_enq", false,-1);
    }
}

void VTestHarness::traceInitThis__194(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_19 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 reset", false,-1);
        vcdp->declBit(c+45397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_enq_ready", false,-1);
        vcdp->declBit(c+7282,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7283,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_deq_ready", false,-1);
        vcdp->declBit(c+45398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_deq_valid", false,-1);
        vcdp->declBus(c+45399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45597+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45598+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45599+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 maybe_full", false,-1);
        vcdp->declBit(c+45397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 empty", false,-1);
        vcdp->declBit(c+7407,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 do_enq", false,-1);
        vcdp->declBit(c+7408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_20 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 reset", false,-1);
        vcdp->declBit(c+45402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_enq_ready", false,-1);
        vcdp->declBit(c+7284,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7285,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_deq_ready", false,-1);
        vcdp->declBit(c+45403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_deq_valid", false,-1);
        vcdp->declBus(c+45404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45600+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7409,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45601+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7409,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45602+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7409,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 maybe_full", false,-1);
        vcdp->declBit(c+45402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 empty", false,-1);
        vcdp->declBit(c+7410,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 do_enq", false,-1);
        vcdp->declBit(c+7411,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_21 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 reset", false,-1);
        vcdp->declBit(c+45407,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_enq_ready", false,-1);
        vcdp->declBit(c+7286,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7287,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_deq_ready", false,-1);
        vcdp->declBit(c+45408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_deq_valid", false,-1);
        vcdp->declBus(c+45409,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45410,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45411,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45603+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45409,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7412,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__195(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45604+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45410,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7412,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45605+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45411,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7412,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 maybe_full", false,-1);
        vcdp->declBit(c+45407,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 empty", false,-1);
        vcdp->declBit(c+7413,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 do_enq", false,-1);
        vcdp->declBit(c+7414,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_22 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 reset", false,-1);
        vcdp->declBit(c+45412,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_enq_ready", false,-1);
        vcdp->declBit(c+7288,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7289,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_deq_ready", false,-1);
        vcdp->declBit(c+45413,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_deq_valid", false,-1);
        vcdp->declBus(c+45414,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45415,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45416,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45606+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45414,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7415,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45607+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45415,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7415,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45608+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45416,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7415,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45413,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 maybe_full", false,-1);
        vcdp->declBit(c+45412,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 empty", false,-1);
        vcdp->declBit(c+7416,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 do_enq", false,-1);
        vcdp->declBit(c+7417,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_23 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 reset", false,-1);
        vcdp->declBit(c+45417,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_enq_ready", false,-1);
        vcdp->declBit(c+7290,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7291,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_deq_ready", false,-1);
        vcdp->declBit(c+45418,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_deq_valid", false,-1);
        vcdp->declBus(c+45419,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45420,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45421,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45609+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45419,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7418,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45610+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45420,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7418,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45611+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45421,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7418,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45418,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 maybe_full", false,-1);
        vcdp->declBit(c+45417,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 empty", false,-1);
        vcdp->declBit(c+7419,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 do_enq", false,-1);
        vcdp->declBit(c+7420,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_24 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 clock", false,-1);
    }
}

void VTestHarness::traceInitThis__196(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 reset", false,-1);
        vcdp->declBit(c+45422,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_enq_ready", false,-1);
        vcdp->declBit(c+7292,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7293,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_deq_ready", false,-1);
        vcdp->declBit(c+45423,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_deq_valid", false,-1);
        vcdp->declBus(c+45424,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45425,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45426,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45612+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45424,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7421,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45613+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45425,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7421,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45614+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45426,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7421,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45423,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 maybe_full", false,-1);
        vcdp->declBit(c+45422,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 empty", false,-1);
        vcdp->declBit(c+7422,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 do_enq", false,-1);
        vcdp->declBit(c+7423,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_25 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 reset", false,-1);
        vcdp->declBit(c+45427,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_enq_ready", false,-1);
        vcdp->declBit(c+7294,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7295,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_deq_ready", false,-1);
        vcdp->declBit(c+45428,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_deq_valid", false,-1);
        vcdp->declBus(c+45429,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45430,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45431,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45615+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45429,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7424,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45616+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45430,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7424,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45617+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45431,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7424,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45428,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 maybe_full", false,-1);
        vcdp->declBit(c+45427,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 empty", false,-1);
        vcdp->declBit(c+7425,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 do_enq", false,-1);
        vcdp->declBit(c+7426,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_26 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 reset", false,-1);
        vcdp->declBit(c+45432,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_enq_ready", false,-1);
        vcdp->declBit(c+7296,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7297,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_deq_ready", false,-1);
        vcdp->declBit(c+45433,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_deq_valid", false,-1);
        vcdp->declBus(c+45434,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45435,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45436,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45618+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45434,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7427,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45619+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__197(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45435,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7427,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45620+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45436,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7427,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45433,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 maybe_full", false,-1);
        vcdp->declBit(c+45432,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 empty", false,-1);
        vcdp->declBit(c+7428,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 do_enq", false,-1);
        vcdp->declBit(c+7429,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_27 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 reset", false,-1);
        vcdp->declBit(c+45437,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_enq_ready", false,-1);
        vcdp->declBit(c+7298,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7299,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_deq_ready", false,-1);
        vcdp->declBit(c+45438,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_deq_valid", false,-1);
        vcdp->declBus(c+45439,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45440,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45441,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45621+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45439,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7430,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45622+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45440,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7430,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45623+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45441,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7430,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45438,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 maybe_full", false,-1);
        vcdp->declBit(c+45437,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 empty", false,-1);
        vcdp->declBit(c+7431,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 do_enq", false,-1);
        vcdp->declBit(c+7432,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_28 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 reset", false,-1);
        vcdp->declBit(c+45442,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_enq_ready", false,-1);
        vcdp->declBit(c+7300,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7301,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_deq_ready", false,-1);
        vcdp->declBit(c+45443,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_deq_valid", false,-1);
        vcdp->declBus(c+45444,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45445,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45446,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45624+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45444,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7433,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45625+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45445,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7433,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45626+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45446,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7433,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45443,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 maybe_full", false,-1);
        vcdp->declBit(c+45442,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 empty", false,-1);
        vcdp->declBit(c+7434,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 do_enq", false,-1);
        vcdp->declBit(c+7435,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_29 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 reset", false,-1);
        vcdp->declBit(c+45447,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_enq_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__198(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7302,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7303,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_deq_ready", false,-1);
        vcdp->declBit(c+45448,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_deq_valid", false,-1);
        vcdp->declBus(c+45449,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45450,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45451,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45627+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45449,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7436,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45628+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45450,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7436,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45629+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45451,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7436,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45448,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 maybe_full", false,-1);
        vcdp->declBit(c+45447,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 empty", false,-1);
        vcdp->declBit(c+7437,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 do_enq", false,-1);
        vcdp->declBit(c+7438,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_30 do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 reset", false,-1);
        vcdp->declBit(c+45452,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_enq_ready", false,-1);
        vcdp->declBit(c+7304,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_enq_valid", false,-1);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        vcdp->declBit(c+7305,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_deq_ready", false,-1);
        vcdp->declBit(c+45453,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_deq_valid", false,-1);
        vcdp->declBus(c+45454,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+45455,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45456,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45630+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45454,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7439,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45631+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45455,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7439,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45632+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45456,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7439,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        vcdp->declBit(c+45453,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 maybe_full", false,-1);
        vcdp->declBit(c+45452,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 empty", false,-1);
        vcdp->declBit(c+7440,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 do_enq", false,-1);
        vcdp->declBit(c+7441,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4yank QueueCompatibility_31 do_deq", false,-1);
        vcdp->declBit(c+7214,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_ready", false,-1);
        vcdp->declBit(c+7215,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_aw_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_b_valid", false,-1);
        vcdp->declBus(c+45311,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_b_bits_id", false,-1, 4,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_b_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7219,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_b_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7220,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_b_bits_echo_tl_state_source", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__199(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7221,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_ready", false,-1);
        vcdp->declBit(c+7222,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_ar_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_r_valid", false,-1);
        vcdp->declBus(c+45312,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_r_bits_id", false,-1, 4,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_r_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7223,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_r_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7224,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_r_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_in_r_bits_last", false,-1);
        vcdp->declBit(c+7214,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_ready", false,-1);
        vcdp->declBit(c+7215,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_aw_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_b_valid", false,-1);
        vcdp->declBus(c+40395,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_b_bits_id", false,-1, 3,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_b_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7219,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_b_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7220,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_b_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45309,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_b_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+7221,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_ready", false,-1);
        vcdp->declBit(c+7222,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_valid", false,-1);
        vcdp->declBus(c+1397,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_id", false,-1, 3,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7218,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_ar_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_r_valid", false,-1);
        vcdp->declBus(c+40399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_r_bits_id", false,-1, 3,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_r_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7223,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_r_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7224,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_r_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+45310,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_r_bits_echo_extra_id", false,-1);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 axi4index auto_out_r_bits_last", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 reset", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7214,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_ready", false,-1);
        vcdp->declBit(c+7215,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_qos", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__200(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_aw_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_w_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_w_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_w_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_w_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_w_bits_last", false,-1);
        vcdp->declBit(c+1406,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_b_ready", false,-1);
        vcdp->declBit(c+40394,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_b_valid", false,-1);
        vcdp->declBus(c+45311,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_b_bits_id", false,-1, 4,0);
        vcdp->declBus(c+40396,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_b_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7219,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_b_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7220,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_b_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7221,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_ready", false,-1);
        vcdp->declBit(c+7222,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_ar_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+1408,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_r_ready", false,-1);
        vcdp->declBit(c+40398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_r_valid", false,-1);
        vcdp->declBus(c+45312,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_r_bits_id", false,-1, 4,0);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_r_bits_data", false,-1, 63,0);
        vcdp->declBus(c+40402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_r_bits_resp", false,-1, 1,0);
        vcdp->declBus(c+7223,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_r_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7224,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_r_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+40403,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 auto_out_r_bits_last", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_reset", false,-1);
        vcdp->declBit(c+7442,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+7443,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7444,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7445,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+7446,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_reset", false,-1);
        vcdp->declBit(c+45633,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_enq_ready", false,-1);
        vcdp->declBit(c+7447,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_enq_valid", false,-1);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+7448,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_enq_bits_last", false,-1);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_deq_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_deq_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq_io_deq_bits_last", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_reset", false,-1);
        vcdp->declBit(c+45634,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        vcdp->declBit(c+7449,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        vcdp->declBus(c+7450,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+7451,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        vcdp->declBus(c+7452,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7453,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        vcdp->declBit(c+7454,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        vcdp->declBit(c+7455,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7456,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_isPut", false,-1);
        vcdp->declBit(c+45635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_20", false,-1);
        vcdp->declBit(c+45636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_19", false,-1);
        vcdp->declBit(c+45637,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_19", false,-1);
        vcdp->declBit(c+45638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_18", false,-1);
        vcdp->declBit(c+45639,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_18", false,-1);
        vcdp->declBit(c+45640,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_17", false,-1);
        vcdp->declBit(c+45641,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_17", false,-1);
        vcdp->declBit(c+45642,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_16", false,-1);
        vcdp->declBit(c+45643,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_16", false,-1);
        vcdp->declBit(c+45644,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_15", false,-1);
        vcdp->declBit(c+45645,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_15", false,-1);
    }
}

void VTestHarness::traceInitThis__201(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+45646,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_14", false,-1);
        vcdp->declBit(c+45647,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_14", false,-1);
        vcdp->declBit(c+45648,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_13", false,-1);
        vcdp->declBit(c+45649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_13", false,-1);
        vcdp->declBit(c+45650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_12", false,-1);
        vcdp->declBit(c+45651,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_12", false,-1);
        vcdp->declBit(c+45652,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_11", false,-1);
        vcdp->declBit(c+45653,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_11", false,-1);
        vcdp->declBit(c+45654,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_10", false,-1);
        vcdp->declBit(c+45655,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_10", false,-1);
        vcdp->declBit(c+45656,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_9", false,-1);
        vcdp->declBit(c+45657,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_9", false,-1);
        vcdp->declBit(c+45658,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_8", false,-1);
        vcdp->declBit(c+45659,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_8", false,-1);
        vcdp->declBit(c+45660,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_7", false,-1);
        vcdp->declBit(c+45661,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_7", false,-1);
        vcdp->declBit(c+45662,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_6", false,-1);
        vcdp->declBit(c+45663,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_6", false,-1);
        vcdp->declBit(c+45664,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_5", false,-1);
        vcdp->declBit(c+45665,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_5", false,-1);
        vcdp->declBit(c+45666,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_4", false,-1);
        vcdp->declBit(c+45667,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_4", false,-1);
        vcdp->declBit(c+45668,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_3", false,-1);
        vcdp->declBit(c+45669,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_3", false,-1);
        vcdp->declBit(c+45670,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_2", false,-1);
        vcdp->declBit(c+45671,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_2", false,-1);
        vcdp->declBit(c+45672,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle_1", false,-1);
        vcdp->declBit(c+45673,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 count_1", false,-1);
        vcdp->declBit(c+45674,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 idle", false,-1);
        vcdp->declBus(c+45675,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 counter", false,-1, 2,0);
        vcdp->declBit(c+45676,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_first", false,-1);
        vcdp->declBit(c+7457,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 stall", false,-1);
        vcdp->declBit(c+45677,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 doneAW", false,-1);
        vcdp->declBit(c+45634,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 out_arw_ready", false,-1);
        vcdp->declBit(c+45633,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 out_w_ready", false,-1);
        vcdp->declBit(c+7458,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 bundleIn_0_a_ready", false,-1);
        vcdp->declBus(c+7028,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 beats1_decode", false,-1, 2,0);
        vcdp->declBus(c+7459,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 beats1", false,-1, 2,0);
        vcdp->declBus(c+45678,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 counter1", false,-1, 2,0);
        vcdp->declBit(c+7460,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_last", false,-1);
        vcdp->declBit(c+7456,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_bits_wen", false,-1);
        vcdp->declBit(c+7455,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_valid", false,-1);
        vcdp->declBus(c+7461,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 out_arw_bits_id", false,-1, 4,0);
        vcdp->declBit(c+7462,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 out_arw_valid", false,-1);
        vcdp->declBit(c+45679,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 r_holds_d", false,-1);
        vcdp->declBus(c+45680,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 b_delay", false,-1, 2,0);
        vcdp->declBit(c+7463,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 r_wins", false,-1);
        vcdp->declBit(c+7464,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 bundleOut_0_r_ready", false,-1);
        vcdp->declBit(c+7465,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 bundleOut_0_b_ready", false,-1);
        vcdp->declBit(c+7466,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 bundleIn_0_d_valid", false,-1);
        vcdp->declBit(c+45681,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 r_first", false,-1);
        vcdp->declBit(c+45682,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 r_denied_r", false,-1);
        vcdp->declBit(c+45683,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 r_corrupt", false,-1);
        vcdp->declBit(c+45684,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 b_denied", false,-1);
        vcdp->declBit(c+7467,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 r_d_corrupt", false,-1);
        vcdp->declBus(c+7468,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 r_d_size", false,-1, 2,0);
        vcdp->declBus(c+7469,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 b_d_size", false,-1, 2,0);
        vcdp->declBit(c+7470,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_0", false,-1);
        vcdp->declBit(c+7471,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_1", false,-1);
        vcdp->declBit(c+7472,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_2", false,-1);
        vcdp->declBit(c+7473,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_3", false,-1);
        vcdp->declBit(c+7474,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_4", false,-1);
        vcdp->declBit(c+7475,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_5", false,-1);
        vcdp->declBit(c+7476,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_6", false,-1);
        vcdp->declBit(c+7477,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_7", false,-1);
        vcdp->declBit(c+7478,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_8", false,-1);
        vcdp->declBit(c+7479,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_9", false,-1);
        vcdp->declBit(c+7480,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_10", false,-1);
        vcdp->declBit(c+7481,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_11", false,-1);
        vcdp->declBit(c+7482,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_12", false,-1);
        vcdp->declBit(c+7483,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_13", false,-1);
        vcdp->declBit(c+7484,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_14", false,-1);
        vcdp->declBit(c+7485,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_15", false,-1);
        vcdp->declBit(c+7486,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_16", false,-1);
        vcdp->declBit(c+7487,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_17", false,-1);
        vcdp->declBit(c+7488,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_18", false,-1);
        vcdp->declBit(c+7489,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 a_sel_19", false,-1);
        vcdp->declBus(c+7490,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        vcdp->declBit(c+7491,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_0", false,-1);
        vcdp->declBit(c+7492,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_1", false,-1);
        vcdp->declBit(c+7493,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_2", false,-1);
        vcdp->declBit(c+7494,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_3", false,-1);
        vcdp->declBit(c+7495,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_4", false,-1);
        vcdp->declBit(c+7496,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_5", false,-1);
        vcdp->declBit(c+7497,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_6", false,-1);
        vcdp->declBit(c+7498,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_7", false,-1);
        vcdp->declBit(c+7499,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_8", false,-1);
        vcdp->declBit(c+7500,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_9", false,-1);
        vcdp->declBit(c+7501,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_10", false,-1);
        vcdp->declBit(c+7502,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_11", false,-1);
        vcdp->declBit(c+7503,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_12", false,-1);
        vcdp->declBit(c+7504,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_13", false,-1);
        vcdp->declBit(c+7505,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_14", false,-1);
        vcdp->declBit(c+7506,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_15", false,-1);
        vcdp->declBit(c+7507,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_16", false,-1);
        vcdp->declBit(c+7508,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_17", false,-1);
        vcdp->declBit(c+7509,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_18", false,-1);
        vcdp->declBit(c+7510,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_sel_19", false,-1);
        vcdp->declBit(c+7511,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 d_last", false,-1);
        vcdp->declBit(c+7512,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc", false,-1);
        vcdp->declBit(c+7513,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec", false,-1);
    }
}

void VTestHarness::traceInitThis__202(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7514,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_1", false,-1);
        vcdp->declBit(c+7515,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_1", false,-1);
        vcdp->declBit(c+7516,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_2", false,-1);
        vcdp->declBit(c+7517,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_2", false,-1);
        vcdp->declBit(c+7518,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_3", false,-1);
        vcdp->declBit(c+7519,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_3", false,-1);
        vcdp->declBit(c+7520,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_4", false,-1);
        vcdp->declBit(c+7521,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_4", false,-1);
        vcdp->declBit(c+7522,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_5", false,-1);
        vcdp->declBit(c+7523,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_5", false,-1);
        vcdp->declBit(c+7524,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_6", false,-1);
        vcdp->declBit(c+7525,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_6", false,-1);
        vcdp->declBit(c+7526,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_7", false,-1);
        vcdp->declBit(c+7527,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_7", false,-1);
        vcdp->declBit(c+7528,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_8", false,-1);
        vcdp->declBit(c+7529,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_8", false,-1);
        vcdp->declBit(c+7530,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_9", false,-1);
        vcdp->declBit(c+7531,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_9", false,-1);
        vcdp->declBit(c+7532,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_10", false,-1);
        vcdp->declBit(c+7533,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_10", false,-1);
        vcdp->declBit(c+7534,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_11", false,-1);
        vcdp->declBit(c+7535,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_11", false,-1);
        vcdp->declBit(c+7536,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_12", false,-1);
        vcdp->declBit(c+7537,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_12", false,-1);
        vcdp->declBit(c+7538,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_13", false,-1);
        vcdp->declBit(c+7539,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_13", false,-1);
        vcdp->declBit(c+7540,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_14", false,-1);
        vcdp->declBit(c+7541,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_14", false,-1);
        vcdp->declBit(c+7542,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_15", false,-1);
        vcdp->declBit(c+7543,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_15", false,-1);
        vcdp->declBit(c+7544,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_16", false,-1);
        vcdp->declBit(c+7545,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_16", false,-1);
        vcdp->declBit(c+7546,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_17", false,-1);
        vcdp->declBit(c+7547,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_17", false,-1);
        vcdp->declBit(c+7548,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_18", false,-1);
        vcdp->declBit(c+7549,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_18", false,-1);
        vcdp->declBit(c+7550,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 inc_19", false,-1);
        vcdp->declBit(c+7551,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 dec_19", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor reset", false,-1);
        vcdp->declBit(c+7442,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+7443,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7444,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7445,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+7446,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+84,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+85,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+6989,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+6990,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor is_aligned", false,-1);
        vcdp->declBus(c+6991,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+6992,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+6993,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_size", false,-1);
        vcdp->declBit(c+6994,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_bit", false,-1);
        vcdp->declBit(c+6995,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_nbit", false,-1);
        vcdp->declBit(c+7552,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc", false,-1);
        vcdp->declBit(c+7553,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_1", false,-1);
        vcdp->declBit(c+6998,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_size_1", false,-1);
        vcdp->declBit(c+6999,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_bit_1", false,-1);
        vcdp->declBit(c+7000,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+7554,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_2", false,-1);
        vcdp->declBit(c+7555,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_2", false,-1);
        vcdp->declBit(c+7556,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_3", false,-1);
        vcdp->declBit(c+7557,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_3", false,-1);
        vcdp->declBit(c+7558,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_4", false,-1);
        vcdp->declBit(c+7559,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_4", false,-1);
        vcdp->declBit(c+7560,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_5", false,-1);
        vcdp->declBit(c+7561,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_size_2", false,-1);
        vcdp->declBit(c+7009,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_bit_2", false,-1);
        vcdp->declBit(c+7010,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+7562,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_6", false,-1);
        vcdp->declBit(c+7563,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_6", false,-1);
        vcdp->declBit(c+7564,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_7", false,-1);
        vcdp->declBit(c+7565,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_7", false,-1);
        vcdp->declBit(c+7566,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_8", false,-1);
        vcdp->declBit(c+7567,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_8", false,-1);
        vcdp->declBit(c+7568,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_9", false,-1);
        vcdp->declBit(c+7569,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_9", false,-1);
        vcdp->declBit(c+7570,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_10", false,-1);
        vcdp->declBit(c+7571,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_10", false,-1);
        vcdp->declBit(c+7572,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_11", false,-1);
        vcdp->declBit(c+7573,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_11", false,-1);
        vcdp->declBit(c+7574,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_12", false,-1);
        vcdp->declBit(c+7575,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_12", false,-1);
        vcdp->declBit(c+7576,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_eq_13", false,-1);
        vcdp->declBit(c+7577,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask_acc_13", false,-1);
        vcdp->declBus(c+7578,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor mask", false,-1, 7,0);
        vcdp->declBus(c+7028,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45685,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_first_counter", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__203(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+45686,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45687,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_first", false,-1);
        vcdp->declBus(c+45688,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+45689,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor param", false,-1, 2,0);
        vcdp->declBus(c+45690,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor size", false,-1, 2,0);
        vcdp->declBus(c+45691,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor source", false,-1, 4,0);
        vcdp->declBus(c+45692,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor address", false,-1, 31,0);
        vcdp->declBus(c+7579,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+6977,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45693,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45694,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45695,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first", false,-1);
        vcdp->declBus(c+45696,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+45697,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+45698,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor source_1", false,-1, 4,0);
        vcdp->declBit(c+45699,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor denied", false,-1);
        vcdp->declBus(c+45700,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor inflight", false,-1, 19,0);
        vcdp->declArray(c+45701,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor inflight_opcodes", false,-1, 79,0);
        vcdp->declArray(c+45704,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor inflight_sizes", false,-1, 79,0);
        vcdp->declBus(c+45707,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45708,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45709,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_first_1", false,-1);
        vcdp->declBus(c+45710,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45711,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45712,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_1", false,-1);
        vcdp->declBus(c+7580,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+7581,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+7582,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+7583,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+7584,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7585,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_set_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7586,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_clr_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7587,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_set", false,-1, 19,0);
        vcdp->declBus(c+7588,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_clr", false,-1, 19,0);
        vcdp->declArray(c+7589,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_opcodes_set", false,-1, 79,0);
        vcdp->declArray(c+7592,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_opcodes_clr", false,-1, 79,0);
        vcdp->declArray(c+7595,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor a_sizes_set", false,-1, 79,0);
        vcdp->declBus(c+45713,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+45714,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor inflight_1", false,-1, 19,0);
        vcdp->declArray(c+45715,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor inflight_sizes_1", false,-1, 79,0);
        vcdp->declBus(c+45718,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+45719,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+45720,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_first_2", false,-1);
        vcdp->declBus(c+7598,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7599,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_clr_1", false,-1, 19,0);
        vcdp->declArray(c+7600,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor d_opcodes_clr_1", false,-1, 79,0);
        vcdp->declBus(c+45721,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+84,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+84,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+85,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+85,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq reset", false,-1);
        vcdp->declBit(c+45633,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_enq_ready", false,-1);
        vcdp->declBit(c+7447,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_enq_valid", false,-1);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+7448,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_enq_bits_last", false,-1);
        vcdp->declBit(c+40393,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_deq_ready", false,-1);
        vcdp->declBit(c+1401,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_deq_valid", false,-1);
        vcdp->declQuad(c+1402,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        vcdp->declBus(c+1404,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        vcdp->declBit(c+1405,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declQuad(c+45722+i*2,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+45724,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+7603,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45726+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_strb_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        vcdp->declBit(c+7603,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45728+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_last", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_last_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45729,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7448,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_last_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_last_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_last_MPORT_mask", false,-1);
        vcdp->declBit(c+7603,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq ram_last_MPORT_en", false,-1);
        vcdp->declBit(c+45730,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq maybe_full", false,-1);
        vcdp->declBit(c+45633,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq empty", false,-1);
        vcdp->declBit(c+7603,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq do_enq", false,-1);
        vcdp->declBit(c+7604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 deq do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq reset", false,-1);
        vcdp->declBit(c+45634,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        vcdp->declBit(c+7449,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_enq_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__204(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+7450,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+7451,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        vcdp->declBus(c+7452,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7453,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        vcdp->declBit(c+7454,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        vcdp->declBit(c+7455,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        vcdp->declBus(c+7225,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        vcdp->declBus(c+1398,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        vcdp->declBus(c+1399,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        vcdp->declBus(c+1400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+40388,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        vcdp->declBit(c+40389,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_lock", false,-1);
        vcdp->declBus(c+40390,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_cache", false,-1, 3,0);
        vcdp->declBus(c+40391,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_prot", false,-1, 2,0);
        vcdp->declBus(c+40392,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_qos", false,-1, 3,0);
        vcdp->declBus(c+7216,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        vcdp->declBus(c+7217,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 4,0);
        vcdp->declBit(c+7456,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45731+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45732,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7450,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45733+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45734,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45735+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45736,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+7451,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45737+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45738,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+7452,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45739+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45740,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+69914,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45741+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_lock", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_lock_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_lock_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45742,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_lock_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_lock_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_lock_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_lock_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_lock_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45743+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_cache", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_cache_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_cache_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45744,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_cache_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_cache_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_cache_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_cache_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_cache_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45745+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_prot", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_prot_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_prot_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45746,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_prot_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69916,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_prot_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_prot_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_prot_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_prot_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45747+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_qos", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_qos_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_qos_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45748,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_qos_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+69915,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_qos_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_qos_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_qos_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_qos_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45749+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45750,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7453,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__205(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+45751+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45752,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+45753+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45754,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        vcdp->declBit(c+45755,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq maybe_full", false,-1);
        vcdp->declBit(c+45634,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq empty", false,-1);
        vcdp->declBit(c+7605,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq do_enq", false,-1);
        vcdp->declBit(c+7606,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 tl2axi4 queue_arw_deq do_deq", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+6947,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_ready", false,-1);
        vcdp->declBit(c+6948,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+6949,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_ready", false,-1);
        vcdp->declBit(c+6950,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_valid", false,-1);
        vcdp->declBus(c+6951,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+6952,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6953,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+6954,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40400,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+6955,"TestHarness chiptop system subsystem_mbus coupler_to_memory_controller_port_named_axi4 widget auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem reset", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tlserial_manager_crossing_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_bits_data", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__206(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem auto_tl_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_reset", false,-1);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker reset", false,-1);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_bits_source", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__207(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1628,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_ready", false,-1);
        vcdp->declBit(c+1629,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1633,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1644,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_reset", false,-1);
        vcdp->declBit(c+7607,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor_io_in_d_bits_corrupt", false,-1);
        {int i; for (i=0; i<16; i++) {
                vcdp->declBus(c+45756+i*1,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker sourceIdMap", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker sourceIdMap_bundleIn_0_d_bits_source_MPORT_en", false,-1);
        vcdp->declBus(c+1644,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker sourceIdMap_bundleIn_0_d_bits_source_MPORT_addr", false,-1, 3,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker sourceIdMap_bundleIn_0_d_bits_source_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker sourceIdMap_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+7608,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker sourceIdMap_MPORT_addr", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker sourceIdMap_MPORT_mask", false,-1);
        vcdp->declBit(c+7609,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker sourceIdMap_MPORT_en", false,-1);
        vcdp->declBus(c+45772,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker allocated", false,-1, 15,0);
        vcdp->declBus(c+7610,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFreeOH", false,-1, 16,0);
        vcdp->declBit(c+7611,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFree_hi", false,-1);
        vcdp->declBus(c+7612,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFree_lo", false,-1, 15,0);
        vcdp->declBus(c+7613,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFree_hi_1", false,-1, 7,0);
        vcdp->declBus(c+7614,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFree_lo_1", false,-1, 7,0);
        vcdp->declBus(c+7615,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFree_hi_2", false,-1, 3,0);
        vcdp->declBus(c+7616,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFree_lo_2", false,-1, 3,0);
        vcdp->declBus(c+7617,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFree_hi_3", false,-1, 1,0);
        vcdp->declBus(c+7618,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFree_lo_3", false,-1, 1,0);
        vcdp->declBus(c+7619,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker nextFree", false,-1, 4,0);
        vcdp->declBit(c+45773,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker full", false,-1);
        vcdp->declBus(c+45774,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker a_first_counter", false,-1, 2,0);
        vcdp->declBit(c+45775,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker a_first", false,-1);
        vcdp->declBit(c+7620,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker block", false,-1);
        vcdp->declBit(c+7621,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker bundleIn_0_a_ready", false,-1);
        vcdp->declBus(c+7028,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45776,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker a_first_counter1", false,-1, 2,0);
        vcdp->declBus(c+6979,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker d_last_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+6980,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker d_last_beats1_opdata", false,-1);
        vcdp->declBus(c+6981,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker d_last_beats1", false,-1, 2,0);
        vcdp->declBus(c+45777,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker d_last_counter", false,-1, 2,0);
        vcdp->declBus(c+45778,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker d_last_counter1", false,-1, 2,0);
        vcdp->declBit(c+45779,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker d_last_first", false,-1);
        vcdp->declBit(c+7622,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker d_last", false,-1);
        vcdp->declBit(c+7623,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker d_last_done", false,-1);
        vcdp->declBus(c+45780,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker bundleOut_0_a_bits_source_r", false,-1, 4,0);
        vcdp->declBus(c+7624,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker alloc_id", false,-1, 16,0);
        vcdp->declBus(c+7625,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker free_id", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor clock", false,-1);
        vcdp->declBit(c+68604,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor reset", false,-1);
        vcdp->declBit(c+7607,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_d_bits_denied", false,-1);
    }
}

void VTestHarness::traceInitThis__208(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+86,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+87,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+6989,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+7157,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor is_aligned", false,-1);
        vcdp->declBus(c+6991,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+6992,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+6993,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_size", false,-1);
        vcdp->declBit(c+7158,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_bit", false,-1);
        vcdp->declBit(c+7159,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_nbit", false,-1);
        vcdp->declBit(c+7626,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc", false,-1);
        vcdp->declBit(c+7627,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_1", false,-1);
        vcdp->declBit(c+6998,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_size_1", false,-1);
        vcdp->declBit(c+7162,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_bit_1", false,-1);
        vcdp->declBit(c+7163,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+7628,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_2", false,-1);
        vcdp->declBit(c+7629,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_2", false,-1);
        vcdp->declBit(c+7630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_3", false,-1);
        vcdp->declBit(c+7631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_3", false,-1);
        vcdp->declBit(c+7632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_4", false,-1);
        vcdp->declBit(c+7633,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_4", false,-1);
        vcdp->declBit(c+7634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_5", false,-1);
        vcdp->declBit(c+7635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_size_2", false,-1);
        vcdp->declBit(c+7172,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_bit_2", false,-1);
        vcdp->declBit(c+7173,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+7636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_6", false,-1);
        vcdp->declBit(c+7637,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_6", false,-1);
        vcdp->declBit(c+7638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_7", false,-1);
        vcdp->declBit(c+7639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_7", false,-1);
        vcdp->declBit(c+7640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_8", false,-1);
        vcdp->declBit(c+7641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_8", false,-1);
        vcdp->declBit(c+7642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_9", false,-1);
        vcdp->declBit(c+7643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_9", false,-1);
        vcdp->declBit(c+7644,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_10", false,-1);
        vcdp->declBit(c+7645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_10", false,-1);
        vcdp->declBit(c+7646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_11", false,-1);
        vcdp->declBit(c+7647,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_11", false,-1);
        vcdp->declBit(c+7648,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_12", false,-1);
        vcdp->declBit(c+7649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_12", false,-1);
        vcdp->declBit(c+7650,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_eq_13", false,-1);
        vcdp->declBit(c+7651,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask_acc_13", false,-1);
        vcdp->declBus(c+7652,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor mask", false,-1, 7,0);
        vcdp->declBus(c+7028,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45781,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45782,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45783,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_first", false,-1);
        vcdp->declBus(c+45784,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+45785,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor param", false,-1, 2,0);
        vcdp->declBus(c+45786,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor size", false,-1, 2,0);
        vcdp->declBus(c+45787,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor source", false,-1, 4,0);
        vcdp->declBus(c+45788,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor address", false,-1, 28,0);
        vcdp->declBus(c+6979,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+6980,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45789,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+45790,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+45791,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first", false,-1);
        vcdp->declBus(c+45792,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+45793,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+45794,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+45795,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor source_1", false,-1, 4,0);
        vcdp->declBit(c+45796,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor sink", false,-1);
        vcdp->declBit(c+45797,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor denied", false,-1);
        vcdp->declBus(c+45798,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor inflight", false,-1, 19,0);
        vcdp->declArray(c+45799,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor inflight_opcodes", false,-1, 79,0);
        vcdp->declArray(c+45802,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor inflight_sizes", false,-1, 79,0);
        vcdp->declBus(c+45805,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45806,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45807,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_first_1", false,-1);
        vcdp->declBus(c+45808,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+45809,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+45810,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_1", false,-1);
        vcdp->declBus(c+7653,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+7654,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+7655,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+7656,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+7657,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7658,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_set_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7659,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_clr_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+7660,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_set", false,-1, 19,0);
        vcdp->declBus(c+7661,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_clr", false,-1, 19,0);
        vcdp->declArray(c+7662,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_opcodes_set", false,-1, 79,0);
        vcdp->declArray(c+7665,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_opcodes_clr", false,-1, 79,0);
        vcdp->declArray(c+7668,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor a_sizes_set", false,-1, 79,0);
        vcdp->declBus(c+45811,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+45812,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor inflight_1", false,-1, 19,0);
        vcdp->declArray(c+45813,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor inflight_sizes_1", false,-1, 79,0);
        vcdp->declBus(c+45816,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+45817,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+45818,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_first_2", false,-1);
        vcdp->declBus(c+7671,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+7672,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_clr_1", false,-1, 19,0);
        vcdp->declArray(c+7673,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor d_opcodes_clr_1", false,-1, 79,0);
        vcdp->declBus(c+45819,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+86,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+86,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
    }
}

void VTestHarness::traceInitThis__209(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+87,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+87,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem shrinker monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+6944,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_ready", false,-1);
        vcdp->declBit(c+6945,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1634,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_bits_address", false,-1, 28,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1639,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_ready", false,-1);
        vcdp->declBit(c+1640,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_valid", false,-1);
        vcdp->declBus(c+1641,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1642,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1643,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+6946,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1645,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1646,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+40512,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40514,"TestHarness chiptop system subsystem_mbus coupler_to_port_named_serial_tl_mem widget auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper auto_coherent_jbar_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1624,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_ready", false,-1);
        vcdp->declBit(c+40498,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__210(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+40499,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40500,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+40501,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40502,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+40503,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_bits_address", false,-1, 25,0);
        vcdp->declBus(c+40504,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+40505,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40507,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+40508,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_d_ready", false,-1);
        vcdp->declBit(c+1625,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_d_valid", false,-1);
        vcdp->declBus(c+40509,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40510,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40511,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+1626,"TestHarness chiptop system subsystem_l2_wrapper auto_l2_ctl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper subsystem_l2_clock_groups_auto_in_member_subsystem_l2_0_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper subsystem_l2_clock_groups_auto_in_member_subsystem_l2_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper subsystem_l2_clock_groups_auto_out_member_subsystem_l2_0_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper subsystem_l2_clock_groups_auto_out_member_subsystem_l2_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper clockGroup_auto_in_member_subsystem_l2_0_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper clockGroup_auto_in_member_subsystem_l2_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper clockGroup_auto_out_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper clockGroup_auto_out_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper fixedClockNode_auto_in_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper fixedClockNode_auto_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper fixedClockNode_auto_out_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper fixedClockNode_auto_out_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2_reset", false,-1);
        vcdp->declBit(c+1624,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_ready", false,-1);
        vcdp->declBit(c+40498,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_valid", false,-1);
        vcdp->declBus(c+40499,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40500,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+40501,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40502,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+40503,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_bits_address", false,-1, 25,0);
        vcdp->declBus(c+40504,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+40505,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40507,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+40508,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_d_ready", false,-1);
        vcdp->declBit(c+1625,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_d_valid", false,-1);
        vcdp->declBus(c+40509,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40510,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40511,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+1626,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_ctl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__211(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper l2_auto_out_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper filter_auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_reset", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_c_bits_param", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__212(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer_auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_in_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_c_bits_data", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__213(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer_auto_out_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork_reset", false,-1);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_in_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper cork_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__214(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar_auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper binder_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper binder_reset", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper binder_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_source", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__215(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper subsystem_l2_clock_groups auto_in_member_subsystem_l2_0_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper subsystem_l2_clock_groups auto_in_member_subsystem_l2_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper subsystem_l2_clock_groups auto_out_member_subsystem_l2_0_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper subsystem_l2_clock_groups auto_out_member_subsystem_l2_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper clockGroup auto_in_member_subsystem_l2_0_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper clockGroup auto_in_member_subsystem_l2_0_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper clockGroup auto_out_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper clockGroup auto_out_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper fixedClockNode auto_in_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper fixedClockNode auto_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper fixedClockNode auto_out_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper fixedClockNode auto_out_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 reset", false,-1);
        vcdp->declBit(c+1624,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_ready", false,-1);
        vcdp->declBit(c+40498,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_valid", false,-1);
        vcdp->declBus(c+40499,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40500,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+40501,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40502,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+40503,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_bits_address", false,-1, 25,0);
        vcdp->declBus(c+40504,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+40505,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+40507,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+40508,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_d_ready", false,-1);
        vcdp->declBit(c+1625,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_d_valid", false,-1);
        vcdp->declBus(c+40509,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40510,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40511,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_d_bits_source", false,-1, 10,0);
        vcdp->declQuad(c+1626,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_ctl_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_bits_opcode", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__216(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper l2 auto_out_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_reset", false,-1);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7723,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_reset", false,-1);
        vcdp->declBit(c+7724,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_a_ready", false,-1);
        vcdp->declBit(c+40498,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_a_valid", false,-1);
        vcdp->declBus(c+40499,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40500,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+40501,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40502,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+40503,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_a_bits_address", false,-1, 25,0);
        vcdp->declBus(c+40504,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+40507,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+40508,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_d_ready", false,-1);
        vcdp->declBit(c+7725,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_d_valid", false,-1);
        vcdp->declBus(c+40509,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40510,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40511,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1_io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_reset", false,-1);
        vcdp->declBit(c+45833,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_enq_ready", false,-1);
        vcdp->declBit(c+7726,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_enq_valid", false,-1);
        vcdp->declBit(c+45834,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_enq_bits_read", false,-1);
        vcdp->declBus(c+45835,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_enq_bits_index", false,-1, 8,0);
        vcdp->declBus(c+40504,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_enq_bits_mask", false,-1, 7,0);
        vcdp->declBus(c+40502,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_enq_bits_extra_tlrr_extra_source", false,-1, 10,0);
        vcdp->declBus(c+40501,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_enq_bits_extra_tlrr_extra_size", false,-1, 1,0);
        vcdp->declBit(c+7727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_deq_ready", false,-1);
        vcdp->declBit(c+45836,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_deq_valid", false,-1);
        vcdp->declBit(c+45837,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_deq_bits_read", false,-1);
        vcdp->declBus(c+45838,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_deq_bits_index", false,-1, 8,0);
        vcdp->declBus(c+45839,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_deq_bits_mask", false,-1, 7,0);
        vcdp->declBus(c+40511,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_deq_bits_extra_tlrr_extra_source", false,-1, 10,0);
        vcdp->declBus(c+40510,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back_io_deq_bits_extra_tlrr_extra_size", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_reset", false,-1);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__217(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_out_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+45840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_req_ready", false,-1);
        vcdp->declBit(c+7731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_req_valid", false,-1);
        vcdp->declBus(c+45841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_req_bits_address", false,-1, 31,0);
        vcdp->declBit(c+45842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_resp_ready", false,-1);
        vcdp->declBit(c+45843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0_io_resp_valid", false,-1);
        vcdp->declBit(c+45844,"TestHarness chiptop system subsystem_l2_wrapper l2 flushInValid", false,-1);
        vcdp->declQuad(c+45845,"TestHarness chiptop system subsystem_l2_wrapper l2 flushInAddress", false,-1, 63,0);
        vcdp->declBit(c+45847,"TestHarness chiptop system subsystem_l2_wrapper l2 flushOutValid", false,-1);
        vcdp->declBus(c+7732,"TestHarness chiptop system subsystem_l2_wrapper l2 out_oindex", false,-1, 1,0);
        vcdp->declBit(c+7733,"TestHarness chiptop system subsystem_l2_wrapper l2 out_backSel_3", false,-1);
        vcdp->declBus(c+45848,"TestHarness chiptop system subsystem_l2_wrapper l2 out_bindex", false,-1, 8,0);
        vcdp->declBit(c+7734,"TestHarness chiptop system subsystem_l2_wrapper l2 out_woready_1", false,-1);
        vcdp->declQuad(c+7735,"TestHarness chiptop system subsystem_l2_wrapper l2 out_backMask", false,-1, 63,0);
        vcdp->declBit(c+7737,"TestHarness chiptop system subsystem_l2_wrapper l2 out_womask_1", false,-1);
        vcdp->declBit(c+7738,"TestHarness chiptop system subsystem_l2_wrapper l2 out_f_woready_1", false,-1);
        vcdp->declBit(c+7739,"TestHarness chiptop system subsystem_l2_wrapper l2 out_backSel_2", false,-1);
        vcdp->declBit(c+7740,"TestHarness chiptop system subsystem_l2_wrapper l2 out_woready_0", false,-1);
        vcdp->declBit(c+7741,"TestHarness chiptop system subsystem_l2_wrapper l2 out_womask", false,-1);
        vcdp->declBit(c+7742,"TestHarness chiptop system subsystem_l2_wrapper l2 out_f_woready", false,-1);
        vcdp->declBit(c+7743,"TestHarness chiptop system subsystem_l2_wrapper l2 flushOutReady", false,-1);
        vcdp->declBit(c+7744,"TestHarness chiptop system subsystem_l2_wrapper l2 flushSelect", false,-1);
        vcdp->declBit(c+7745,"TestHarness chiptop system subsystem_l2_wrapper l2 flushNoMatch", false,-1);
        vcdp->declBit(c+7746,"TestHarness chiptop system subsystem_l2_wrapper l2 flushInReady", false,-1);
        vcdp->declBit(c+45834,"TestHarness chiptop system subsystem_l2_wrapper l2 in_bits_read", false,-1);
        vcdp->declBus(c+45835,"TestHarness chiptop system subsystem_l2_wrapper l2 in_bits_index", false,-1, 8,0);
        vcdp->declBus(c+45849,"TestHarness chiptop system subsystem_l2_wrapper l2 out_findex", false,-1, 8,0);
        vcdp->declQuad(c+7747,"TestHarness chiptop system subsystem_l2_wrapper l2 out_frontMask", false,-1, 63,0);
        vcdp->declBit(c+7749,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wimask", false,-1);
        vcdp->declBit(c+45833,"TestHarness chiptop system subsystem_l2_wrapper l2 out_front_ready", false,-1);
        vcdp->declBus(c+7750,"TestHarness chiptop system subsystem_l2_wrapper l2 out_iindex", false,-1, 1,0);
        vcdp->declBit(c+7751,"TestHarness chiptop system subsystem_l2_wrapper l2 out_frontSel_2", false,-1);
        vcdp->declBit(c+7752,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wivalid_0", false,-1);
        vcdp->declBit(c+7753,"TestHarness chiptop system subsystem_l2_wrapper l2 out_f_wivalid", false,-1);
        vcdp->declBit(c+7754,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wifireMux_out_2", false,-1);
        vcdp->declBit(c+7755,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wofireMux_out_2", false,-1);
        vcdp->declBit(c+7756,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wimask_1", false,-1);
        vcdp->declBit(c+7757,"TestHarness chiptop system subsystem_l2_wrapper l2 out_frontSel_3", false,-1);
        vcdp->declBit(c+7758,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wivalid_1", false,-1);
        vcdp->declBit(c+7759,"TestHarness chiptop system subsystem_l2_wrapper l2 out_f_wivalid_1", false,-1);
        vcdp->declBit(c+7760,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wifireMux_out_3", false,-1);
        vcdp->declBit(c+7761,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wofireMux_out_3", false,-1);
        vcdp->declBit(c+7762,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wifireMux", false,-1);
        vcdp->declBit(c+7763,"TestHarness chiptop system subsystem_l2_wrapper l2 out_wofireMux", false,-1);
        vcdp->declBit(c+7764,"TestHarness chiptop system subsystem_l2_wrapper l2 out_iready", false,-1);
        vcdp->declBit(c+7765,"TestHarness chiptop system subsystem_l2_wrapper l2 out_oready", false,-1);
        vcdp->declBit(c+45837,"TestHarness chiptop system subsystem_l2_wrapper l2 out_bits_read", false,-1);
        vcdp->declBit(c+7766,"TestHarness chiptop system subsystem_l2_wrapper l2 bundleOut_0_a_bits_address_matches", false,-1);
        vcdp->declBit(c+7767,"TestHarness chiptop system subsystem_l2_wrapper l2 bundleIn_0_b_bits_address_matches", false,-1);
        vcdp->declBit(c+7768,"TestHarness chiptop system subsystem_l2_wrapper l2 bundleOut_0_c_bits_address_matches", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor reset", false,-1);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_a_bits_mask", false,-1, 15,0);
    }
}

void VTestHarness::traceInitThis__218(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7723,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBus(c+88,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+89,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+7769,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor source_ok", false,-1);
        vcdp->declBus(c+7770,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+7771,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor is_aligned", false,-1);
        vcdp->declBus(c+7772,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+7773,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+7774,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_size", false,-1);
        vcdp->declBit(c+7775,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_bit", false,-1);
        vcdp->declBit(c+7776,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_nbit", false,-1);
        vcdp->declBit(c+7777,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc", false,-1);
        vcdp->declBit(c+7778,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_1", false,-1);
        vcdp->declBit(c+7779,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_size_1", false,-1);
        vcdp->declBit(c+7780,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_bit_1", false,-1);
        vcdp->declBit(c+7781,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+7782,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_2", false,-1);
        vcdp->declBit(c+7783,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_2", false,-1);
        vcdp->declBit(c+7784,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_3", false,-1);
        vcdp->declBit(c+7785,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_3", false,-1);
        vcdp->declBit(c+7786,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_4", false,-1);
        vcdp->declBit(c+7787,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_4", false,-1);
        vcdp->declBit(c+7788,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_5", false,-1);
        vcdp->declBit(c+7789,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_5", false,-1);
        vcdp->declBit(c+7790,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_size_2", false,-1);
        vcdp->declBit(c+7791,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_bit_2", false,-1);
        vcdp->declBit(c+7792,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+7793,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_6", false,-1);
        vcdp->declBit(c+7794,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_6", false,-1);
        vcdp->declBit(c+7795,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_7", false,-1);
        vcdp->declBit(c+7796,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_7", false,-1);
        vcdp->declBit(c+7797,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_8", false,-1);
        vcdp->declBit(c+7798,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_8", false,-1);
        vcdp->declBit(c+7799,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_9", false,-1);
        vcdp->declBit(c+7800,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_9", false,-1);
        vcdp->declBit(c+7801,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_10", false,-1);
        vcdp->declBit(c+7802,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_10", false,-1);
        vcdp->declBit(c+7803,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_11", false,-1);
        vcdp->declBit(c+7804,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_11", false,-1);
        vcdp->declBit(c+7805,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_12", false,-1);
        vcdp->declBit(c+7806,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_12", false,-1);
        vcdp->declBit(c+7807,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_13", false,-1);
        vcdp->declBit(c+7808,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_size_3", false,-1);
        vcdp->declBit(c+7809,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_bit_3", false,-1);
        vcdp->declBit(c+7810,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_nbit_3", false,-1);
        vcdp->declBit(c+7811,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_14", false,-1);
        vcdp->declBit(c+7812,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_14", false,-1);
        vcdp->declBit(c+7813,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_15", false,-1);
        vcdp->declBit(c+7814,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_15", false,-1);
        vcdp->declBit(c+7815,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_16", false,-1);
        vcdp->declBit(c+7816,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_16", false,-1);
        vcdp->declBit(c+7817,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_17", false,-1);
        vcdp->declBit(c+7818,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_17", false,-1);
        vcdp->declBit(c+7819,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_18", false,-1);
        vcdp->declBit(c+7820,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_18", false,-1);
        vcdp->declBit(c+7821,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_19", false,-1);
        vcdp->declBit(c+7822,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_19", false,-1);
        vcdp->declBit(c+7823,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_20", false,-1);
        vcdp->declBit(c+7824,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_20", false,-1);
        vcdp->declBit(c+7825,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_21", false,-1);
        vcdp->declBit(c+7826,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_21", false,-1);
        vcdp->declBit(c+7827,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_22", false,-1);
        vcdp->declBit(c+7828,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_22", false,-1);
        vcdp->declBit(c+7829,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_23", false,-1);
        vcdp->declBit(c+7830,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_23", false,-1);
        vcdp->declBit(c+7831,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_24", false,-1);
        vcdp->declBit(c+7832,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_24", false,-1);
        vcdp->declBit(c+7833,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_25", false,-1);
        vcdp->declBit(c+7834,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_25", false,-1);
        vcdp->declBit(c+7835,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_26", false,-1);
        vcdp->declBit(c+7836,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_26", false,-1);
        vcdp->declBit(c+7837,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_27", false,-1);
        vcdp->declBit(c+7838,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_27", false,-1);
        vcdp->declBit(c+7839,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_28", false,-1);
        vcdp->declBit(c+7840,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_28", false,-1);
        vcdp->declBit(c+7841,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_eq_29", false,-1);
        vcdp->declBit(c+7842,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_acc_29", false,-1);
    }
}

void VTestHarness::traceInitThis__219(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+7843,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask_lo", false,-1, 7,0);
        vcdp->declBus(c+7844,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor mask", false,-1, 15,0);
        vcdp->declBit(c+45850,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor source_ok_1", false,-1);
        vcdp->declBit(c+45851,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor sink_ok", false,-1);
        vcdp->declBit(c+7845,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor address_ok", false,-1);
        vcdp->declBit(c+7846,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor is_aligned_1", false,-1);
        vcdp->declBit(c+7847,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor source_ok_2", false,-1);
        vcdp->declBus(c+7848,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor is_aligned_mask_2", false,-1, 5,0);
        vcdp->declBit(c+7849,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor is_aligned_2", false,-1);
        vcdp->declBit(c+7850,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor address_ok_1", false,-1);
        vcdp->declBit(c+7851,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor sink_ok_1", false,-1);
        vcdp->declBus(c+7852,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_first_beats1_decode", false,-1, 1,0);
        vcdp->declBit(c+7853,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45852,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_first_counter", false,-1, 1,0);
        vcdp->declBus(c+45853,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_first_counter1", false,-1, 1,0);
        vcdp->declBit(c+45854,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_first", false,-1);
        vcdp->declBus(c+45855,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+45856,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor param", false,-1, 2,0);
        vcdp->declBus(c+45857,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor size", false,-1, 2,0);
        vcdp->declBus(c+45858,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor source", false,-1, 5,0);
        vcdp->declBus(c+45859,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor address", false,-1, 31,0);
        vcdp->declBus(c+45860,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_beats1_decode", false,-1, 1,0);
        vcdp->declBit(c+7854,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45861,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_counter", false,-1, 1,0);
        vcdp->declBus(c+45862,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_counter1", false,-1, 1,0);
        vcdp->declBit(c+45863,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first", false,-1);
        vcdp->declBus(c+45864,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+45865,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+45866,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+45867,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor source_1", false,-1, 5,0);
        vcdp->declBus(c+45868,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor sink", false,-1, 3,0);
        vcdp->declBit(c+45869,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor denied", false,-1);
        vcdp->declBit(c+7855,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor b_first_done", false,-1);
        vcdp->declBus(c+45870,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor b_first_counter", false,-1, 1,0);
        vcdp->declBus(c+45871,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor b_first_counter1", false,-1, 1,0);
        vcdp->declBit(c+45872,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor b_first", false,-1);
        vcdp->declBus(c+45873,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor param_2", false,-1, 1,0);
        vcdp->declBus(c+45874,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor address_1", false,-1, 31,0);
        vcdp->declBus(c+7856,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_first_beats1_decode", false,-1, 1,0);
        vcdp->declBit(c+2181,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_first_beats1_opdata", false,-1);
        vcdp->declBus(c+45875,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_first_counter", false,-1, 1,0);
        vcdp->declBus(c+45876,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_first_counter1", false,-1, 1,0);
        vcdp->declBit(c+45877,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_first", false,-1);
        vcdp->declBus(c+45878,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor opcode_3", false,-1, 2,0);
        vcdp->declBus(c+45879,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor param_3", false,-1, 2,0);
        vcdp->declBus(c+45880,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor size_3", false,-1, 2,0);
        vcdp->declBus(c+45881,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor source_3", false,-1, 5,0);
        vcdp->declBus(c+45882,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor address_2", false,-1, 31,0);
        vcdp->declQuad(c+45883,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor inflight", false,-1, 36,0);
        vcdp->declArray(c+45885,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor inflight_opcodes", false,-1, 147,0);
        vcdp->declArray(c+45890,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor inflight_sizes", false,-1, 147,0);
        vcdp->declBus(c+45895,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_first_counter_1", false,-1, 1,0);
        vcdp->declBus(c+45896,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_first_counter1_1", false,-1, 1,0);
        vcdp->declBit(c+45897,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_first_1", false,-1);
        vcdp->declBus(c+45898,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_counter_1", false,-1, 1,0);
        vcdp->declBus(c+45899,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_counter1_1", false,-1, 1,0);
        vcdp->declBit(c+45900,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_1", false,-1);
        vcdp->declBus(c+7857,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+7858,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+7859,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+7860,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+45901,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+7861,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_set_wo_ready", false,-1, 36,0);
        vcdp->declQuad(c+7863,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_clr_wo_ready", false,-1, 36,0);
        vcdp->declQuad(c+7865,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_set", false,-1, 36,0);
        vcdp->declQuad(c+7867,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_clr", false,-1, 36,0);
        vcdp->declArray(c+7869,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_opcodes_set", false,-1, 147,0);
        vcdp->declArray(c+7874,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_opcodes_clr", false,-1, 147,0);
        vcdp->declArray(c+7879,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor a_sizes_set", false,-1, 147,0);
        vcdp->declBus(c+45902,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor watchdog", false,-1, 31,0);
        vcdp->declQuad(c+45903,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor inflight_1", false,-1, 36,0);
        vcdp->declArray(c+45905,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor inflight_sizes_1", false,-1, 147,0);
        vcdp->declBus(c+45910,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_first_counter_1", false,-1, 1,0);
        vcdp->declBus(c+45911,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_first_counter1_1", false,-1, 1,0);
        vcdp->declBit(c+45912,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_first_1", false,-1);
        vcdp->declBus(c+45913,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_counter_2", false,-1, 1,0);
        vcdp->declBus(c+45914,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_counter1_2", false,-1, 1,0);
        vcdp->declBit(c+45915,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_2", false,-1);
        vcdp->declBus(c+7884,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+7885,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor same_cycle_resp_1", false,-1);
        vcdp->declBus(c+45916,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+7886,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_set_wo_ready", false,-1, 36,0);
        vcdp->declQuad(c+7888,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_clr_wo_ready_1", false,-1, 36,0);
        vcdp->declQuad(c+7890,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_set", false,-1, 36,0);
        vcdp->declQuad(c+7892,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_clr_1", false,-1, 36,0);
        vcdp->declArray(c+7894,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_opcodes_clr_1", false,-1, 147,0);
        vcdp->declArray(c+7899,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor c_sizes_set", false,-1, 147,0);
        vcdp->declBus(c+45917,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor watchdog_1", false,-1, 31,0);
        vcdp->declBus(c+45918,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor inflight_2", false,-1, 11,0);
        vcdp->declBus(c+45919,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_counter_3", false,-1, 1,0);
        vcdp->declBus(c+45920,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_counter1_3", false,-1, 1,0);
        vcdp->declBit(c+45921,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_first_3", false,-1);
        vcdp->declBus(c+7904,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor d_set", false,-1, 11,0);
        vcdp->declBus(c+7905,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor e_clr", false,-1, 11,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+88,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+88,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__220(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+89,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+89,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 reset", false,-1);
        vcdp->declBit(c+7724,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_a_ready", false,-1);
        vcdp->declBit(c+40498,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_a_valid", false,-1);
        vcdp->declBus(c+40499,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40500,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+40501,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_a_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40502,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_a_bits_source", false,-1, 10,0);
        vcdp->declBus(c+40503,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_a_bits_address", false,-1, 25,0);
        vcdp->declBus(c+40504,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+40507,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+40508,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_d_ready", false,-1);
        vcdp->declBit(c+7725,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_d_valid", false,-1);
        vcdp->declBus(c+40509,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+40510,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_d_bits_size", false,-1, 1,0);
        vcdp->declBus(c+40511,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 io_in_d_bits_source", false,-1, 10,0);
        vcdp->declBus(c+90,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+91,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+45922,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 is_aligned_mask", false,-1, 2,0);
        vcdp->declBit(c+45923,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 is_aligned", false,-1);
        vcdp->declBus(c+40501,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+45924,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+45925,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_size", false,-1);
        vcdp->declBit(c+45926,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_bit", false,-1);
        vcdp->declBit(c+45927,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_nbit", false,-1);
        vcdp->declBit(c+7906,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc", false,-1);
        vcdp->declBit(c+7907,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_1", false,-1);
        vcdp->declBit(c+45928,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_size_1", false,-1);
        vcdp->declBit(c+45929,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_bit_1", false,-1);
        vcdp->declBit(c+45930,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_nbit_1", false,-1);
        vcdp->declBit(c+7908,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_2", false,-1);
        vcdp->declBit(c+7909,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_2", false,-1);
        vcdp->declBit(c+7910,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_3", false,-1);
        vcdp->declBit(c+7911,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_3", false,-1);
        vcdp->declBit(c+7912,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_4", false,-1);
        vcdp->declBit(c+7913,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_4", false,-1);
        vcdp->declBit(c+7914,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_5", false,-1);
        vcdp->declBit(c+7915,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_size_2", false,-1);
        vcdp->declBit(c+45931,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_bit_2", false,-1);
        vcdp->declBit(c+45932,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_nbit_2", false,-1);
        vcdp->declBit(c+7916,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_6", false,-1);
        vcdp->declBit(c+7917,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_6", false,-1);
        vcdp->declBit(c+7918,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_7", false,-1);
        vcdp->declBit(c+7919,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_7", false,-1);
        vcdp->declBit(c+7920,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_8", false,-1);
        vcdp->declBit(c+7921,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_8", false,-1);
        vcdp->declBit(c+7922,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_9", false,-1);
        vcdp->declBit(c+7923,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_9", false,-1);
        vcdp->declBit(c+7924,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_10", false,-1);
        vcdp->declBit(c+7925,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_10", false,-1);
        vcdp->declBit(c+7926,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_11", false,-1);
        vcdp->declBit(c+7927,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_11", false,-1);
        vcdp->declBit(c+7928,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_12", false,-1);
        vcdp->declBit(c+7929,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_12", false,-1);
        vcdp->declBit(c+7930,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_eq_13", false,-1);
        vcdp->declBit(c+7931,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask_acc_13", false,-1);
        vcdp->declBus(c+7932,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 mask", false,-1, 7,0);
        vcdp->declBit(c+7933,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_first_done", false,-1);
        vcdp->declBit(c+45933,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_first_counter", false,-1);
        vcdp->declBit(c+45934,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_first_counter1", false,-1);
        vcdp->declBit(c+45935,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_first", false,-1);
        vcdp->declBus(c+45936,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 opcode", false,-1, 2,0);
        vcdp->declBus(c+45937,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 param", false,-1, 2,0);
        vcdp->declBus(c+45938,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 size", false,-1, 1,0);
        vcdp->declBus(c+45939,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 source", false,-1, 10,0);
        vcdp->declBus(c+45940,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 address", false,-1, 25,0);
        vcdp->declBit(c+7934,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first_done", false,-1);
        vcdp->declBit(c+45941,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first_counter", false,-1);
        vcdp->declBit(c+45942,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first_counter1", false,-1);
        vcdp->declBit(c+45943,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first", false,-1);
        vcdp->declBus(c+45944,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 opcode_1", false,-1, 2,0);
        vcdp->declBus(c+45945,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 size_1", false,-1, 1,0);
        vcdp->declBus(c+45946,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 source_1", false,-1, 10,0);
        vcdp->declArray(c+45947,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 inflight", false,-1, 1039,0);
        vcdp->declArray(c+45980,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 inflight_opcodes", false,-1, 4159,0);
        vcdp->declArray(c+46110,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 inflight_sizes", false,-1, 4159,0);
        vcdp->declBit(c+46240,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_first_counter_1", false,-1);
        vcdp->declBit(c+46241,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_first_counter1_1", false,-1);
        vcdp->declBit(c+46242,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_first_1", false,-1);
        vcdp->declBit(c+46243,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first_counter_1", false,-1);
        vcdp->declBit(c+46244,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first_counter1_1", false,-1);
        vcdp->declBit(c+46245,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first_1", false,-1);
        vcdp->declBus(c+7935,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+7936,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_sizes_set_interm", false,-1, 2,0);
        vcdp->declBit(c+46246,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 same_cycle_resp", false,-1);
        vcdp->declBus(c+7937,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+46247,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+46248,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_set_wo_ready", false,-1, 1039,0);
        vcdp->declArray(c+7938,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_clr_wo_ready", false,-1, 1039,0);
        vcdp->declArray(c+7971,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_set", false,-1, 1039,0);
        vcdp->declArray(c+8004,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_clr", false,-1, 1039,0);
        vcdp->declArray(c+8037,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_opcodes_set", false,-1, 4159,0);
        vcdp->declArray(c+8167,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_opcodes_clr", false,-1, 4159,0);
        vcdp->declArray(c+8297,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 a_sizes_set", false,-1, 4159,0);
        vcdp->declBus(c+46281,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 watchdog", false,-1, 31,0);
        vcdp->declArray(c+46282,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 inflight_1", false,-1, 1039,0);
        vcdp->declArray(c+46315,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 inflight_sizes_1", false,-1, 4159,0);
    }
}

void VTestHarness::traceInitThis__221(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+46445,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first_counter_2", false,-1);
        vcdp->declBit(c+46446,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first_counter1_2", false,-1);
        vcdp->declBit(c+46447,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_first_2", false,-1);
        vcdp->declBus(c+46448,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 c_size_lookup", false,-1, 3,0);
        vcdp->declArray(c+69749,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_clr_1", false,-1, 1039,0);
        vcdp->declArray(c+69782,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 d_opcodes_clr_1", false,-1, 4159,0);
        vcdp->declBus(c+46449,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+90,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+90,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+91,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+91,"TestHarness chiptop system subsystem_l2_wrapper l2 monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back reset", false,-1);
        vcdp->declBit(c+45833,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_enq_ready", false,-1);
        vcdp->declBit(c+7726,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_enq_valid", false,-1);
        vcdp->declBit(c+45834,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_enq_bits_read", false,-1);
        vcdp->declBus(c+45835,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_enq_bits_index", false,-1, 8,0);
        vcdp->declBus(c+40504,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_enq_bits_mask", false,-1, 7,0);
        vcdp->declBus(c+40502,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_enq_bits_extra_tlrr_extra_source", false,-1, 10,0);
        vcdp->declBus(c+40501,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_enq_bits_extra_tlrr_extra_size", false,-1, 1,0);
        vcdp->declBit(c+7727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_deq_ready", false,-1);
        vcdp->declBit(c+45836,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_deq_valid", false,-1);
        vcdp->declBit(c+45837,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_deq_bits_read", false,-1);
        vcdp->declBus(c+45838,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_deq_bits_index", false,-1, 8,0);
        vcdp->declBus(c+45839,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_deq_bits_mask", false,-1, 7,0);
        vcdp->declBus(c+40511,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_deq_bits_extra_tlrr_extra_source", false,-1, 10,0);
        vcdp->declBus(c+40510,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back io_deq_bits_extra_tlrr_extra_size", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+46450+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_read", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_read_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_read_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45837,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_read_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+45834,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_read_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_read_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_read_MPORT_mask", false,-1);
        vcdp->declBit(c+8427,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_read_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+46451+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_index", true,(i+0), 8,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_index_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_index_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45838,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_index_io_deq_bits_MPORT_data", false,-1, 8,0);
        vcdp->declBus(c+45835,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_index_MPORT_data", false,-1, 8,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_index_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_index_MPORT_mask", false,-1);
        vcdp->declBit(c+8427,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_index_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+46452+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_mask", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+45839,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_mask_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+40504,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_mask_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+8427,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+46453+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_source", true,(i+0), 10,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+40511,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_source_io_deq_bits_MPORT_data", false,-1, 10,0);
        vcdp->declBus(c+40502,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_source_MPORT_data", false,-1, 10,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_source_MPORT_mask", false,-1);
        vcdp->declBit(c+8427,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+46454+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_size", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+40510,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_size_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+40501,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_size_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_size_MPORT_mask", false,-1);
        vcdp->declBit(c+8427,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back ram_extra_tlrr_extra_size_MPORT_en", false,-1);
        vcdp->declBit(c+45836,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back maybe_full", false,-1);
        vcdp->declBit(c+45833,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back empty", false,-1);
        vcdp->declBit(c+8428,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back do_enq", false,-1);
        vcdp->declBit(c+8429,"TestHarness chiptop system subsystem_l2_wrapper l2 out_back do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 reset", false,-1);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_c_bits_data", false,-1, 127,0);
    }
}

void VTestHarness::traceInitThis__222(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_out_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+45840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_req_ready", false,-1);
        vcdp->declBit(c+7731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_req_valid", false,-1);
        vcdp->declBus(c+45841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_req_bits_address", false,-1, 31,0);
        vcdp->declBit(c+45842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_resp_ready", false,-1);
        vcdp->declBit(c+45843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 io_resp_valid", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_reset", false,-1);
        vcdp->declBit(c+8430,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_req_ready", false,-1);
        vcdp->declBit(c+8431,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_req_valid", false,-1);
        vcdp->declBus(c+8432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8433,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_req_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8434,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8435,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_req_bits_source", false,-1, 3,0);
        vcdp->declBit(c+8436,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_req_bits_block", false,-1);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA_io_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_reset", false,-1);
        vcdp->declBit(c+46455,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_req_ready", false,-1);
        vcdp->declBit(c+8437,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_req_valid", false,-1);
        vcdp->declBus(c+8438,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8439,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8440,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_req_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8441,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_req_bits_clients", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB_io_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_reset", false,-1);
        vcdp->declBit(c+8442,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_req_ready", false,-1);
        vcdp->declBit(c+8443,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_req_valid", false,-1);
        vcdp->declBus(c+8444,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_req_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8445,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8446,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_req_bits_source", false,-1, 3,0);
        vcdp->declBus(c+8447,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8448,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_req_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8449,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_req_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8450,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_req_bits_dirty", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_c_bits_corrupt", false,-1);
        vcdp->declBit(c+8451,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_bs_adr_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__223(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+8452,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_bs_adr_valid", false,-1);
        vcdp->declBus(c+8453,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_bs_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8454,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_bs_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_bs_adr_bits_beat", false,-1, 2,0);
        vcdp->declQuad(c+46457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_bs_dat_data", false,-1, 63,0);
        vcdp->declBus(c+8455,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_evict_req_set", false,-1, 9,0);
        vcdp->declBus(c+8456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_evict_req_way", false,-1, 2,0);
        vcdp->declBit(c+8457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC_io_evict_safe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_reset", false,-1);
        vcdp->declBit(c+46459,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_ready", false,-1);
        vcdp->declBit(c+8458,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_valid", false,-1);
        vcdp->declBit(c+8459,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_prio_0", false,-1);
        vcdp->declBit(c+8460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_prio_2", false,-1);
        vcdp->declBus(c+8461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8462,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8463,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8464,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8465,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8466,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_sink", false,-1, 3,0);
        vcdp->declBus(c+8469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_req_bits_bad", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_d_bits_corrupt", false,-1);
        vcdp->declBit(c+8471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_pb_pop_ready", false,-1);
        vcdp->declBit(c+8472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_pb_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_pb_pop_bits_index", false,-1, 5,0);
        vcdp->declBit(c+46461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_pb_pop_bits_last", false,-1);
        vcdp->declArray(c+8473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_pb_beat_data", false,-1, 127,0);
        vcdp->declBus(c+8477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_pb_beat_mask", false,-1, 15,0);
        vcdp->declBit(c+8478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_pb_beat_corrupt", false,-1);
        vcdp->declBit(c+8479,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_rel_pop_ready", false,-1);
        vcdp->declBit(c+8480,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_rel_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_rel_pop_bits_index", false,-1, 5,0);
        vcdp->declBit(c+46461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_rel_pop_bits_last", false,-1);
        vcdp->declArray(c+8481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_rel_beat_data", false,-1, 127,0);
        vcdp->declBit(c+8485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_rel_beat_corrupt", false,-1);
        vcdp->declBit(c+8486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_radr_ready", false,-1);
        vcdp->declBit(c+8487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_radr_valid", false,-1);
        vcdp->declBus(c+8488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_radr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8489,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_radr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8490,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_radr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+8491,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_radr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+8492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_rdat_data", false,-1, 127,0);
        vcdp->declBit(c+8496,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_wadr_ready", false,-1);
        vcdp->declBit(c+46462,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_wadr_valid", false,-1);
        vcdp->declBus(c+46463,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_wadr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46464,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_wadr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46465,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_wadr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+8497,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_wadr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+8498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_bs_wdat_data", false,-1, 127,0);
        vcdp->declBus(c+8455,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_evict_req_set", false,-1, 9,0);
        vcdp->declBus(c+8456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_evict_req_way", false,-1, 2,0);
        vcdp->declBit(c+8457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_evict_safe", false,-1);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_grant_req_set", false,-1, 9,0);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_grant_req_way", false,-1, 2,0);
        vcdp->declBit(c+8504,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD_io_grant_safe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE_reset", false,-1);
        vcdp->declBit(c+8505,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE_io_req_ready", false,-1);
        vcdp->declBit(c+8506,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE_io_req_valid", false,-1);
        vcdp->declBus(c+8507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE_io_req_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE_io_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE_io_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX_reset", false,-1);
        vcdp->declBit(c+46466,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX_io_req_ready", false,-1);
        vcdp->declBit(c+8508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX_io_req_valid", false,-1);
        vcdp->declBit(c+45842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX_io_x_ready", false,-1);
        vcdp->declBit(c+45843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX_io_x_valid", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_reset", false,-1);
        vcdp->declBit(c+8509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_ready", false,-1);
        vcdp->declBit(c+8510,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8511,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8512,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8513,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8514,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_req_bits_set", false,-1, 9,0);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_bits_data", false,-1, 127,0);
    }
}

void VTestHarness::traceInitThis__224(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_a_bits_corrupt", false,-1);
        vcdp->declBit(c+8471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_pb_pop_ready", false,-1);
        vcdp->declBit(c+8472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_pb_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_pb_pop_bits_index", false,-1, 5,0);
        vcdp->declBit(c+46461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_pb_pop_bits_last", false,-1);
        vcdp->declArray(c+8473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_pb_beat_data", false,-1, 127,0);
        vcdp->declBus(c+8477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_pb_beat_mask", false,-1, 15,0);
        vcdp->declBit(c+8478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA_io_pb_beat_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_reset", false,-1);
        vcdp->declBit(c+8515,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_ready", false,-1);
        vcdp->declBit(c+8516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_valid", false,-1);
        vcdp->declBus(c+8517,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8519,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8522,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8523,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8524,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_req_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8525,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_resp_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_resp_bits_last", false,-1);
        vcdp->declBus(c+8524,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_resp_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_resp_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_resp_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_resp_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_resp_bits_data", false,-1);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_c_bits_corrupt", false,-1);
        vcdp->declBus(c+8528,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_set", false,-1, 9,0);
        vcdp->declBus(c+8529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_way", false,-1, 2,0);
        vcdp->declBit(c+8530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_bs_adr_ready", false,-1);
        vcdp->declBit(c+46467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_bs_adr_valid", false,-1);
        vcdp->declBit(c+46468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_bs_adr_bits_noop", false,-1);
        vcdp->declBus(c+46469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_bs_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_bs_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_bs_adr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+46472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_bs_adr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+46473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_bs_dat_data", false,-1, 127,0);
        vcdp->declBit(c+8479,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_rel_pop_ready", false,-1);
        vcdp->declBit(c+8480,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_rel_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_rel_pop_bits_index", false,-1, 5,0);
        vcdp->declBit(c+46461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_rel_pop_bits_last", false,-1);
        vcdp->declArray(c+8481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_rel_beat_data", false,-1, 127,0);
        vcdp->declBit(c+8485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC_io_rel_beat_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_reset", false,-1);
        vcdp->declBit(c+8531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_resp_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_resp_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_resp_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_resp_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8535,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_resp_bits_source", false,-1, 3,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_resp_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_resp_bits_denied", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_d_bits_corrupt", false,-1);
        vcdp->declBus(c+8538,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_source", false,-1, 3,0);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_way", false,-1, 2,0);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_set", false,-1, 9,0);
        vcdp->declBit(c+8539,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_bs_adr_ready", false,-1);
        vcdp->declBit(c+8540,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_bs_adr_valid", false,-1);
        vcdp->declBit(c+8541,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_bs_adr_bits_noop", false,-1);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_bs_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_bs_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8542,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_bs_adr_bits_beat", false,-1, 2,0);
        vcdp->declQuad(c+8543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_bs_dat_data", false,-1, 63,0);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_grant_req_set", false,-1, 9,0);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_grant_req_way", false,-1, 2,0);
        vcdp->declBit(c+8504,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD_io_grant_safe", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkE_io_resp_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkE_io_resp_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkE_io_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkE_io_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX_reset", false,-1);
        vcdp->declBit(c+8545,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX_io_req_ready", false,-1);
        vcdp->declBit(c+46477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX_io_req_valid", false,-1);
        vcdp->declBus(c+8546,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX_io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8547,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX_io_req_bits_set", false,-1, 9,0);
        vcdp->declBit(c+45840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX_io_x_ready", false,-1);
        vcdp->declBit(c+7731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX_io_x_valid", false,-1);
        vcdp->declBus(c+45841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX_io_x_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_reset", false,-1);
        vcdp->declBit(c+46478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_write_ready", false,-1);
        vcdp->declBit(c+8548,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_write_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__225(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8433,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_write_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8549,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_write_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8550,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_write_bits_data_dirty", false,-1);
        vcdp->declBus(c+8551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_write_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_write_bits_data_clients", false,-1);
        vcdp->declBus(c+8553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_write_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8554,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_read_valid", false,-1);
        vcdp->declBus(c+8555,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_read_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8556,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_read_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_result_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_result_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_result_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_result_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_result_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_result_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46479,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory_io_ready", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_clock", false,-1);
        vcdp->declBit(c+8530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkC_adr_ready", false,-1);
        vcdp->declBit(c+46467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkC_adr_valid", false,-1);
        vcdp->declBit(c+46468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkC_adr_bits_noop", false,-1);
        vcdp->declBus(c+46469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkC_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkC_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkC_adr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+46472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkC_adr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+46473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkC_dat_data", false,-1, 127,0);
        vcdp->declBit(c+8539,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkD_adr_ready", false,-1);
        vcdp->declBit(c+8540,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkD_adr_valid", false,-1);
        vcdp->declBit(c+8541,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkD_adr_bits_noop", false,-1);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkD_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkD_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8542,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkD_adr_bits_beat", false,-1, 2,0);
        vcdp->declQuad(c+8543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sinkD_dat_data", false,-1, 63,0);
        vcdp->declBit(c+8451,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceC_adr_ready", false,-1);
        vcdp->declBit(c+8452,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceC_adr_valid", false,-1);
        vcdp->declBus(c+8453,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceC_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8454,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceC_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceC_adr_bits_beat", false,-1, 2,0);
        vcdp->declQuad(c+46457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceC_dat_data", false,-1, 63,0);
        vcdp->declBit(c+8486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_radr_ready", false,-1);
        vcdp->declBit(c+8487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_radr_valid", false,-1);
        vcdp->declBus(c+8488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_radr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8489,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_radr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8490,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_radr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+8491,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_radr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+8492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_rdat_data", false,-1, 127,0);
        vcdp->declBit(c+8496,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_wadr_ready", false,-1);
        vcdp->declBit(c+46462,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_wadr_valid", false,-1);
        vcdp->declBus(c+46463,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_wadr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46464,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_wadr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46465,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_wadr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+8497,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_wadr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+8498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore_io_sourceD_wdat_data", false,-1, 127,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_reset", false,-1);
        vcdp->declBit(c+46480,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_ready", false,-1);
        vcdp->declBit(c+8563,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_valid", false,-1);
        vcdp->declBus(c+8564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index", false,-1, 5,0);
        vcdp->declBit(c+8565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_prio_0", false,-1);
        vcdp->declBit(c+8516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_prio_2", false,-1);
        vcdp->declBit(c+8566,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_control", false,-1);
        vcdp->declBus(c+8567,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_opcode", false,-1, 2,0);
        vcdp->declBus(c+8568,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_param", false,-1, 2,0);
        vcdp->declBus(c+8569,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_size", false,-1, 2,0);
        vcdp->declBus(c+8570,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_source", false,-1, 5,0);
        vcdp->declBus(c+8571,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_tag", false,-1, 12,0);
        vcdp->declBus(c+8572,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_offset", false,-1, 5,0);
        vcdp->declBus(c+8573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_data_put", false,-1, 5,0);
        vcdp->declQuad(c+46481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_valid", false,-1, 35,0);
        vcdp->declBit(c+8574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_pop_valid", false,-1);
        vcdp->declBus(c+8575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_pop_bits", false,-1, 5,0);
        vcdp->declBit(c+8576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_prio_0", false,-1);
        vcdp->declBit(c+8577,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_prio_1", false,-1);
        vcdp->declBit(c+8578,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_prio_2", false,-1);
        vcdp->declBit(c+8579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_control", false,-1);
        vcdp->declBus(c+8580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_opcode", false,-1, 2,0);
        vcdp->declBus(c+8581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_param", false,-1, 2,0);
        vcdp->declBus(c+8582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_size", false,-1, 2,0);
        vcdp->declBus(c+8583,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_source", false,-1, 5,0);
        vcdp->declBus(c+8584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_tag", false,-1, 12,0);
        vcdp->declBus(c+8585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_offset", false,-1, 5,0);
        vcdp->declBus(c+8586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_data_put", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_reset", false,-1);
        vcdp->declBit(c+8587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_valid", false,-1);
        vcdp->declBit(c+8588,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8593,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8598,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46483,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_directory_bits_clients", false,-1);
    }
}

void VTestHarness::traceInitThis__226(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46484,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_status_valid", false,-1);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8603,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_ready", false,-1);
        vcdp->declBit(c+8605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_valid", false,-1);
        vcdp->declBit(c+8606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46489,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8608,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46490,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46491,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46493,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46494,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46495,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46496,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46497,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8613,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46499,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46500,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46501,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8618,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46504,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8620,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8621,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8622,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8623,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8625,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_reset", false,-1);
        vcdp->declBit(c+8630,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_valid", false,-1);
        vcdp->declBit(c+8631,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8632,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8633,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8634,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8635,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8636,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8637,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8638,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8640,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8642,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8643,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46505,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46506,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_status_valid", false,-1);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8644,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8645,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_status_bits_nestB", false,-1);
    }
}

void VTestHarness::traceInitThis__227(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+46510,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8646,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8647,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_ready", false,-1);
        vcdp->declBit(c+8648,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_valid", false,-1);
        vcdp->declBit(c+8649,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8650,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46511,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8651,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8652,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46512,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8653,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8654,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46513,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46514,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46515,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8655,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46517,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46519,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8656,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46522,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46523,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46524,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8657,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46525,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8658,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8659,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8660,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8662,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8664,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8665,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8666,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8667,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_reset", false,-1);
        vcdp->declBit(c+8668,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_valid", false,-1);
        vcdp->declBit(c+8669,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8670,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8671,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8672,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8673,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8674,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8675,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46528,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_status_valid", false,-1);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_ready", false,-1);
        vcdp->declBit(c+8686,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_valid", false,-1);
        vcdp->declBit(c+8687,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_a_bits_block", false,-1);
    }
}

void VTestHarness::traceInitThis__228(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+8689,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8690,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8692,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46535,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46538,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8693,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46539,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46540,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46541,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8694,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46542,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46544,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46545,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46546,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46547,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46548,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8702,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_reset", false,-1);
        vcdp->declBit(c+8706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_valid", false,-1);
        vcdp->declBit(c+8707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8710,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8719,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46549,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46550,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_status_valid", false,-1);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46554,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8723,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_ready", false,-1);
        vcdp->declBit(c+8724,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_valid", false,-1);
        vcdp->declBit(c+8725,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8726,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46555,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46556,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_c_bits_tag", false,-1, 12,0);
    }
}

void VTestHarness::traceInitThis__229(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46563,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8732,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46566,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46567,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46568,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8733,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46569,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8734,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8735,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8736,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8737,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8738,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46570,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8739,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8740,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8741,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8742,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8743,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_reset", false,-1);
        vcdp->declBit(c+8744,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_valid", false,-1);
        vcdp->declBit(c+8745,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8746,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8747,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8748,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8749,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8750,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8751,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8752,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8753,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8754,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8756,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46571,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46572,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_status_valid", false,-1);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8758,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8759,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8760,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8761,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_ready", false,-1);
        vcdp->declBit(c+8762,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_valid", false,-1);
        vcdp->declBit(c+8763,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8764,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46577,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8765,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8766,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46578,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8767,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8768,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8769,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46583,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8770,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_size", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__230(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+46587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46588,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8771,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8772,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8773,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8774,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8775,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8776,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8777,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8778,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8779,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8780,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8781,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_reset", false,-1);
        vcdp->declBit(c+8782,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_valid", false,-1);
        vcdp->declBit(c+8783,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8784,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8785,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8786,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8787,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8788,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8789,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8790,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8791,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8792,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8793,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8794,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8795,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46593,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_status_valid", false,-1);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8796,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8797,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46598,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8798,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8799,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_ready", false,-1);
        vcdp->declBit(c+8800,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_valid", false,-1);
        vcdp->declBit(c+8801,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8802,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8803,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8804,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8805,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8806,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46603,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8807,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8808,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46608,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8809,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46613,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8810,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_x_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__231(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+8811,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8812,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8815,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8816,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8817,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8818,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8819,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_reset", false,-1);
        vcdp->declBit(c+8820,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_valid", false,-1);
        vcdp->declBit(c+8821,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8822,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8823,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8824,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8827,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8830,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8833,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_status_valid", false,-1);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46618,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8834,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8835,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46620,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8836,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8837,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_ready", false,-1);
        vcdp->declBit(c+8838,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_valid", false,-1);
        vcdp->declBit(c+8839,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46618,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46621,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46622,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8844,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46623,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46625,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8845,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8846,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46630,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46631,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46632,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46633,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46634,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8847,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46635,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8848,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8849,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8850,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8851,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8852,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46636,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8853,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8854,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkc_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__232(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8855,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8856,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8857,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_reset", false,-1);
        vcdp->declBit(c+8858,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_valid", false,-1);
        vcdp->declBit(c+8859,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8860,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8861,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8862,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8863,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8864,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8865,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8866,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8867,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8868,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8869,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46637,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46638,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_status_valid", false,-1);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46640,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8872,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8873,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46642,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8874,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8875,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_ready", false,-1);
        vcdp->declBit(c+8876,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_valid", false,-1);
        vcdp->declBit(c+8877,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46640,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8878,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46643,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8879,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8880,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46644,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8881,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8882,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46645,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46646,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46647,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46648,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8883,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46649,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46650,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46651,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8884,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46652,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46653,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46654,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46655,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46656,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8885,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46657,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8886,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8887,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8888,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8889,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8890,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46658,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8891,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8892,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8893,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkd_bits_param", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__233(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8894,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8895,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_reset", false,-1);
        vcdp->declBit(c+8896,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_valid", false,-1);
        vcdp->declBit(c+8897,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8898,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8899,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8900,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8901,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8902,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8903,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8904,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8905,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8906,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8907,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8908,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8909,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46659,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46660,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_status_valid", false,-1);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46662,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8910,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8911,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46664,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8912,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8913,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_ready", false,-1);
        vcdp->declBit(c+8914,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_valid", false,-1);
        vcdp->declBit(c+8915,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46662,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8916,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46665,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8917,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8918,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46666,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8919,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8920,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46667,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46668,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46669,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46670,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8921,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46671,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46672,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46673,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8922,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46674,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46675,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8923,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8924,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8925,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8926,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8927,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8928,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8929,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8930,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8931,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8932,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8933,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8_io_nestedwb_c_set_dirty", false,-1);
    }
}

void VTestHarness::traceInitThis__234(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_reset", false,-1);
        vcdp->declBit(c+8934,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_valid", false,-1);
        vcdp->declBit(c+8935,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8936,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8937,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8938,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8939,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8940,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8941,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8942,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8943,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8944,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8945,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8946,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8947,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_status_valid", false,-1);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8948,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8949,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46686,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8950,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8951,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_ready", false,-1);
        vcdp->declBit(c+8952,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_valid", false,-1);
        vcdp->declBit(c+8953,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8954,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46687,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8955,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8956,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8957,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8958,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46689,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46690,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46692,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8959,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46693,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46694,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8960,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8961,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8962,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8963,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8964,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8965,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8966,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46702,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8967,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8968,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8969,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8970,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8971,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_reset", false,-1);
        vcdp->declBit(c+8972,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8973,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8974,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8975,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8976,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8977,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_param", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__235(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8978,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8979,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8980,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8981,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8982,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8983,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8984,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_status_valid", false,-1);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8985,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8986,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8987,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8988,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_ready", false,-1);
        vcdp->declBit(c+8989,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_valid", false,-1);
        vcdp->declBit(c+8990,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8991,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8992,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8993,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46710,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8994,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8995,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8996,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8997,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46719,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8998,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46723,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8999,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+9000,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+9001,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+9002,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+9003,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46724,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+9004,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+9005,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+9006,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+9007,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+9008,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_reset", false,-1);
        vcdp->declBit(c+9009,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+9010,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+9011,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_control", false,-1);
        vcdp->declBus(c+9012,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+9013,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+9014,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+9015,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+9016,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+9017,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+9018,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+9019,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+9020,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46725,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_directory_bits_dirty", false,-1);
    }
}

void VTestHarness::traceInitThis__236(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46726,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_status_valid", false,-1);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+9021,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_status_bits_blockB", false,-1);
        vcdp->declBit(c+9022,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_status_bits_blockC", false,-1);
        vcdp->declBit(c+9023,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_status_bits_nestC", false,-1);
        vcdp->declBit(c+9024,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_ready", false,-1);
        vcdp->declBit(c+9025,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_valid", false,-1);
        vcdp->declBit(c+9026,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+9027,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+9028,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+9029,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46732,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+9030,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+9031,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46733,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46734,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46735,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46736,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+9032,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46737,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46738,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46739,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+9033,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46740,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46741,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46742,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46743,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46744,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+9034,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46745,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+9035,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+9036,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+9037,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+9038,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+9039,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46746,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+9040,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+9041,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+9042,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+9043,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+9044,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr_io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46747,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_0", false,-1);
        vcdp->declBit(c+46748,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_1", false,-1);
        vcdp->declBit(c+46749,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_2", false,-1);
        vcdp->declBit(c+46750,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_3", false,-1);
        vcdp->declBit(c+46751,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_4", false,-1);
        vcdp->declBit(c+46752,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_5", false,-1);
        vcdp->declBit(c+46753,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_6", false,-1);
        vcdp->declBit(c+46754,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_7", false,-1);
        vcdp->declBit(c+46755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_8", false,-1);
        vcdp->declBit(c+46756,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_9", false,-1);
        vcdp->declBit(c+46757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_stall_10", false,-1);
        vcdp->declBus(c+9045,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_request_lo", false,-1, 5,0);
        vcdp->declBus(c+9046,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_request", false,-1, 11,0);
        vcdp->declBus(c+46758,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 robin_filter", false,-1, 11,0);
        vcdp->declBus(c+9047,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 robin_request", false,-1, 23,0);
        vcdp->declBus(c+9048,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_selectOH2", false,-1, 24,0);
        vcdp->declBus(c+9049,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_selectOH", false,-1, 11,0);
        vcdp->declBus(c+9050,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_select_hi", false,-1, 3,0);
        vcdp->declBus(c+9051,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_select_lo", false,-1, 7,0);
        vcdp->declBus(c+9052,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_select_hi_1", false,-1, 3,0);
        vcdp->declBus(c+9053,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_select_lo_1", false,-1, 3,0);
        vcdp->declBus(c+9054,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_select_hi_2", false,-1, 1,0);
        vcdp->declBus(c+9055,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_select_lo_2", false,-1, 1,0);
        vcdp->declBus(c+9056,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_select", false,-1, 3,0);
        vcdp->declBit(c+9057,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 schedule_reload", false,-1);
        vcdp->declBus(c+9058,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 schedule_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+9059,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 scheduleTag", false,-1, 12,0);
    }
}

void VTestHarness::traceInitThis__237(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8433,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 scheduleSet", false,-1, 9,0);
        vcdp->declBit(c+9060,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_valid", false,-1);
        vcdp->declBit(c+8565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_prio_0", false,-1);
        vcdp->declBit(c+8516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_prio_2", false,-1);
        vcdp->declBit(c+9061,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_control", false,-1);
        vcdp->declBus(c+9062,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+9063,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_param", false,-1, 2,0);
        vcdp->declBus(c+9064,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_size", false,-1, 2,0);
        vcdp->declBus(c+9065,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_source", false,-1, 5,0);
        vcdp->declBus(c+9066,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+9067,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+9068,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_put", false,-1, 5,0);
        vcdp->declBus(c+9069,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_bits_set", false,-1, 9,0);
        vcdp->declBus(c+9070,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 setMatches_lo", false,-1, 5,0);
        vcdp->declBus(c+9071,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 setMatches", false,-1, 11,0);
        vcdp->declBit(c+9072,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 alloc", false,-1);
        vcdp->declQuad(c+9073,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 selected_requests", false,-1, 35,0);
        vcdp->declBit(c+9075,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop", false,-1);
        vcdp->declBit(c+9076,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop", false,-1);
        vcdp->declBit(c+9077,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop", false,-1);
        vcdp->declBit(c+9078,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop", false,-1);
        vcdp->declBit(c+9079,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 lb_tag_mismatch", false,-1);
        vcdp->declBit(c+9080,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_uses_directory_assuming_no_bypass", false,-1);
        vcdp->declBus(c+46759,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_validOH_lo", false,-1, 5,0);
        vcdp->declBus(c+9081,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_validOH", false,-1, 11,0);
        vcdp->declBus(c+9082,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 prioFilter", false,-1, 11,0);
        vcdp->declBit(c+9083,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_free", false,-1);
        vcdp->declBit(c+9084,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 nestC", false,-1);
        vcdp->declBit(c+9085,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_alloc_cases", false,-1);
        vcdp->declBus(c+9086,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 lowerMatches", false,-1, 11,0);
        vcdp->declBit(c+9087,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 blockC", false,-1);
        vcdp->declBit(c+9088,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 queue", false,-1);
        vcdp->declBus(c+9089,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 lowerMatches1", false,-1, 11,0);
        vcdp->declBit(c+9090,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches", false,-1);
        vcdp->declBit(c+9091,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassQueue", false,-1);
        vcdp->declBit(c+9092,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 request_ready", false,-1);
        vcdp->declBit(c+9093,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass", false,-1);
        vcdp->declBit(c+9094,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload", false,-1);
        vcdp->declBit(c+9095,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_pop", false,-1);
        vcdp->declBit(c+46760,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_1", false,-1);
        vcdp->declBit(c+46761,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_1", false,-1);
        vcdp->declBit(c+46762,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_1", false,-1);
        vcdp->declBit(c+9096,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_1", false,-1);
        vcdp->declBit(c+46763,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_1", false,-1);
        vcdp->declBit(c+9097,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_1", false,-1);
        vcdp->declBit(c+9098,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_1", false,-1);
        vcdp->declBit(c+46764,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_2", false,-1);
        vcdp->declBit(c+46765,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_2", false,-1);
        vcdp->declBit(c+46766,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_2", false,-1);
        vcdp->declBit(c+9099,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_2", false,-1);
        vcdp->declBit(c+46767,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_2", false,-1);
        vcdp->declBit(c+9100,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_2", false,-1);
        vcdp->declBit(c+9101,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_2", false,-1);
        vcdp->declBit(c+46768,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_3", false,-1);
        vcdp->declBit(c+46769,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_3", false,-1);
        vcdp->declBit(c+46770,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_3", false,-1);
        vcdp->declBit(c+9102,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_3", false,-1);
        vcdp->declBit(c+46771,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_3", false,-1);
        vcdp->declBit(c+9103,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_3", false,-1);
        vcdp->declBit(c+9104,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_3", false,-1);
        vcdp->declBit(c+46772,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_4", false,-1);
        vcdp->declBit(c+46773,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_4", false,-1);
        vcdp->declBit(c+46774,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_4", false,-1);
        vcdp->declBit(c+9105,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_4", false,-1);
        vcdp->declBit(c+46775,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_4", false,-1);
        vcdp->declBit(c+9106,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_4", false,-1);
        vcdp->declBit(c+9107,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_4", false,-1);
        vcdp->declBit(c+46776,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_5", false,-1);
        vcdp->declBit(c+46777,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_5", false,-1);
        vcdp->declBit(c+46778,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_5", false,-1);
        vcdp->declBit(c+9108,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_5", false,-1);
        vcdp->declBit(c+46779,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_5", false,-1);
        vcdp->declBit(c+9109,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_5", false,-1);
        vcdp->declBit(c+9110,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_5", false,-1);
        vcdp->declBit(c+46780,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_6", false,-1);
        vcdp->declBit(c+46781,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_6", false,-1);
        vcdp->declBit(c+46782,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_6", false,-1);
        vcdp->declBit(c+9111,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_6", false,-1);
        vcdp->declBit(c+46783,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_6", false,-1);
        vcdp->declBit(c+9112,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_6", false,-1);
        vcdp->declBit(c+9113,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_6", false,-1);
        vcdp->declBit(c+46784,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_7", false,-1);
        vcdp->declBit(c+46785,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_7", false,-1);
        vcdp->declBit(c+46786,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_7", false,-1);
        vcdp->declBit(c+9114,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_7", false,-1);
        vcdp->declBit(c+46787,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_7", false,-1);
        vcdp->declBit(c+9115,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_7", false,-1);
        vcdp->declBit(c+9116,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_7", false,-1);
        vcdp->declBit(c+46788,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_8", false,-1);
        vcdp->declBit(c+46789,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_8", false,-1);
        vcdp->declBit(c+46790,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_8", false,-1);
        vcdp->declBit(c+9117,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_8", false,-1);
        vcdp->declBit(c+46791,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_8", false,-1);
        vcdp->declBit(c+9118,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_8", false,-1);
        vcdp->declBit(c+9119,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_8", false,-1);
        vcdp->declBit(c+46792,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_9", false,-1);
        vcdp->declBit(c+46793,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_9", false,-1);
        vcdp->declBit(c+46794,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_9", false,-1);
        vcdp->declBit(c+9120,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_9", false,-1);
        vcdp->declBit(c+46795,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_9", false,-1);
        vcdp->declBit(c+9121,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_9", false,-1);
    }
}

void VTestHarness::traceInitThis__238(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+9122,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_9", false,-1);
        vcdp->declBit(c+46796,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_10", false,-1);
        vcdp->declBit(c+46797,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_10", false,-1);
        vcdp->declBit(c+46798,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_10", false,-1);
        vcdp->declBit(c+9123,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_10", false,-1);
        vcdp->declBit(c+46799,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_10", false,-1);
        vcdp->declBit(c+9124,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_10", false,-1);
        vcdp->declBit(c+9125,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_10", false,-1);
        vcdp->declBit(c+46800,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_11", false,-1);
        vcdp->declBit(c+46801,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_11", false,-1);
        vcdp->declBit(c+46802,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_11", false,-1);
        vcdp->declBit(c+9126,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_11", false,-1);
        vcdp->declBit(c+46803,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_11", false,-1);
        vcdp->declBit(c+9127,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_11", false,-1);
        vcdp->declBit(c+9128,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_11", false,-1);
        vcdp->declBit(c+46804,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 a_pop_12", false,-1);
        vcdp->declBit(c+46805,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 b_pop_12", false,-1);
        vcdp->declBit(c+46806,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_pop_12", false,-1);
        vcdp->declBit(c+9129,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypassMatches_12", false,-1);
        vcdp->declBit(c+46807,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 may_pop_12", false,-1);
        vcdp->declBit(c+9130,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bypass_12", false,-1);
        vcdp->declBit(c+9131,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 will_reload_12", false,-1);
        vcdp->declQuad(c+46808,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 prio_requests", false,-1, 35,0);
        vcdp->declBus(c+9132,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_hi_1", false,-1, 3,0);
        vcdp->declBus(c+9133,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_lo", false,-1, 31,0);
        vcdp->declBus(c+9134,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_hi_2", false,-1, 15,0);
        vcdp->declBus(c+9135,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_lo_1", false,-1, 15,0);
        vcdp->declBus(c+9136,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_hi_3", false,-1, 7,0);
        vcdp->declBus(c+9137,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_lo_2", false,-1, 7,0);
        vcdp->declBus(c+9138,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_hi_4", false,-1, 3,0);
        vcdp->declBus(c+9139,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_lo_3", false,-1, 3,0);
        vcdp->declBus(c+9140,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_hi_5", false,-1, 1,0);
        vcdp->declBus(c+9141,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 pop_index_lo_4", false,-1, 1,0);
        vcdp->declBit(c+9142,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_uses_directory_for_lb", false,-1);
        vcdp->declBit(c+9143,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_uses_directory", false,-1);
        vcdp->declBit(c+9144,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 alloc_uses_directory", false,-1);
        vcdp->declBus(c+9145,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_hi", false,-1, 3,0);
        vcdp->declBus(c+9146,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_lo", false,-1, 7,0);
        vcdp->declBus(c+9147,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_hi_1", false,-1, 3,0);
        vcdp->declBus(c+9148,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_lo_1", false,-1, 3,0);
        vcdp->declBus(c+9149,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_hi_2", false,-1, 1,0);
        vcdp->declBus(c+9150,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_lo_2", false,-1, 1,0);
        vcdp->declBus(c+9151,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_hi_7", false,-1, 3,0);
        vcdp->declBus(c+9152,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_lo_7", false,-1, 31,0);
        vcdp->declBus(c+9153,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_hi_8", false,-1, 15,0);
        vcdp->declBus(c+9154,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_lo_8", false,-1, 15,0);
        vcdp->declBus(c+9155,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_hi_9", false,-1, 7,0);
        vcdp->declBus(c+9156,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_lo_9", false,-1, 7,0);
        vcdp->declBus(c+9157,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_hi_10", false,-1, 3,0);
        vcdp->declBus(c+9158,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_lo_10", false,-1, 3,0);
        vcdp->declBus(c+9159,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_hi_11", false,-1, 1,0);
        vcdp->declBus(c+9160,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests_io_push_bits_index_lo_11", false,-1, 1,0);
        vcdp->declBus(c+9161,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 mshr_insertOH", false,-1, 12,0);
        vcdp->declBus(c+46810,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directoryFanout", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA reset", false,-1);
        vcdp->declBit(c+8430,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_req_ready", false,-1);
        vcdp->declBit(c+8431,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_req_valid", false,-1);
        vcdp->declBus(c+8432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8433,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_req_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8434,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8435,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_req_bits_source", false,-1, 3,0);
        vcdp->declBit(c+8436,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_req_bits_block", false,-1);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_reset", false,-1);
        vcdp->declBit(c+8430,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+8431,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+9162,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8434,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8435,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+9163,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+9164,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA a_bits_address_base", false,-1, 28,0);
        vcdp->declBus(c+9165,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA a_bits_address_lo_lo", false,-1, 7,0);
        vcdp->declBus(c+9166,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA a_bits_address_lo", false,-1, 15,0);
        vcdp->declBus(c+9167,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA a_bits_address_hi_lo", false,-1, 7,0);
        vcdp->declBus(c+9168,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA a_bits_address_hi", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q reset", false,-1);
        vcdp->declBit(c+8430,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+8431,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+9162,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_enq_bits_opcode", false,-1, 2,0);
    }
}
