module flip_flop(//with reset
input wire clk,          
    input wire reset,        
    input wire D,          
    output reg Q            
);

    always @(posedge clk or posedge reset) begin
        if (reset)
            Q <= 0;          
        else
            Q <= D;          
    end
endmodule