= control target key start
LH: loop header
LB: loop body
LE: loop exit
PB: predicated region body
PF: predicated region fallthrough
CT: control target
= control target key end

     0   :  { %s217_s0 = sld [smem:[#allocation21]] } /* Start region 0 :: Start region 278 */
   0x1   :  { %s218_s1 = sand.u32 134217727, %s217_s0 }
   0x2   :  { %s219_s2 = sor.u32 4026531840, %s218_s1 }
   0x3   :  { %220 = vtrace %s219_s2 }
   0x4   :  { %s211_s3 = sld [smem:[#allocation18]] }
   0x5   :  { %212 = vtrace %s211_s3 }
   0x6   :  { %s213_s4 = sld [smem:[#allocation19]] }
   0x7   :  { %214 = vtrace %s213_s4 }
   0x8   :  { %s215_s5 = sld [smem:[#allocation20]] }
   0x9   :  { %216 = vtrace %s215_s5 }
   0xa   :  { %v198_v0 = vlaneseq } /* Start region 35 :: Start region 36 :: Start region 37 */
   0xb   :  { %v286_v1 = vshrl.u32 %v198_v0, 7 }
   0xc   :  { %v200_v2 = vshrl.u32 %v286_v1, 1  ;;  %v201_v3 = vand.u32 1, %v286_v1 }
   0xd   :  { %v202_v4 = vshll.u32 %v201_v3, 2  ;;  %v209_v6 = vsub.s32 %v200_v2, %v286_v1 }
   0xe   :  { %v203_v5 = vadd.s32 %v202_v4, %v200_v2 }
   0xf   :  { %v204_v7 = vsub.s32 %v203_v5, %v286_v1 }
  0x10   :  { %205 = vsetiar.raw.iar0 %v204_v7 /* EvenOdd Store IAR initialization */ }
  0x11   :  { %210 = vsetiar.raw.iar1 %v209_v6 /* EvenOdd Load IAR initialization */ }
  0x12   :  { %s78_s6 = sld [smem:[#allocation15]] }
  0x13   :  { %p221_p0 = scmp.eq.s32.totalorder %s78_s6, 0 } /* End region 35 */
  0x14   :  { %s95_s7 = sxor.u32 (!%p221_p0), 2925155241, %s78_s6 }
  0x15   :  { %82 = sbr.rel (%p221_p0) target bundleno = 160 (0xa0), region = 38 }
  0x16   :  { %s96_s8 = smul.u32 (!%p221_p0), 2223506493, %s95_s7 }
  0x17   :  {}
  0x18   :  { %s97_s9 = sshrl.u32 (!%p221_p0), %s96_s8, 16 }
  0x19   :  { %s98_s10 = sxor.u32 (!%p221_p0), %s97_s9, %s96_s8 } /* End region 36 */
  0x1a   :  { %v87_v8 = vand.u32 127, %v198_v0  ;;  %s103_s11 = smul.u32 3389127133, %s98_s10  ;;  %vm222_vm0 = vcmp.eq.s32.totalorder %v286_v1, 1  ;;  %vm223_vm2 = vcmp.eq.s32.totalorder %v286_v1, 2  ;;  %vm224_vm3 = vcmp.eq.s32.totalorder %v286_v1, 3 }
  0x1b   :  { %v91_v9 = vxor.u32 1135663077, %v87_v8  ;;  %v105_v17 = vstv %s103_s11 }
  0x1c   :  { %v92_v10 = vmul.u32 2925155241, %v91_v9 }
  0x1d   :  { %v93_v11 = vshrl.u32 %v92_v10, 16 }
  0x1e   :  { %v94_v12 = vxor.u32 %v93_v11, %v92_v10 }
  0x1f   :  { %v99_v13 = vxor.u32 2223506493, %v94_v12  ;;  %v113_v26 = vmul.u32 3389127133, %v94_v12 }
  0x20   :  { %v100_v14 = vmul.u32 1519409121, %v99_v13 }
  0x21   :  { %v101_v15 = vshrl.u32 %v100_v14, 16 }
  0x22   :  { %v102_v16 = vxor.u32 %v101_v15, %v100_v14 }
  0x23   :  { %v104_v18 = vmul.u32 1232336661, %v102_v16 }
  0x24   :  { %v106_v19 = vsub.s32 %v105_v17, %v104_v18 }
  0x25   :  { %v107_v20 = vshrl.u32 %v106_v19, 16 }
  0x26   :  { %v108_v21 = vxor.u32 %v107_v20, %v106_v19 }
  0x27   :  { %v109_v22 = vxor.u32 1519409121, %v108_v21  ;;  %v122_v31 = vxor.u32 2925155241, %v108_v21 }
  0x28   :  { %v110_v23 = vmul.u32 2449846741, %v109_v22  ;;  %v123_v34 = vmul.u32 2223506493, %v122_v31 }
  0x29   :  { %v111_v24 = vshrl.u32 %v110_v23, 16  ;;  %v124_v37 = vshrl.u32 %v123_v34, 16 }
  0x2a   :  { %v112_v25 = vxor.u32 %v111_v24, %v110_v23  ;;  %v125_v39 = vxor.u32 %v124_v37, %v123_v34 }
  0x2b   :  { %v114_v27 = vmul.u32 1232336661, %v112_v25  ;;  %v130_v43 = vmul.u32 3389127133, %v125_v39 }
  0x2c   :  { %v115_v28 = vsub.s32 %v113_v26, %v114_v27 }
  0x2d   :  { %v116_v29 = vshrl.u32 %v115_v28, 16 }
  0x2e   :  { %v117_v30 = vxor.u32 %v116_v29, %v115_v28 }
  0x2f   :  { %v118_v32 = vxor.u32 1135663077, %v117_v30 }
  0x30   :  { %v119_v33 = vmul.u32 2925155241, %v118_v32 }
  0x31   :  { %v120_v35 = vshrl.u32 %v119_v33, 16 }
  0x32   :  { %v121_v36 = vxor.u32 %v120_v35, %v119_v33 }
  0x33   :  { %v126_v38 = vxor.u32 2223506493, %v121_v36  ;;  %v139_v52 = vmul.u32 3389127133, %v121_v36 }
  0x34   :  { %v127_v40 = vmul.u32 1519409121, %v126_v38 }
  0x35   :  { %v128_v41 = vshrl.u32 %v127_v40, 16 }
  0x36   :  { %v129_v42 = vxor.u32 %v128_v41, %v127_v40 }
  0x37   :  { %v131_v44 = vmul.u32 1232336661, %v129_v42 }
  0x38   :  { %v132_v45 = vsub.s32 %v130_v43, %v131_v44 }
  0x39   :  { %v133_v46 = vshrl.u32 %v132_v45, 16 }
  0x3a   :  { %v134_v47 = vxor.u32 %v133_v46, %v132_v45 }
  0x3b   :  { %v135_v48 = vxor.u32 1519409121, %v134_v47  ;;  %v152_v53 = vxor.u32 1179257497, %v134_v47  ;;  %v168_v57 = vxor.u32 3546938817, %v134_v47 }
  0x3c   :  { %v156_v59 = vxor.u32 461070425, %v134_v47  ;;  %v172_v60 = vxor.u32 728804945, %v134_v47 }
  0x3d   :  { %v136_v49 = vmul.u32 2449846741, %v135_v48  ;;  %v153_v56 = vmul.u32 2174555301, %v152_v53 }
  0x3e   :  { %v169_v63 = vmul.u32 1343633581, %v168_v57  ;;  %v157_v4 = vmul.u32 702470093, %v156_v59 }
  0x3f   :  { %v137_v50 = vshrl.u32 %v136_v49, 16  ;;  %v154_v62 = vshrl.u32 %v153_v56, 16  ;;  %v173_v6 = vmul.u32 1920080165, %v172_v60 }
  0x40   :  { %v170_v13 = vshrl.u32 %v169_v63, 16  ;;  %v158_v16 = vshrl.u32 %v157_v4, 16 }
  0x41   :  { %v138_v51 = vxor.u32 %v137_v50, %v136_v49  ;;  %v155_v12 = vxor.u32 %v154_v62, %v153_v56  ;;  %v174_v20 = vshrl.u32 %v173_v6, 16 }
  0x42   :  { %v171_v21 = vxor.u32 %v170_v13, %v169_v63  ;;  %v159_v25 = vxor.u32 %v158_v16, %v157_v4 }
  0x43   :  { %v140_v54 = vmul.u32 1232336661, %v138_v51  ;;  %v175_v27 = vxor.u32 %v174_v20, %v173_v6 }
  0x44   :  { %v141_v55 = vsub.s32 %v139_v52, %v140_v54 }
  0x45   :  { %v142_v58 = vshrl.u32 %v141_v55, 16 }
  0x46   :  { %v143_v61 = vxor.u32 %v142_v58, %v141_v55 }
  0x47   :  { %v144_v0 = vxor.u32 2337405405, %v143_v61  ;;  %v148_v2 = vxor.u32 747796405, %v143_v61  ;;  %v160_v3 = vxor.u32 2174555301, %v143_v61 }
  0x48   :  { %v164_v5 = vxor.u32 702470093, %v143_v61 }
  0x49   :  { %v145_v7 = vmul.u32 1179257497, %v144_v0  ;;  %v149_v8 = vmul.u32 461070425, %v148_v2 }
  0x4a   :  { %v161_v9 = vmul.u32 3546938817, %v160_v3  ;;  %v165_v10 = vmul.u32 728804945, %v164_v5 }
  0x4b   :  { %v146_v11 = vshrl.u32 %v145_v7, 16  ;;  %v150_v17 = vshrl.u32 %v149_v8, 16 }
  0x4c   :  { %v162_v14 = vshrl.u32 %v161_v9, 16  ;;  %v166_v19 = vshrl.u32 %v165_v10, 16 }
  0x4d   :  { %v147_v15 = vxor.u32 %v146_v11, %v145_v7  ;;  %v151_v24 = vxor.u32 %v150_v17, %v149_v8 }
  0x4e   :  { %v163_v18 = vxor.u32 %v162_v14, %v161_v9  ;;  %v167_v26 = vxor.u32 %v166_v19, %v165_v10 }
  0x4f   :  { %v176_v22 = vor.u32 %v155_v12, %v147_v15 }
  0x50   :  { %v177_v23 = vor.u32 %v176_v22, %v163_v18 }
  0x51   :  { %v178_v28 = vor.u32 %v177_v23, %v171_v21 }
  0x52   :  { %vm179_vm1 = vcmp.eq.s32.totalorder %v178_v28, 0 }
  0x53   :  { %v189_v29 = vsel /*vm=*/%vm179_vm1, /*on_true_vy=*/%v151_v24, /*on_false_vx=*/%v147_v15  ;;  %v190_v30 = vsel /*vm=*/%vm179_vm1, /*on_true_vy=*/%v159_v25, /*on_false_vx=*/%v155_v12  ;;  %v192_v31 = vsel /*vm=*/%vm179_vm1, /*on_true_vy=*/%v167_v26, /*on_false_vx=*/%v163_v18  ;;  %v194_v32 = vsel /*vm=*/%vm179_vm1, /*on_true_vy=*/%v175_v27, /*on_false_vx=*/%v171_v21 }
  0x54   :  { %v191_v33 = vsel /*vm=*/%vm222_vm0, /*on_true_vy=*/%v190_v30, /*on_false_vx=*/%v189_v29 }
  0x55   :  { %v193_v34 = vsel /*vm=*/%vm223_vm2, /*on_true_vy=*/%v192_v31, /*on_false_vx=*/%v191_v33 }
  0x56   :  { %v195_v35 = vsel /*vm=*/%vm224_vm3, /*on_true_vy=*/%v194_v32, /*on_false_vx=*/%v193_v34 }
  0x57   :  { %196 = setrngseed %v195_v35 /* Rng seed initialization */ }
  0x58   :  { %v197_v36 = vrng /* Rng seed initialization */ } /* End region 37 */
  0x59 PF:  { %73 = vsettm 1 } /* Start/End empty region 38 */
  0x5a   :  { %s279_s12 = smov 2147483646 /* materialized constant */ }
  0x5b   :  { %72 = vsettm %s279_s12 }
  0x5c   :  { %70 = vtrace 2415919103 }
  0x5d   :  { %0 = vtrace 2952790016 }
  0x5e   :  { %1 = vtrace 3221225472 }
  0x5f   :  { %s2_s13 = sld [smem:[#allocation0]] } /* End region 278 :: Start region 1 :: Start region 2 :: Start region 3 :: Start region 279 */
  0x60   :  { %p225_p1 = scmp.ne.s32.totalorder %s2_s13, 1 } /* End region 1 */
  0x61   :  { %6 = sbr.rel (%p225_p1) target bundleno = 347 (0x15b), region = 4 }
  0x62   :  {}
  0x63   :  {}
  0x64   :  {}
  0x65   :  {} /* End region 2 */
  0x66   :  { %s295_s3 = sld [smem:[#allocation2]]  ;;  %s8_s3 = int_to_ptr.hbm [resolvable:$false] %s295_s3 } /* Start/End empty region 6 */
  0x67   :  { %s9_s14 = scalar_parameter_address 0 } /* Start/End empty region 7 */
  0x68   :  { %s10_s15 = scalar_parameter_address 1 } /* Start/End empty region 8 */
  0x69   :  { %s11_s16 = scalar_parameter_address 2 } /* Start/End empty region 9 */
  0x6a   :  { %29 = vtrace 2147483648  ;;  %12 = compiler-scheduling-barrier  ;;  %14 = compiler-scheduling-barrier } /* Start/End empty region 10 :: Start/End empty region 11 :: Start region 12 */
  0x6b   :  { %17 = vsyncpa [#allocation8], 0  ;;  %s18_s17 = sld [smem:[#allocation9]]  ;;  %15 = compiler-scheduling-barrier }
  0x6c   :  { %p19_p2 = scmp.ne.s32.totalorder %s18_s17, 0 }
  0x6d   :  { %s20_s18 = scalar_select /*predicate=*/%p19_p2, /*on_true=*/256, /*on_false=*/0 }
  0x6e   :  { %s22_s19 = scalar_select /*predicate=*/%p19_p2, /*on_true=*/0, /*on_false=*/256 }
  0x6f   :  { %21 = vsyncadd [#allocation8], %s20_s18  ;;  %s280_s20 = smov [#allocation7] /* materialized constant */ }
  0x70   :  { %s23_s21 = sshll.u32 %s280_s20, 4  ;;  %s24_s21 = int_to_ptr.vmem [resolvable:$true] %s23_s21 }
  0x71   :  { %s237_s22 = scalar_lea.vmem %s24_s21, %s22_s19  ;;  %s241_s23 = scalar_lea.vmem %s24_s21, 256 }
  0x72   :  { %p238_p3 = scmp.ne.s32.totalorder %s24_s21, %s237_s22  ;;  %p242_p4 = scmp.lt.s32.totalorder %s24_s21, %s24_s21 }
  0x73   :  { %p243_p5 = scmp.lt.s32.totalorder %s241_s23, %s237_s22 }
  0x74   :  { %p244_p6 = por %p243_p5, %p242_p4 }
  0x75   :  { %p245_p7 = pnand %p244_p6, %p238_p3 }
  0x76   :  { %248 = shalt.err (!%p245_p7) /* BoundsCheck 0 [deref of %s24] for %26 = dma.hbm_to_vmem [thread:$1]  /*hbm=*/%s9, /*size_in_granules=*/%s22, /*vmem=*/%s24, /*dst_syncflagno=*/[#allocation8]
hlo: copy-start
 */ }
  0x77   :  { %26 = dma.hbm_to_vmem [thread:$1]  /*hbm=*/%s9_s14, /*size_in_granules=*/%s22_s19, /*vmem=*/%s24_s21, /*dst_syncflagno=*/[#allocation8] }
  0x78   :  { %30 = vtrace 2415919104  ;;  %28 = compiler-scheduling-barrier } /* End region 12 */
  0x79   :  { %38 = vsyncpa [#allocation11], 0  ;;  %s281_s24 = smov [#allocation10] /* materialized constant */  ;;  %31 = compiler-scheduling-barrier  ;;  %33 = compiler-scheduling-barrier  ;;  %34 = compiler-scheduling-barrier  ;;  %36 = compiler-scheduling-barrier  ;;  %37 = compiler-scheduling-barrier } /* Start/End empty region 15 :: Start/End empty region 16 :: Start region 17 :: Start region 18 :: Start region 19 */
  0x7a   :  { %s39_s25 = sshll.u32 %s281_s24, 4  ;;  %s40_s25 = int_to_ptr.vmem [resolvable:$true] %s39_s25 }
  0x7b   :  { %s249_s26 = scalar_lea.vmem %s40_s25, 1  ;;  %s253_s27 = scalar_lea.vmem %s40_s25, 128 }
  0x7c   :  { %p250_p8 = scmp.ne.s32.totalorder %s40_s25, %s249_s26  ;;  %p254_p9 = scmp.lt.s32.totalorder %s40_s25, %s40_s25 }
  0x7d   :  { %p255_p10 = scmp.lt.s32.totalorder %s253_s27, %s249_s26 }
  0x7e   :  { %p256_p11 = por %p255_p10, %p254_p9 }
  0x7f   :  { %p257_p12 = pnand %p256_p11, %p250_p8 }
  0x80   :  { %260 = shalt.err (!%p257_p12) /* BoundsCheck 1 [deref of %s40] for %42 = dma.hbm_to_vmem [thread:$0]  /*hbm=*/%s11, /*size_in_granules=*/1, /*vmem=*/%s40, /*dst_syncflagno=*/[#allocation11]
hlo: copy.1
 */ }
  0x81   :  { %42 = dma.hbm_to_vmem [thread:$0]  /*hbm=*/%s11_s16, /*size_in_granules=*/1, /*vmem=*/%s40_s25, /*dst_syncflagno=*/[#allocation11] }
  0x82   :  { %273 = dma.done.wait [#allocation11], 1 /* local-dma-wait */ }
  0x83   :  { %274 = vsyncadd [#allocation11], 4294967295 }
  0x84   :  { %44 = vsyncpa [#allocation11], 1  ;;  %v45_v1 = vld [vmem:[#allocation10] sm:$0xff] } /* End region 18 :: End region 19 */
  0x85   :  { %226 = vpush %v45_v1 }
  0x86   :  { %s299_s2 = spop %226 } /* End region 17 */
  0x87   :  { %49 = vsyncpa [#allocation13], 0  ;;  %s282_s28 = smov [#allocation12] /* materialized constant */  ;;  %47 = compiler-scheduling-barrier  ;;  %48 = compiler-scheduling-barrier } /* Start region 20 :: Start region 21 :: Start region 22 */
  0x88   :  { %s50_s29 = sshll.u32 %s282_s28, 4  ;;  %s51_s29 = int_to_ptr.vmem [resolvable:$true] %s50_s29 }
  0x89   :  { %s261_s30 = scalar_lea.vmem %s51_s29, 1  ;;  %s265_s0 = scalar_lea.vmem %s51_s29, 128 }
  0x8a   :  { %p262_p13 = scmp.ne.s32.totalorder %s51_s29, %s261_s30  ;;  %p266_p0 = scmp.lt.s32.totalorder %s51_s29, %s51_s29 }
  0x8b   :  { %p267_p1 = scmp.lt.s32.totalorder %s265_s0, %s261_s30 }
  0x8c   :  { %p268_p2 = por %p267_p1, %p266_p0 }
  0x8d   :  { %p269_p3 = pnand %p268_p2, %p262_p13 }
  0x8e   :  { %272 = shalt.err (!%p269_p3) /* BoundsCheck 3 [deref of %s51] for %53 = dma.hbm_to_vmem [thread:$0]  /*hbm=*/%s10, /*size_in_granules=*/1, /*vmem=*/%s51, /*dst_syncflagno=*/[#allocation13]
hlo: copy
 */ }
  0x8f   :  { %53 = dma.hbm_to_vmem [thread:$0]  /*hbm=*/%s10_s15, /*size_in_granules=*/1, /*vmem=*/%s51_s29, /*dst_syncflagno=*/[#allocation13] }
  0x90   :  { %275 = dma.done.wait [#allocation13], 1 /* local-dma-wait */ }
  0x91   :  { %276 = vsyncadd [#allocation13], 4294967295 }
  0x92   :  { %55 = vsyncpa [#allocation13], 1  ;;  %v56_v37 = vld [vmem:[#allocation12] sm:$0xff] } /* End region 21 :: End region 22 */
  0x93   :  { %228 = vpush %v56_v37 }
  0x94   :  { %s302_s1 = spop %228 } /* End region 20 */
  0x95   :  { %63 = vtrace 2147483649  ;;  %58 = compiler-scheduling-barrier } /* Start region 23 */
  0x96   :  { %277 = dma.done.wait [#allocation8], 256 /* local-dma-wait */  ;;  %59 = compiler-scheduling-barrier }
  0x97   :  { %278 = vsyncadd [#allocation8], 4294967040 }
  0x98   :  { %61 = vsyncpa [#allocation8], 1 }
  0x99   :  { %64 = vtrace 2415919105  ;;  %62 = compiler-scheduling-barrier } /* End region 279 :: End region 23 */
  0x9a   :  { %68 = vtrace 2147483650 } /* Start region 26 :: Start region 280 */
  0x9b   :  { %s283_s0 = smov [#allocation7] /* materialized constant */  ;;  %65 = compiler-scheduling-barrier } /* End region 280 */
  0x9c   :  { %66 = inlined_call %s283_s0, %s302_s1, %s299_s2, %s8_s3 /* %dynamic-slice.4 = dynamic-slice(%copy-done, %copy, %copy.1) */ }
  0x9d   :  { %69 = vtrace 2415919106  ;;  %67 = compiler-scheduling-barrier } /* End region 3 :: End region 26 :: Start region 281 :: End region 281 */
  0x9e PF:  { %71 = vtrace 2684354559 } /* Start/End empty region 282 :: Start/End empty region 4 :: Start region 283 */
  0x9f   :  { %s284_s4 = smov 2147483647 /* materialized constant */ }
  0xa0   :  { %74 = vsettm %s284_s4 }
  0xa1   :  { %75 = vdelay 1 }
  0xa2   :  { %76 = sfence }
  0xa3   :  { %s285_s5 = smov 0 /* materialized constant */ }
  0xa4   :  { %77 = sst [smem:[#allocation14]] %s285_s5 } /* End region 0 :: End region 283 */
