{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489698741664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489698741727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 18:12:21 2017 " "Processing started: Thu Mar 16 18:12:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489698741727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698741727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER " "Command: quartus_map --read_settings_files=on --write_settings_files=off SuperHexagon2 -c PRUEBA_PLAYER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698741737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489698744812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/shift_register_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/shift_register_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REGISTER_RX-BEH " "Found design unit 1: SHIFT_REGISTER_RX-BEH" {  } { { "rtl_src/SHIFT_REGISTER_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SHIFT_REGISTER_RX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774482 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REGISTER_RX " "Found entity 1: SHIFT_REGISTER_RX" {  } { { "rtl_src/SHIFT_REGISTER_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SHIFT_REGISTER_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/rs232_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/rs232_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RX_FSM-BEH " "Found design unit 1: RS232_RX_FSM-BEH" {  } { { "rtl_src/RS232_RX_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX_FSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774503 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RX_FSM " "Found entity 1: RS232_RX_FSM" {  } { { "rtl_src/RS232_RX_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/data_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/data_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_BUFFER-BEH " "Found design unit 1: DATA_BUFFER-BEH" {  } { { "rtl_src/DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DATA_BUFFER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774503 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_BUFFER " "Found entity 1: DATA_BUFFER" {  } { { "rtl_src/DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DATA_BUFFER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pckgs/hexapackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pckgs/hexapackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexaPackage " "Found design unit 1: HexaPackage" {  } { { "pckgs/HexaPackage.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/pckgs/HexaPackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 HexaPackage-body " "Found design unit 2: HexaPackage-body" {  } { { "pckgs/HexaPackage.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/pckgs/HexaPackage.vhd" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/senocoseno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/senocoseno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senocoseno-beh " "Found design unit 1: senocoseno-beh" {  } { { "rtl_src/SENOCOSENO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SENOCOSENO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""} { "Info" "ISGN_ENTITY_NAME" "1 senocoseno " "Found entity 1: senocoseno" {  } { { "rtl_src/SENOCOSENO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SENOCOSENO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/rotar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/rotar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotar-beh " "Found design unit 1: rotar-beh" {  } { { "rtl_src/ROTAR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotar " "Found entity 1: rotar" {  } { { "rtl_src/ROTAR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/prueba_player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/prueba_player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRUEBA_PLAYER-BEH " "Found design unit 1: PRUEBA_PLAYER-BEH" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRUEBA_PLAYER " "Found entity 1: PRUEBA_PLAYER" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paredes-beh " "Found design unit 1: paredes-beh" {  } { { "rtl_src/PAREDES.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PAREDES.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""} { "Info" "ISGN_ENTITY_NAME" "1 paredes " "Found entity 1: paredes" {  } { { "rtl_src/PAREDES.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PAREDES.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/lfsr_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/lfsr_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_64-shift " "Found design unit 1: LFSR_64-shift" {  } { { "rtl_src/LFSR_64.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/LFSR_64.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_64 " "Found entity 1: LFSR_64" {  } { { "rtl_src/LFSR_64.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/LFSR_64.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/jugador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/jugador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jugador-beh " "Found design unit 1: jugador-beh" {  } { { "rtl_src/JUGADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUGADOR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""} { "Info" "ISGN_ENTITY_NAME" "1 jugador " "Found entity 1: jugador" {  } { { "rtl_src/JUGADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUGADOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/juego_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/juego_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Juego_Fsm-beh " "Found design unit 1: Juego_Fsm-beh" {  } { { "rtl_src/JUEGO_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUEGO_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Juego_Fsm " "Found entity 1: Juego_Fsm" {  } { { "rtl_src/JUEGO_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUEGO_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/generador_paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/generador_paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GENERADOR_PAREDES-BEH " "Found design unit 1: GENERADOR_PAREDES-BEH" {  } { { "rtl_src/GENERADOR_PAREDES.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/GENERADOR_PAREDES.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""} { "Info" "ISGN_ENTITY_NAME" "1 GENERADOR_PAREDES " "Found entity 1: GENERADOR_PAREDES" {  } { { "rtl_src/GENERADOR_PAREDES.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/GENERADOR_PAREDES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/ff_d_rising.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/ff_d_rising.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_RISING-flow " "Found design unit 1: FF_D_RISING-flow" {  } { { "rtl_src/FF_D_RISING.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_D_RISING.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_RISING " "Found entity 1: FF_D_RISING" {  } { { "rtl_src/FF_D_RISING.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_D_RISING.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/ff_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/ff_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_AND-beh " "Found design unit 1: FF_AND-beh" {  } { { "rtl_src/FF_AND.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_AND.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_AND " "Found entity 1: FF_AND" {  } { { "rtl_src/FF_AND.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_AND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/dificultad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/dificultad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dificultad-beh " "Found design unit 1: Dificultad-beh" {  } { { "rtl_src/DIFICULTAD.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DIFICULTAD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dificultad " "Found entity 1: Dificultad" {  } { { "rtl_src/DIFICULTAD.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DIFICULTAD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/dibujo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/dibujo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIBUJO-BEH " "Found design unit 1: DIBUJO-BEH" {  } { { "rtl_src/DIBUJO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DIBUJO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIBUJO " "Found entity 1: DIBUJO" {  } { { "rtl_src/DIBUJO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DIBUJO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/desplazaxyalcentro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/desplazaxyalcentro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesplazaXYalCentro-beh " "Found design unit 1: DesplazaXYalCentro-beh" {  } { { "rtl_src/DESPLAZAXYALCENTRO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DESPLAZAXYALCENTRO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesplazaXYalCentro " "Found entity 1: DesplazaXYalCentro" {  } { { "rtl_src/DESPLAZAXYALCENTRO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DESPLAZAXYALCENTRO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/dec_hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/dec_hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_HEX_7SEG-DECOD " "Found design unit 1: DEC_HEX_7SEG-DECOD" {  } { { "rtl_src/DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DEC_HEX_7SEG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_HEX_7SEG " "Found entity 1: DEC_HEX_7SEG" {  } { { "rtl_src/DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/DEC_HEX_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/conv_hexagonal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/conv_hexagonal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_hexagonal-beh " "Found design unit 1: conv_hexagonal-beh" {  } { { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_hexagonal " "Found entity 1: conv_hexagonal" {  } { { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_VGA-BEH " "Found design unit 1: CONTROLADOR_VGA-BEH" {  } { { "rtl_src/CONTROLADOR_VGA.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTROLADOR_VGA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_VGA " "Found entity 1: CONTROLADOR_VGA" {  } { { "rtl_src/CONTROLADOR_VGA.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTROLADOR_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/control_giro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/control_giro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_giro-beh " "Found design unit 1: control_giro-beh" {  } { { "rtl_src/CONTROL_GIRO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTROL_GIRO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_giro " "Found entity 1: control_giro" {  } { { "rtl_src/CONTROL_GIRO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTROL_GIRO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR-beh " "Found design unit 1: CONTADOR-beh" {  } { { "rtl_src/CONTADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTADOR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "rtl_src/CONTADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/compara_coordenadas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/compara_coordenadas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compara_coordenadas-beh " "Found design unit 1: Compara_coordenadas-beh" {  } { { "rtl_src/COMPARA_COORDENADAS.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/COMPARA_COORDENADAS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compara_coordenadas " "Found entity 1: Compara_coordenadas" {  } { { "rtl_src/COMPARA_COORDENADAS.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/COMPARA_COORDENADAS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/circulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/circulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIRCULO-BEH " "Found design unit 1: CIRCULO-BEH" {  } { { "rtl_src/CIRCULO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774555 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIRCULO " "Found entity 1: CIRCULO" {  } { { "rtl_src/CIRCULO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774557 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/superhexagon2016.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/superhexagon2016.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUPERHEXAGON2016-BEH " "Found design unit 1: SUPERHEXAGON2016-BEH" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774558 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUPERHEXAGON2016 " "Found entity 1: SUPERHEXAGON2016" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/rs232_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/rs232_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_RX-BEH " "Found design unit 1: RS232_RX-BEH" {  } { { "rtl_src/RS232_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774560 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_RX " "Found entity 1: RS232_RX" {  } { { "rtl_src/RS232_RX.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/contador_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/contador_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_BCD-beh " "Found design unit 1: CONTADOR_BCD-beh" {  } { { "rtl_src/CONTADOR_BCD.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTADOR_BCD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774561 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_BCD " "Found entity 1: CONTADOR_BCD" {  } { { "rtl_src/CONTADOR_BCD.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONTADOR_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/puntaje.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/puntaje.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PUNTAJE-BEH " "Found design unit 1: PUNTAJE-BEH" {  } { { "rtl_src/PUNTAJE.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PUNTAJE.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774563 ""} { "Info" "ISGN_ENTITY_NAME" "1 PUNTAJE " "Found entity 1: PUNTAJE" {  } { { "rtl_src/PUNTAJE.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PUNTAJE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698774563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698774563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SUPERHEXAGON2016 " "Elaborating entity \"SUPERHEXAGON2016\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489698775486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL1\"" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "PLL1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698776147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL1\|altpll:altpll_component\"" {  } { { "IP/PLL.vhd" "altpll_component" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698777827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL1\|altpll:altpll_component\"" {  } { { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 152 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698777947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL1\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 15625 " "Parameter \"clk1_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 36 " "Parameter \"clk1_multiply_by\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698778000 ""}  } { { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 152 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489698778000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll1 " "Found entity 1: PLL_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698778365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698778365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll1 PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated " "Elaborating entity \"PLL_altpll1\" for hierarchy \"PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698778365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRUEBA_PLAYER PRUEBA_PLAYER:JUEGO " "Elaborating entity \"PRUEBA_PLAYER\" for hierarchy \"PRUEBA_PLAYER:JUEGO\"" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "JUEGO" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698778519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XP_ant PRUEBA_PLAYER.vhd(48) " "Verilog HDL or VHDL warning at PRUEBA_PLAYER.vhd(48): object \"XP_ant\" assigned a value but never read" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489698778542 "|SUPERHEXAGON2016|PRUEBA_PLAYER:JUEGO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "YP_ant PRUEBA_PLAYER.vhd(49) " "Verilog HDL or VHDL warning at PRUEBA_PLAYER.vhd(49): object \"YP_ant\" assigned a value but never read" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489698778542 "|SUPERHEXAGON2016|PRUEBA_PLAYER:JUEGO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADOR_VGA PRUEBA_PLAYER:JUEGO\|CONTROLADOR_VGA:DRIVER_VGA " "Elaborating entity \"CONTROLADOR_VGA\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|CONTROLADOR_VGA:DRIVER_VGA\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "DRIVER_VGA" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698778576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Juego_Fsm PRUEBA_PLAYER:JUEGO\|Juego_Fsm:Juego_Fsm1 " "Elaborating entity \"Juego_Fsm\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|Juego_Fsm:Juego_Fsm1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Juego_Fsm1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesplazaXYalCentro PRUEBA_PLAYER:JUEGO\|DesplazaXYalCentro:CoordenadasCentro " "Elaborating entity \"DesplazaXYalCentro\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|DesplazaXYalCentro:CoordenadasCentro\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "CoordenadasCentro" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotar PRUEBA_PLAYER:JUEGO\|rotar:Rotar1 " "Elaborating entity \"rotar\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Rotar1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senocoseno PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC " "Elaborating entity \"senocoseno\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\"" {  } { { "rtl_src/ROTAR.vhd" "SC" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR PRUEBA_PLAYER:JUEGO\|CONTADOR:ContSpeedUp " "Elaborating entity \"CONTADOR\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|CONTADOR:ContSpeedUp\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "ContSpeedUp" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_giro PRUEBA_PLAYER:JUEGO\|control_giro:ControlGiro1 " "Elaborating entity \"control_giro\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|control_giro:ControlGiro1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "ControlGiro1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jugador PRUEBA_PLAYER:JUEGO\|jugador:Player " "Elaborating entity \"jugador\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|jugador:Player\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Player" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "angulo_anterior JUGADOR.vhd(28) " "Verilog HDL or VHDL warning at JUGADOR.vhd(28): object \"angulo_anterior\" assigned a value but never read" {  } { { "rtl_src/JUGADOR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUGADOR.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489698779279 "|SUPERHEXAGON2016|PRUEBA_PLAYER:JUEGO|jugador:Player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIRCULO PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle " "Elaborating entity \"CIRCULO\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Circle" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GENERADOR_PAREDES PRUEBA_PLAYER:JUEGO\|GENERADOR_PAREDES:Gen_paredes " "Elaborating entity \"GENERADOR_PAREDES\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|GENERADOR_PAREDES:Gen_paredes\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Gen_paredes" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paredes PRUEBA_PLAYER:JUEGO\|paredes:Pared " "Elaborating entity \"paredes\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|paredes:Pared\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Pared" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIBUJO PRUEBA_PLAYER:JUEGO\|DIBUJO:Draw " "Elaborating entity \"DIBUJO\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|DIBUJO:Draw\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Draw" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_64 PRUEBA_PLAYER:JUEGO\|LFSR_64:GeneradorAleatorio " "Elaborating entity \"LFSR_64\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|LFSR_64:GeneradorAleatorio\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "GeneradorAleatorio" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_RISING PRUEBA_PLAYER:JUEGO\|LFSR_64:GeneradorAleatorio\|FF_D_RISING:\\LFSR:63:i64:bit32 " "Elaborating entity \"FF_D_RISING\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|LFSR_64:GeneradorAleatorio\|FF_D_RISING:\\LFSR:63:i64:bit32\"" {  } { { "rtl_src/LFSR_64.vhd" "\\LFSR:63:i64:bit32" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/LFSR_64.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_hexagonal PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2 " "Elaborating entity \"conv_hexagonal\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Rect2Hex2" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR PRUEBA_PLAYER:JUEGO\|CONTADOR:ContAlterna " "Elaborating entity \"CONTADOR\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|CONTADOR:ContAlterna\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "ContAlterna" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698779997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dificultad PRUEBA_PLAYER:JUEGO\|Dificultad:Dif " "Elaborating entity \"Dificultad\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|Dificultad:Dif\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "Dif" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698780179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_AND PRUEBA_PLAYER:JUEGO\|FF_AND:FF_AND1 " "Elaborating entity \"FF_AND\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|FF_AND:FF_AND1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "FF_AND1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698780249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PUNTAJE PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1 " "Elaborating entity \"PUNTAJE\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\"" {  } { { "rtl_src/PRUEBA_PLAYER.vhd" "PUNTAJE1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PRUEBA_PLAYER.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698780290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_BCD PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\|CONTADOR_BCD:CONTSEG " "Elaborating entity \"CONTADOR_BCD\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\|CONTADOR_BCD:CONTSEG\"" {  } { { "rtl_src/PUNTAJE.vhd" "CONTSEG" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PUNTAJE.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698780324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_HEX_7SEG PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\|DEC_HEX_7SEG:SEGUNDOS_DEC " "Elaborating entity \"DEC_HEX_7SEG\" for hierarchy \"PRUEBA_PLAYER:JUEGO\|PUNTAJE:PUNTAJE1\|DEC_HEX_7SEG:SEGUNDOS_DEC\"" {  } { { "rtl_src/PUNTAJE.vhd" "SEGUNDOS_DEC" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/PUNTAJE.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698780560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_RX RS232_RX:RECEPTOR_BLUETOOTH " "Elaborating entity \"RS232_RX\" for hierarchy \"RS232_RX:RECEPTOR_BLUETOOTH\"" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "RECEPTOR_BLUETOOTH" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698780661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_RX_FSM RS232_RX:RECEPTOR_BLUETOOTH\|RS232_RX_FSM:RX_FSM1 " "Elaborating entity \"RS232_RX_FSM\" for hierarchy \"RS232_RX:RECEPTOR_BLUETOOTH\|RS232_RX_FSM:RX_FSM1\"" {  } { { "rtl_src/RS232_RX.vhd" "RX_FSM1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698780711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_RX RS232_RX:RECEPTOR_BLUETOOTH\|SHIFT_REGISTER_RX:SR1 " "Elaborating entity \"SHIFT_REGISTER_RX\" for hierarchy \"RS232_RX:RECEPTOR_BLUETOOTH\|SHIFT_REGISTER_RX:SR1\"" {  } { { "rtl_src/RS232_RX.vhd" "SR1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698780741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_BUFFER RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER " "Elaborating entity \"DATA_BUFFER\" for hierarchy \"RS232_RX:RECEPTOR_BLUETOOTH\|DATA_BUFFER:DBUFFER\"" {  } { { "rtl_src/RS232_RX.vhd" "DBUFFER" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/RS232_RX.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698780813 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|Mux22_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|Mux22_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE SuperHexagon2.SUPERHEXAGON20160.rtl.mif " "Parameter INIT_FILE set to SuperHexagon2.SUPERHEXAGON20160.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 13 " "Parameter WIDTH_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE SuperHexagon2.SUPERHEXAGON20161.rtl.mif " "Parameter INIT_FILE set to SuperHexagon2.SUPERHEXAGON20161.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|Mux17_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|Mux17_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE SuperHexagon2.SUPERHEXAGON20162.rtl.mif " "Parameter INIT_FILE set to SuperHexagon2.SUPERHEXAGON20162.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|Mux5_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|Mux5_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE SuperHexagon2.SUPERHEXAGON20163.rtl.mif " "Parameter INIT_FILE set to SuperHexagon2.SUPERHEXAGON20163.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489698786866 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1489698786866 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|Mult1\"" {  } { { "rtl_src/CIRCULO.vhd" "Mult1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|Mult0\"" {  } { { "rtl_src/CIRCULO.vhd" "Mult0" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|Mult0\"" {  } { { "rtl_src/CONV_HEXAGONAL.vhd" "Mult0" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult1\"" {  } { { "rtl_src/ROTAR.vhd" "Mult1" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult0\"" {  } { { "rtl_src/ROTAR.vhd" "Mult0" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult3\"" {  } { { "rtl_src/ROTAR.vhd" "Mult3" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|Mult2\"" {  } { { "rtl_src/ROTAR.vhd" "Mult2" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1489698786866 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1489698786866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux22_rtl_0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux22_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698787147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux22_rtl_0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux22_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE SuperHexagon2.SUPERHEXAGON20160.rtl.mif " "Parameter \"INIT_FILE\" = \"SuperHexagon2.SUPERHEXAGON20160.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787148 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489698787148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1211 " "Found entity 1: altsyncram_1211" {  } { { "db/altsyncram_1211.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/altsyncram_1211.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698787325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698787325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698787485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|senocoseno:SC\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 13 " "Parameter \"WIDTH_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE SuperHexagon2.SUPERHEXAGON20161.rtl.mif " "Parameter \"INIT_FILE\" = \"SuperHexagon2.SUPERHEXAGON20161.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787485 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489698787485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4211 " "Found entity 1: altsyncram_4211" {  } { { "db/altsyncram_4211.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/altsyncram_4211.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698787545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698787545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux17_rtl_0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux17_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698787755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux17_rtl_0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux17_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE SuperHexagon2.SUPERHEXAGON20162.rtl.mif " "Parameter \"INIT_FILE\" = \"SuperHexagon2.SUPERHEXAGON20162.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787755 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489698787755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u01 " "Found entity 1: altsyncram_0u01" {  } { { "db/altsyncram_0u01.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/altsyncram_0u01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698787821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698787821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux5_rtl_0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698787954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux5_rtl_0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|jugador:Player\|senocoseno:SC\|altsyncram:Mux5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE SuperHexagon2.SUPERHEXAGON20163.rtl.mif " "Parameter \"INIT_FILE\" = \"SuperHexagon2.SUPERHEXAGON20163.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698787955 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489698787955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1u01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1u01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1u01 " "Found entity 1: altsyncram_1u01" {  } { { "db/altsyncram_1u01.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/altsyncram_1u01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698788019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698788019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|lpm_mult:Mult1\"" {  } { { "rtl_src/CIRCULO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698788266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|lpm_mult:Mult1 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|CIRCULO:Circle\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788266 ""}  } { { "rtl_src/CIRCULO.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CIRCULO.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489698788266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/mult_l5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698788387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698788387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698788546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698788546 ""}  } { { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489698788546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698788656 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698788676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698788776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m9h " "Found entity 1: add_sub_m9h" {  } { { "db/add_sub_m9h.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/add_sub_m9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698788905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698788905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698789027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698789047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/add_sub_bkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698789113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698789113 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|altshift:external_latency_ffs PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|conv_hexagonal:Rect2Hex2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "rtl_src/CONV_HEXAGONAL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/CONV_HEXAGONAL.vhd" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698789217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|lpm_mult:Mult1\"" {  } { { "rtl_src/ROTAR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698789260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|lpm_mult:Mult1 " "Instantiated megafunction \"PRUEBA_PLAYER:JUEGO\|rotar:Rotar1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698789260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698789260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698789260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698789260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698789260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698789260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698789260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698789260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489698789260 ""}  } { { "rtl_src/ROTAR.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/ROTAR.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489698789260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489698789317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698789317 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1489698790376 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl_src/JUEGO_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUEGO_FSM.vhd" 16 -1 0 } } { "rtl_src/JUEGO_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/JUEGO_FSM.vhd" 15 -1 0 } } { "rtl_src/FF_D_RISING.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/FF_D_RISING.vhd" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1489698790687 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1489698790687 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[0\] GND " "Pin \"ROJO\[0\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|ROJO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[1\] GND " "Pin \"ROJO\[1\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|ROJO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[2\] GND " "Pin \"ROJO\[2\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|ROJO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[3\] GND " "Pin \"ROJO\[3\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|ROJO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[0\] GND " "Pin \"VERDE\[0\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|VERDE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[1\] GND " "Pin \"VERDE\[1\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|VERDE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[2\] GND " "Pin \"VERDE\[2\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|VERDE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[3\] GND " "Pin \"VERDE\[3\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|VERDE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[0\] GND " "Pin \"AZUL\[0\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|AZUL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[1\] GND " "Pin \"AZUL\[1\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|AZUL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[2\] GND " "Pin \"AZUL\[2\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|AZUL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[3\] GND " "Pin \"AZUL\[3\]\" is stuck at GND" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|AZUL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leds_Rojo\[0\] VCC " "Pin \"Leds_Rojo\[0\]\" is stuck at VCC" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|Leds_Rojo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leds_Rojo\[1\] VCC " "Pin \"Leds_Rojo\[1\]\" is stuck at VCC" {  } { { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489698791347 "|SUPERHEXAGON2016|Leds_Rojo[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1489698791347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489698791837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489698797398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489698797398 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL:PLL1\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll1.v" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/db/pll_altpll1.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "IP/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/IP/PLL.vhd" 152 0 0 } } { "rtl_src/SUPERHEXAGON2016.vhd" "" { Text "E:/Mega/Facultad/FPGA/SuperHexagon2/rtl_src/SUPERHEXAGON2016.vhd" 90 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1489698799294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2496 " "Implemented 2496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489698799998 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489698799998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2373 " "Implemented 2373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489698799998 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1489698799998 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1489698799998 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1489698799998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489698799998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "910 " "Peak virtual memory: 910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489698800238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 18:13:20 2017 " "Processing ended: Thu Mar 16 18:13:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489698800238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489698800238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489698800238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489698800238 ""}
