; REQUIRES: solver, solver-model, synthesis

; RUN: %souper-check %solver -infer-rhs -souper-infer-inst -souper-synthesis-ignore-cost -souper-synthesis-comps=const,const,and,add,or,sub %s > %t1
; RUN: %FileCheck %s < %t1

; CHECK: {{(%5:i32 = add %0, %0|%5:i32 = and %3, %2)}}
; CHECK: {{(%6:i32 = or %0, %5|result %5)}}
; CHECK: {{(%7:i32 = sub %0, %6)?}}
; CHECK: {{(%8:i32 = and %0, %7)?}}
; CHECK: {{(result %8)?}}

; Turn-off the right-most contiguous string of 1 bits
%0:i32 = var
%1:i32 = sub %0, 1
%2:i32 = or %0, %1
%3:i32 = add %2, 1
%4:i32 = and %3, %0
infer %4
