{
  "sha": "ba354106f02e25c9adc3dc1364d6a974216ec94e",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YmEzNTQxMDZmMDJlMjVjOWFkYzNkYzEzNjRkNmE5NzQyMTZlYzk0ZQ==",
  "commit": {
    "author": {
      "name": "Andreas Krebbel",
      "email": "krebbel@linux.ibm.com",
      "date": "2019-03-12T13:09:55Z"
    },
    "committer": {
      "name": "Andreas Krebbel",
      "email": "krebbel@linux.ibm.com",
      "date": "2019-03-12T13:10:07Z"
    },
    "message": "S/390: arch13: Add instruction descriptions\n\nopcodes/ChangeLog:\n\n2019-03-12  Andreas Krebbel  <krebbel@linux.ibm.com>\n\n\t* s390-opc.txt: Add instruction descriptions.",
    "tree": {
      "sha": "d00cd0c3d0b1a881d7cde0a91f6cfc7b1b8c8921",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/d00cd0c3d0b1a881d7cde0a91f6cfc7b1b8c8921"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/ba354106f02e25c9adc3dc1364d6a974216ec94e",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/ba354106f02e25c9adc3dc1364d6a974216ec94e",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/ba354106f02e25c9adc3dc1364d6a974216ec94e",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/ba354106f02e25c9adc3dc1364d6a974216ec94e/comments",
  "author": {
    "login": "Andreas-Krebbel",
    "id": 38103320,
    "node_id": "MDQ6VXNlcjM4MTAzMzIw",
    "avatar_url": "https://avatars.githubusercontent.com/u/38103320?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Andreas-Krebbel",
    "html_url": "https://github.com/Andreas-Krebbel",
    "followers_url": "https://api.github.com/users/Andreas-Krebbel/followers",
    "following_url": "https://api.github.com/users/Andreas-Krebbel/following{/other_user}",
    "gists_url": "https://api.github.com/users/Andreas-Krebbel/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Andreas-Krebbel/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Andreas-Krebbel/subscriptions",
    "organizations_url": "https://api.github.com/users/Andreas-Krebbel/orgs",
    "repos_url": "https://api.github.com/users/Andreas-Krebbel/repos",
    "events_url": "https://api.github.com/users/Andreas-Krebbel/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Andreas-Krebbel/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "Andreas-Krebbel",
    "id": 38103320,
    "node_id": "MDQ6VXNlcjM4MTAzMzIw",
    "avatar_url": "https://avatars.githubusercontent.com/u/38103320?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Andreas-Krebbel",
    "html_url": "https://github.com/Andreas-Krebbel",
    "followers_url": "https://api.github.com/users/Andreas-Krebbel/followers",
    "following_url": "https://api.github.com/users/Andreas-Krebbel/following{/other_user}",
    "gists_url": "https://api.github.com/users/Andreas-Krebbel/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Andreas-Krebbel/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Andreas-Krebbel/subscriptions",
    "organizations_url": "https://api.github.com/users/Andreas-Krebbel/orgs",
    "repos_url": "https://api.github.com/users/Andreas-Krebbel/repos",
    "events_url": "https://api.github.com/users/Andreas-Krebbel/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Andreas-Krebbel/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "d16f1408858786204b6e7598bf8f8ed6c0a69bc5",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/d16f1408858786204b6e7598bf8f8ed6c0a69bc5",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/d16f1408858786204b6e7598bf8f8ed6c0a69bc5"
    }
  ],
  "stats": {
    "total": 216,
    "additions": 115,
    "deletions": 101
  },
  "files": [
    {
      "sha": "58a24900f52aeb20735239c23bedfb7cb0383f40",
      "filename": "opcodes/s390-opc.txt",
      "status": "modified",
      "additions": 115,
      "deletions": 101,
      "changes": 216,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/ba354106f02e25c9adc3dc1364d6a974216ec94e/opcodes/s390-opc.txt",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/ba354106f02e25c9adc3dc1364d6a974216ec94e/opcodes/s390-opc.txt",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/s390-opc.txt?ref=ba354106f02e25c9adc3dc1364d6a974216ec94e",
      "patch": "@@ -1888,106 +1888,120 @@ e70000000036 vlm VRS_VVRDU \"vector load multiple\" arch12 zarch optparm\n e7000000000e vst VRX_VRRDU \"vector store\" arch12 zarch optparm\n e7000000003e vstm VRS_VVRDU \"vector store multiple\" arch12 zarch optparm\n \n+\n # arch13 instructions\n \n-b9f5 ncrk RRF_R0RR2 \" \" arch13 zarch\n-b9e5 ncgrk RRF_R0RR2 \" \" arch13 zarch\n-e50a mvcrl SSE_RDRD \" \" arch13 zarch\n-b974 nnrk RRF_R0RR2 \" \" arch13 zarch\n-b964 nngrk RRF_R0RR2 \" \" arch13 zarch\n-b976 nork RRF_R0RR2 \" \" arch13 zarch\n-b966 nogrk RRF_R0RR2 \" \" arch13 zarch\n-b977 nxrk RRF_R0RR2 \" \" arch13 zarch\n-b967 nxgrk RRF_R0RR2 \" \" arch13 zarch\n-b975 ocrk RRF_R0RR2 \" \" arch13 zarch\n-b965 ocgrk RRF_R0RR2 \" \" arch13 zarch\n-b9e1 popcnt RRF_U0RR \" \" arch13 zarch optparm\n-b9f0 selr RRF_RURR \" \" arch13 zarch\n-b9f00000 selr*20 RRF_R0RR3 \" \" arch13 zarch\n-b9e3 selgr RRF_RURR \" \" arch13 zarch\n-b9e30000 selgr*20 RRF_R0RR3 \" \" arch13 zarch\n-b9c0 selhhhr RRF_RURR \" \" arch13 zarch\n-b9c00000 selhhhr*20 RRF_R0RR3 \" \" arch13 zarch\n-\n-e60000000006 vlbr VRX_VRRDU \" \" arch13 zarch\n-e60000001006 vlbrh VRX_VRRD \" \" arch13 zarch\n-e60000002006 vlbrf VRX_VRRD \" \" arch13 zarch\n-e60000003006 vlbrg VRX_VRRD \" \" arch13 zarch\n-e60000004006 vlbrq VRX_VRRD \" \" arch13 zarch\n-\n-e60000000007 vler VRX_VRRDU \" \" arch13 zarch\n-e60000001007 vlerh VRX_VRRD \" \" arch13 zarch\n-e60000002007 vlerf VRX_VRRD \" \" arch13 zarch\n-e60000003007 vlerg VRX_VRRD \" \" arch13 zarch\n-\n-e60000000004 vllebrz VRX_VRRDU \" \" arch13 zarch\n-e60000001004 vllebrzh VRX_VRRD \" \" arch13 zarch\n-e60000002004 vllebrzf VRX_VRRD \" \" arch13 zarch\n-e60000003004 ldrv VRX_VRRD \" \" arch13 zarch\n-e60000003004 vllebrzg VRX_VRRD \" \" arch13 zarch\n-e60000006004 lerv VRX_VRRD \" \" arch13 zarch\n-e60000006004 vllebrze VRX_VRRD \" \" arch13 zarch\n-\n-e60000000001 vlebrh VRX_VRRDU \" \" arch13 zarch\n-e60000000003 vlebrf VRX_VRRDU \" \" arch13 zarch\n-e60000000002 vlebrg VRX_VRRDU \" \" arch13 zarch\n-\n-e60000000005 vlbrrep VRX_VRRDU \" \" arch13 zarch\n-e60000001005 vlbrreph VRX_VRRD \" \" arch13 zarch\n-e60000002005 vlbrrepf VRX_VRRD \" \" arch13 zarch\n-e60000003005 vlbrrepg VRX_VRRD \" \" arch13 zarch\n-\n-e6000000000e vstbr VRX_VRRDU \" \" arch13 zarch\n-e6000000100e vstbrh VRX_VRRD \" \" arch13 zarch\n-e6000000200e vstbrf VRX_VRRD \" \" arch13 zarch\n-e6000000300e vstbrg VRX_VRRD \" \" arch13 zarch\n-e6000000400e vstbrq VRX_VRRD \" \" arch13 zarch\n-\n-e6000000000f vster VRX_VRRDU \" \" arch13 zarch\n-e6000000100f vsterh VRX_VRRD \" \" arch13 zarch\n-e6000000200f vsterf VRX_VRRD \" \" arch13 zarch\n-e6000000300f vsterg VRX_VRRD \" \" arch13 zarch\n-\n-e60000000009 vstebrh VRX_VRRDU \" \" arch13 zarch\n-e6000000000b vstebrf VRX_VRRDU \" \" arch13 zarch\n-e6000000000b sterv VRX_VRRD \" \" arch13 zarch\n-e6000000000a vstebrg VRX_VRRDU \" \" arch13 zarch\n-e6000000000a stdrv VRX_VRRD \" \" arch13 zarch\n-\n-e70000000086 vsld VRI_VVV0U \" \" arch13 zarch\n-e70000000087 vsrd VRI_VVV0U \" \" arch13 zarch\n-\n-e7000000008b vstrs VRR_VVVUU0V \" \" arch13 zarch optparm\n-\n-e7000000008b vstrsb VRR_VVVU0VB \" \" arch13 zarch optparm\n-e7000100008b vstrsh VRR_VVVU0VB \" \" arch13 zarch optparm\n-e7000200008b vstrsf VRR_VVVU0VB \" \" arch13 zarch optparm\n-\n-e7000020008b vstrszb VRR_VVVU0VB2 \" \" arch13 zarch optparm\n-e7000120008b vstrszh VRR_VVVU0VB2 \" \" arch13 zarch optparm\n-e7000220008b vstrszf VRR_VVVU0VB2 \" \" arch13 zarch optparm\n-\n-e700000000c3 vcfps VRR_VV0UUU \" \" arch13 zarch\n-e700000020c3 vcefb VRR_VV0UU \" \" arch13 zarch\n-e700000820c3 wcefb VRR_VV0UU8 \" \" arch13 zarch\n-\n-e700000000c1 vcfpl VRR_VV0UUU \" \" arch13 zarch\n-e700000020c1 vcelfb VRR_VV0UU \" \" arch13 zarch\n-e700000820c1 wcelfb VRR_VV0UU8 \" \" arch13 zarch\n-\n-e700000000c2 vcsfp VRR_VV0UUU \" \" arch13 zarch\n-e700000020c2 vcfeb VRR_VV0UU \" \" arch13 zarch\n-e700000820c2 wcfeb VRR_VV0UU8 \" \" arch13 zarch\n-\n-e700000000c0 vclfp VRR_VV0UUU \" \" arch13 zarch\n-e700000020c0 vclfeb VRR_VV0UU \" \" arch13 zarch\n-e700000820c0 wclfeb VRR_VV0UU8 \" \" arch13 zarch\n-\n-b939 dfltcc RRF_R0RR2 \" \" arch13 zarch\n-\n-b938 sortl RRE_RR \" \" arch13 zarch\n-\n-e60000000050 vcvb VRR_RV0UU \" \" arch13 zarch optparm\n-e60000000052 vcvbg VRR_RV0UU \" \" arch13 zarch optparm\n-\n-b93a kdsa RRE_RR \" \" arch13 zarch\n+\n+# Miscellaneous Instruction Extensions Facility 2\n+\n+b9f5 ncrk RRF_R0RR2 \"and with complement 32 bit\" arch13 zarch\n+b9e5 ncgrk RRF_R0RR2 \"and with complement 64 bit\" arch13 zarch\n+e50a mvcrl SSE_RDRD \"move right to left\" arch13 zarch\n+b974 nnrk RRF_R0RR2 \"nand 32 bit\" arch13 zarch\n+b964 nngrk RRF_R0RR2 \"nand 64 bit\" arch13 zarch\n+b976 nork RRF_R0RR2 \"nor 32 bit\" arch13 zarch\n+b966 nogrk RRF_R0RR2 \"nor 64 bit\" arch13 zarch\n+b977 nxrk RRF_R0RR2 \"not exclusive or 32 bit\" arch13 zarch\n+b967 nxgrk RRF_R0RR2 \"not exclusive or 64 bit\" arch13 zarch\n+b975 ocrk RRF_R0RR2 \"or with complement 32 bit\" arch13 zarch\n+b965 ocgrk RRF_R0RR2 \"or with complement 64 bit\" arch13 zarch\n+b9e1 popcnt RRF_U0RR \"population count arch13\" arch13 zarch optparm\n+b9f0 selr RRF_RURR \"select 32 bit\" arch13 zarch\n+b9f00000 selr*20 RRF_R0RR3 \"select 32 bit\" arch13 zarch\n+b9e3 selgr RRF_RURR \"select 64 bit\" arch13 zarch\n+b9e30000 selgr*20 RRF_R0RR3 \"select 64 bit\" arch13 zarch\n+b9c0 selhhhr RRF_RURR \"select high\" arch13 zarch\n+b9c00000 selhhhr*20 RRF_R0RR3 \"select high\" arch13 zarch\n+\n+# Vector Enhancements Facility 2\n+\n+e60000000006 vlbr VRX_VRRDU \"vector load byte reversed elements\" arch13 zarch\n+e60000001006 vlbrh VRX_VRRD \"vector load byte reversed halfword elements\" arch13 zarch\n+e60000002006 vlbrf VRX_VRRD \"vector load byte reversed word elements\" arch13 zarch\n+e60000003006 vlbrg VRX_VRRD \"vector load byte reversed doubleword elements\" arch13 zarch\n+e60000004006 vlbrq VRX_VRRD \"vector load byte reversed quadword elements\" arch13 zarch\n+\n+e60000000007 vler VRX_VRRDU \"vector load elements reversed\" arch13 zarch\n+e60000001007 vlerh VRX_VRRD \"vector load halfword elements reversed\" arch13 zarch\n+e60000002007 vlerf VRX_VRRD \"vector load word elements reversed\" arch13 zarch\n+e60000003007 vlerg VRX_VRRD \"vector load doubleword elements reversed\" arch13 zarch\n+\n+e60000000004 vllebrz VRX_VRRDU \"vector load byte reversed element and zero\" arch13 zarch\n+e60000001004 vllebrzh VRX_VRRD \"vector load byte reversed halfword element and zero\" arch13 zarch\n+e60000002004 vllebrzf VRX_VRRD \"vector load byte reversed word element and zero\" arch13 zarch\n+e60000003004 ldrv VRX_VRRD \"load byte reversed doubleword\" arch13 zarch\n+e60000003004 vllebrzg VRX_VRRD \"vector load byte reversed doubleword element and zero\" arch13 zarch\n+e60000006004 lerv VRX_VRRD \"load byte reversed word\" arch13 zarch\n+e60000006004 vllebrze VRX_VRRD \"vector load byte reversed word element left-aligned and zero\" arch13 zarch\n+\n+e60000000001 vlebrh VRX_VRRDU \"vector load byte reversed halfword element\" arch13 zarch\n+e60000000003 vlebrf VRX_VRRDU \"vector load byte reversed word element\" arch13 zarch\n+e60000000002 vlebrg VRX_VRRDU \"vector load byte reversed doubleword element\" arch13 zarch\n+\n+e60000000005 vlbrrep VRX_VRRDU \"vector load byte reversed element and replicate\" arch13 zarch\n+e60000001005 vlbrreph VRX_VRRD \"vector load byte reversed halfword element and replicate\" arch13 zarch\n+e60000002005 vlbrrepf VRX_VRRD \"vector load byte reversed word element and replicate\" arch13 zarch\n+e60000003005 vlbrrepg VRX_VRRD \"vector load byte reversed doubleword element and replicate\" arch13 zarch\n+\n+e6000000000e vstbr VRX_VRRDU \"vector store byte reversed elements\" arch13 zarch\n+e6000000100e vstbrh VRX_VRRD \"vector store byte reversed halfword elements\" arch13 zarch\n+e6000000200e vstbrf VRX_VRRD \"vector store byte reversed word elements\" arch13 zarch\n+e6000000300e vstbrg VRX_VRRD \"vector store byte reversed doubleword elements\" arch13 zarch\n+e6000000400e vstbrq VRX_VRRD \"vector store byte reversed quadword elements\" arch13 zarch\n+\n+e6000000000f vster VRX_VRRDU \"vector store elements reversed\" arch13 zarch\n+e6000000100f vsterh VRX_VRRD \"vector store halfword elements reversed\" arch13 zarch\n+e6000000200f vsterf VRX_VRRD \"vector store word elements reversed\" arch13 zarch\n+e6000000300f vsterg VRX_VRRD \"vector store doubleword elements reversed\" arch13 zarch\n+\n+e60000000009 vstebrh VRX_VRRDU \"vector store byte reversed halfword element\" arch13 zarch\n+e6000000000b vstebrf VRX_VRRDU \"vector store byte reversed word element\" arch13 zarch\n+e6000000000b sterv VRX_VRRD \"store byte reversed word\" arch13 zarch\n+e6000000000a vstebrg VRX_VRRDU \"vector store byte reversed doubleword element\" arch13 zarch\n+e6000000000a stdrv VRX_VRRD \"store byte reversed doubleword\" arch13 zarch\n+\n+e70000000086 vsld VRI_VVV0U \"vector shift left double by bit\" arch13 zarch\n+e70000000087 vsrd VRI_VVV0U \"vector shift right double by bit\" arch13 zarch\n+\n+e7000000008b vstrs VRR_VVVUU0V \"vector string search\" arch13 zarch optparm\n+\n+e7000000008b vstrsb VRR_VVVU0VB \"vector string search byte\" arch13 zarch optparm\n+e7000100008b vstrsh VRR_VVVU0VB \"vector string search halfword\" arch13 zarch optparm\n+e7000200008b vstrsf VRR_VVVU0VB \"vector string search word\" arch13 zarch optparm\n+\n+e7000020008b vstrszb VRR_VVVU0VB2 \"vector string search byte zero\" arch13 zarch optparm\n+e7000120008b vstrszh VRR_VVVU0VB2 \"vector string search halfword zero\" arch13 zarch optparm\n+e7000220008b vstrszf VRR_VVVU0VB2 \"vector string search word zero\" arch13 zarch optparm\n+\n+e700000000c3 vcfps VRR_VV0UUU \"vector fp convert from fixed\" arch13 zarch\n+e700000020c3 vcefb VRR_VV0UU \"vector fp convert from fixed 32 bit\" arch13 zarch\n+e700000820c3 wcefb VRR_VV0UU8 \"vector fp convert from fixed 32 bit\" arch13 zarch\n+\n+e700000000c1 vcfpl VRR_VV0UUU \"vector fp convert from logical\" arch13 zarch\n+e700000020c1 vcelfb VRR_VV0UU \"vector fp convert from logical 32 bit\" arch13 zarch\n+e700000820c1 wcelfb VRR_VV0UU8 \"vector fp convert from logical 32 bit\" arch13 zarch\n+\n+e700000000c2 vcsfp VRR_VV0UUU \"vector fp convert to fixed\" arch13 zarch\n+e700000020c2 vcfeb VRR_VV0UU \"vector fp convert to fixed 32 bit\" arch13 zarch\n+e700000820c2 wcfeb VRR_VV0UU8 \"vector fp convert to fixed 32 bit\" arch13 zarch\n+\n+e700000000c0 vclfp VRR_VV0UUU \"vector fp convert to logical\" arch13 zarch\n+e700000020c0 vclfeb VRR_VV0UU \"vector fp convert to logical 32 bit\" arch13 zarch\n+e700000820c0 wclfeb VRR_VV0UU8 \"vector fp convert to logical 32 bit\" arch13 zarch\n+\n+# Deflate conversion facility\n+\n+b939 dfltcc RRF_R0RR2 \"deflate conversion call\" arch13 zarch\n+\n+# Enhanced-Sort Facility\n+\n+b938 sortl RRE_RR \"sort lists\" arch13 zarch\n+\n+# Vector packed decimal enhancement facility\n+\n+e60000000050 vcvb VRR_RV0UU \"vector convert to binary 32 bit\" arch13 zarch optparm\n+e60000000052 vcvbg VRR_RV0UU \"vector convert to binary 64 bit\" arch13 zarch optparm\n+\n+# Message Security Assist Extension 9\n+\n+b93a kdsa RRE_RR \"compute digital signature authentication\" arch13 zarch"
    }
  ]
}