{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545215486240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545215486243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 19 11:31:25 2018 " "Processing started: Wed Dec 19 11:31:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545215486243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545215486243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TOP_D5M_IP -c TOP_D5M_IP " "Command: quartus_sta TOP_D5M_IP -c TOP_D5M_IP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545215486244 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1545215487072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1545215489014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1545215489122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1545215489122 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1545215492329 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1545215492792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1545215492792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1545215492792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1545215492792 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1545215492792 ""}
{ "Info" "ISTA_SDC_FOUND" "TOP_D5M_IP.out.sdc " "Reading SDC File: 'TOP_D5M_IP.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1545215492883 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "barycentre:b2v_inst4\|state.calcul_barycentre " "Node: barycentre:b2v_inst4\|state.calcul_barycentre was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch barycentre:b2v_inst4\|\\proc_H:y_X\[6\] barycentre:b2v_inst4\|state.calcul_barycentre " "Latch barycentre:b2v_inst4\|\\proc_H:y_X\[6\] is being clocked by barycentre:b2v_inst4\|state.calcul_barycentre" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215492921 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215492921 "|TOP_D5M_IP|barycentre:b2v_inst4|state.calcul_barycentre"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_IP:b2v_inst\|rClk\[0\] " "Node: D5M_IP:b2v_inst\|rClk\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|ram_block1a78~porta_address_reg4 D5M_IP:b2v_inst\|rClk\[0\] " "Register dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|ram_block1a78~porta_address_reg4 is being clocked by D5M_IP:b2v_inst\|rClk\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215492921 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215492921 "|TOP_D5M_IP|D5M_IP:b2v_inst|rClk[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Ext_Clock " "Node: Ext_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_cycle:b2v_inst10\|PWMout Ext_Clock " "Register PWM_cycle:b2v_inst10\|PWMout is being clocked by Ext_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215492922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215492922 "|TOP_D5M_IP|Ext_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[5\] D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[5\] is being clocked by D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215492922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215492922 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215492950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215492950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215492950 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1545215492950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545215494848 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1545215494849 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1545215494889 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1545215494889 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1545215496432 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1545215496457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.824 " "Worst-case setup slack is 8.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.824               0.000 CK_50MHz  " "    8.824               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.010               0.000 altera_reserved_tck  " "   10.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.423               0.000 CCD_PIXCLK  " "   34.423               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215496778 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545215496827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545215496827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.637 " "Worst-case hold slack is -2.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637              -5.267 CK_50MHz  " "   -2.637              -5.267 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 CCD_PIXCLK  " "    0.275               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 altera_reserved_tck  " "    0.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215496831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.440 " "Worst-case recovery slack is 11.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.440               0.000 CCD_PIXCLK  " "   11.440               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.809               0.000 CK_50MHz  " "   13.809               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.099               0.000 altera_reserved_tck  " "   15.099               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215496863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.643 " "Worst-case removal slack is 0.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 altera_reserved_tck  " "    0.643               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595               0.000 CK_50MHz  " "    1.595               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.229               0.000 CCD_PIXCLK  " "    5.229               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215496896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.851 " "Worst-case minimum pulse width slack is 8.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.851               0.000 CK_50MHz  " "    8.851               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.174               0.000 altera_reserved_tck  " "   15.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.894               0.000 CCD_PIXCLK  " "   18.894               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215496910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215496910 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1545215497327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1545215497435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1545215514907 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "barycentre:b2v_inst4\|state.calcul_barycentre " "Node: barycentre:b2v_inst4\|state.calcul_barycentre was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch barycentre:b2v_inst4\|\\proc_H:y_X\[6\] barycentre:b2v_inst4\|state.calcul_barycentre " "Latch barycentre:b2v_inst4\|\\proc_H:y_X\[6\] is being clocked by barycentre:b2v_inst4\|state.calcul_barycentre" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215516201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215516201 "|TOP_D5M_IP|barycentre:b2v_inst4|state.calcul_barycentre"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_IP:b2v_inst\|rClk\[0\] " "Node: D5M_IP:b2v_inst\|rClk\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|ram_block1a78~porta_address_reg4 D5M_IP:b2v_inst\|rClk\[0\] " "Register dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|ram_block1a78~porta_address_reg4 is being clocked by D5M_IP:b2v_inst\|rClk\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215516201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215516201 "|TOP_D5M_IP|D5M_IP:b2v_inst|rClk[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Ext_Clock " "Node: Ext_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_cycle:b2v_inst10\|PWMout Ext_Clock " "Register PWM_cycle:b2v_inst10\|PWMout is being clocked by Ext_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215516201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215516201 "|TOP_D5M_IP|Ext_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[5\] D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[5\] is being clocked by D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215516201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215516201 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215516228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215516228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215516228 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1545215516228 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545215518083 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1545215518083 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1545215518115 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1545215518115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.948 " "Worst-case setup slack is 8.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.948               0.000 CK_50MHz  " "    8.948               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.290               0.000 altera_reserved_tck  " "   10.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.500               0.000 CCD_PIXCLK  " "   34.500               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215519869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545215519919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545215519919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.583 " "Worst-case hold slack is -2.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.583              -5.163 CK_50MHz  " "   -2.583              -5.163 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 CCD_PIXCLK  " "    0.240               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 altera_reserved_tck  " "    0.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215519925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.046 " "Worst-case recovery slack is 12.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.046               0.000 CCD_PIXCLK  " "   12.046               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.881               0.000 CK_50MHz  " "   13.881               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.226               0.000 altera_reserved_tck  " "   15.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215519961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.616 " "Worst-case removal slack is 0.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 altera_reserved_tck  " "    0.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681               0.000 CK_50MHz  " "    1.681               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.772               0.000 CCD_PIXCLK  " "    4.772               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215519992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215519992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.802 " "Worst-case minimum pulse width slack is 8.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215520008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215520008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.802               0.000 CK_50MHz  " "    8.802               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215520008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.171               0.000 altera_reserved_tck  " "   15.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215520008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.859               0.000 CCD_PIXCLK  " "   18.859               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215520008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215520008 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1545215520360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1545215520812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1545215538867 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "barycentre:b2v_inst4\|state.calcul_barycentre " "Node: barycentre:b2v_inst4\|state.calcul_barycentre was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch barycentre:b2v_inst4\|\\proc_H:y_X\[6\] barycentre:b2v_inst4\|state.calcul_barycentre " "Latch barycentre:b2v_inst4\|\\proc_H:y_X\[6\] is being clocked by barycentre:b2v_inst4\|state.calcul_barycentre" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215540157 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215540157 "|TOP_D5M_IP|barycentre:b2v_inst4|state.calcul_barycentre"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_IP:b2v_inst\|rClk\[0\] " "Node: D5M_IP:b2v_inst\|rClk\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|ram_block1a78~porta_address_reg4 D5M_IP:b2v_inst\|rClk\[0\] " "Register dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|ram_block1a78~porta_address_reg4 is being clocked by D5M_IP:b2v_inst\|rClk\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215540158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215540158 "|TOP_D5M_IP|D5M_IP:b2v_inst|rClk[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Ext_Clock " "Node: Ext_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_cycle:b2v_inst10\|PWMout Ext_Clock " "Register PWM_cycle:b2v_inst10\|PWMout is being clocked by Ext_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215540158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215540158 "|TOP_D5M_IP|Ext_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[5\] D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[5\] is being clocked by D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215540158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215540158 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215540184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215540184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215540184 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1545215540184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545215542037 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1545215542038 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1545215542071 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1545215542071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.019 " "Worst-case setup slack is 9.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.019               0.000 CK_50MHz  " "    9.019               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.626               0.000 altera_reserved_tck  " "   12.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.068               0.000 CCD_PIXCLK  " "   36.068               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215543692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545215543738 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545215543738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.377 " "Worst-case hold slack is -1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377              -2.744 CK_50MHz  " "   -1.377              -2.744 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 CCD_PIXCLK  " "    0.147               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 altera_reserved_tck  " "    0.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215543746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.598 " "Worst-case recovery slack is 14.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.598               0.000 CCD_PIXCLK  " "   14.598               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.845               0.000 CK_50MHz  " "   15.845               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.020               0.000 altera_reserved_tck  " "   16.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215543780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.294 " "Worst-case removal slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 altera_reserved_tck  " "    0.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 CK_50MHz  " "    0.869               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.030               0.000 CCD_PIXCLK  " "    3.030               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215543813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.762 " "Worst-case minimum pulse width slack is 8.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.762               0.000 CK_50MHz  " "    8.762               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.908               0.000 altera_reserved_tck  " "   14.908               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.788               0.000 CCD_PIXCLK  " "   18.788               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215543830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215543830 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1545215544192 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "barycentre:b2v_inst4\|state.calcul_barycentre " "Node: barycentre:b2v_inst4\|state.calcul_barycentre was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch barycentre:b2v_inst4\|\\proc_H:y_X\[6\] barycentre:b2v_inst4\|state.calcul_barycentre " "Latch barycentre:b2v_inst4\|\\proc_H:y_X\[6\] is being clocked by barycentre:b2v_inst4\|state.calcul_barycentre" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215545995 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215545995 "|TOP_D5M_IP|barycentre:b2v_inst4|state.calcul_barycentre"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_IP:b2v_inst\|rClk\[0\] " "Node: D5M_IP:b2v_inst\|rClk\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|ram_block1a78~porta_address_reg4 D5M_IP:b2v_inst\|rClk\[0\] " "Register dpram_512x512:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_c2q1:auto_generated\|ram_block1a78~porta_address_reg4 is being clocked by D5M_IP:b2v_inst\|rClk\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215545995 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215545995 "|TOP_D5M_IP|D5M_IP:b2v_inst|rClk[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Ext_Clock " "Node: Ext_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_cycle:b2v_inst10\|PWMout Ext_Clock " "Register PWM_cycle:b2v_inst10\|PWMout is being clocked by Ext_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215545996 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215545996 "|TOP_D5M_IP|Ext_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[5\] D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[5\] is being clocked by D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1545215545996 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1545215545996 "|TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215546022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215546022 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1545215546022 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1545215546022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545215547881 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1545215547881 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1545215547913 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1545215547913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.015 " "Worst-case setup slack is 9.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.015               0.000 CK_50MHz  " "    9.015               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.093               0.000 altera_reserved_tck  " "   13.093               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.531               0.000 CCD_PIXCLK  " "   36.531               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215549518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545215549573 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545215549573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.350 " "Worst-case hold slack is -1.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350              -2.694 CK_50MHz  " "   -1.350              -2.694 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 CCD_PIXCLK  " "    0.096               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 altera_reserved_tck  " "    0.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215549582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.014 " "Worst-case recovery slack is 15.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.014               0.000 CCD_PIXCLK  " "   15.014               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.104               0.000 altera_reserved_tck  " "   16.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.217               0.000 CK_50MHz  " "   16.217               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215549616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.258 " "Worst-case removal slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 altera_reserved_tck  " "    0.258               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 CK_50MHz  " "    0.834               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.832               0.000 CCD_PIXCLK  " "    2.832               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215549648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.756 " "Worst-case minimum pulse width slack is 8.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.756               0.000 CK_50MHz  " "    8.756               0.000 CK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.938               0.000 altera_reserved_tck  " "   14.938               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.780               0.000 CCD_PIXCLK  " "   18.780               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545215549669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545215549669 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545215553834 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545215553835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545215554221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 19 11:32:34 2018 " "Processing ended: Wed Dec 19 11:32:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545215554221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545215554221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545215554221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545215554221 ""}
