#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Feb 01 14:53:43 2017
# Process ID: 9856
# Current directory: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.runs/synth_1
# Command line: vivado.exe -log csi_rx_4lane.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source csi_rx_4lane.tcl
# Log file: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.runs/synth_1/csi_rx_4lane.vds
# Journal file: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source csi_rx_4lane.tcl -notrace
Command: synth_design -top csi_rx_4lane -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1656 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 333.316 ; gain = 123.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'csi_rx_4lane' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_top.vhd:98]
	Parameter fpga_series bound to: 7SERIES - type: string 
	Parameter dphy_term_en bound to: 1 - type: bool 
	Parameter d0_invert bound to: 0 - type: bool 
	Parameter d1_invert bound to: 0 - type: bool 
	Parameter d2_invert bound to: 0 - type: bool 
	Parameter d3_invert bound to: 0 - type: bool 
	Parameter d0_skew bound to: 0 - type: integer 
	Parameter d1_skew bound to: 0 - type: integer 
	Parameter d2_skew bound to: 0 - type: integer 
	Parameter d3_skew bound to: 0 - type: integer 
	Parameter video_hlength bound to: 4041 - type: integer 
	Parameter video_vlength bound to: 2992 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 48 - type: integer 
	Parameter video_hbp_len bound to: 122 - type: integer 
	Parameter video_h_visible bound to: 3840 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 3 - type: integer 
	Parameter video_vbp_len bound to: 23 - type: integer 
	Parameter video_v_visible bound to: 2160 - type: integer 
	Parameter pixels_per_clock bound to: 2 - type: integer 
	Parameter generate_idelayctrl bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'csi_rx_4_lane_link' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_4_lane_link.vhd:51]
	Parameter fpga_series bound to: 7SERIES - type: string 
	Parameter dphy_term_en bound to: 1 - type: bool 
	Parameter d0_invert bound to: 0 - type: bool 
	Parameter d1_invert bound to: 0 - type: bool 
	Parameter d2_invert bound to: 0 - type: bool 
	Parameter d3_invert bound to: 0 - type: bool 
	Parameter d0_skew bound to: 0 - type: integer 
	Parameter d1_skew bound to: 0 - type: integer 
	Parameter d2_skew bound to: 0 - type: integer 
	Parameter d3_skew bound to: 0 - type: integer 
	Parameter generate_idelayctrl bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'csi_rx_hs_clk_phy' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:29]
	Parameter series bound to: 7SERIES - type: string 
	Parameter term_en bound to: 1 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iclkdbuf' to cell 'IBUFDS' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:35]
INFO: [Synth 8-113] binding component instance 'iclkbufio' to cell 'BUFIO' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:47]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'clkdiv' to cell 'BUFR' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_hs_clk_phy' (1#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:29]
INFO: [Synth 8-638] synthesizing module 'csi_rx_clock_det' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_clock_det.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_clock_det' (2#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_clock_det.vhd:22]
INFO: [Synth 8-638] synthesizing module 'csi_rx_hs_lane_phy' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:35]
	Parameter series bound to: 7SERIES - type: string 
	Parameter invert bound to: 0 - type: bool 
	Parameter term_en bound to: 1 - type: bool 
	Parameter delay bound to: 0 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'inbuf' to cell 'IBUFDS' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:54]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'indelay' to cell 'IDELAYE2' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:68]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ideser' to cell 'ISERDESE2' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_hs_lane_phy' (3#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:35]
INFO: [Synth 8-638] synthesizing module 'csi_rx_byte_align' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_byte_align.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_byte_align' (4#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_byte_align.vhd:32]
INFO: [Synth 8-638] synthesizing module 'csi_rx_word_align' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_word_align.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_word_align' (5#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_word_align.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_4_lane_link' (6#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_4_lane_link.vhd:51]
INFO: [Synth 8-638] synthesizing module 'csi_rx_packet_handler' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_packet_handler.vhd:30]
INFO: [Synth 8-638] synthesizing module 'csi_rx_hdr_ecc' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hdr_ecc.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_hdr_ecc' (7#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hdr_ecc.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_packet_handler' (8#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_packet_handler.vhd:30]
INFO: [Synth 8-638] synthesizing module 'csi_rx_10bit_unpack' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_10bit_unpack.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_10bit_unpack' (9#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_10bit_unpack.vhd:28]
INFO: [Synth 8-638] synthesizing module 'csi_rx_video_output' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_video_output.vhd:57]
	Parameter video_hlength bound to: 4041 - type: integer 
	Parameter video_vlength bound to: 2992 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 48 - type: integer 
	Parameter video_hbp_len bound to: 122 - type: integer 
	Parameter video_h_visible bound to: 3840 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 3 - type: integer 
	Parameter video_vbp_len bound to: 23 - type: integer 
	Parameter video_v_visible bound to: 2160 - type: integer 
	Parameter pixels_per_clock bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'video_timing_ctrl' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/video-misc/video_timing_ctrl.vhd:52]
	Parameter video_hlength bound to: 2020 - type: integer 
	Parameter video_vlength bound to: 2992 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 24 - type: integer 
	Parameter video_hbp_len bound to: 61 - type: integer 
	Parameter video_h_visible bound to: 1920 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 3 - type: integer 
	Parameter video_vbp_len bound to: 23 - type: integer 
	Parameter video_v_visible bound to: 2160 - type: integer 
	Parameter sync_v_pos bound to: 25 - type: integer 
	Parameter sync_h_pos bound to: 2015 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'video_timing_ctrl' (10#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/video-misc/video_timing_ctrl.vhd:52]
INFO: [Synth 8-638] synthesizing module 'csi_rx_line_buffer' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_line_buffer.vhd:26]
	Parameter line_width bound to: 3840 - type: integer 
	Parameter pixels_per_clock bound to: 2 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'read_address_lat_reg' and it is trimmed from '11' to '3' bits. [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_line_buffer.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_line_buffer' (11#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_line_buffer.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_video_output' (12#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_video_output.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_4lane' (13#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_top.vhd:98]
WARNING: [Synth 8-3331] design csi_rx_video_output has unconnected port csi_vsync
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 371.641 ; gain = 161.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 371.641 ; gain = 161.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 371.641 ; gain = 161.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'csi_rx_packet_handler'
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sync_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "payload_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'byte_count_int_reg' in module 'csi_rx_10bit_unpack'
INFO: [Synth 8-5546] ROM "v_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "output_odd_line" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'csi_rx_packet_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE3 |                            00010 |                              100
                 iSTATE2 |                            00100 |                              011
                 iSTATE1 |                            01000 |                              010
                 iSTATE0 |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_count_int_reg' using encoding 'one-hot' in module 'csi_rx_10bit_unpack'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 418.168 ; gain = 208.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 30    
+---RAMs : 
	              37K Bit         RAMs := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 41    
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module csi_rx_clock_det 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module csi_rx_hs_lane_phy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module csi_rx_word_align 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module csi_rx_byte_align 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module csi_rx_hdr_ecc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
Module csi_rx_packet_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module csi_rx_10bit_unpack 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module video_timing_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module csi_rx_line_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              37K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module csi_rx_video_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'odd_linebuf/read_address_lat_reg[2:0]' into 'even_linebuf/read_address_lat_reg[2:0]' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_line_buffer.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'even_linebuf/read_address_lat_reg' and it is trimmed from '3' to '1' bits. [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_line_buffer.vhd:48]
INFO: [Synth 8-4471] merging register 'link/d1phy/reset_lat_reg' into 'link/d0phy/reset_lat_reg' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:50]
INFO: [Synth 8-4471] merging register 'link/d2phy/reset_lat_reg' into 'link/d0phy/reset_lat_reg' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:50]
INFO: [Synth 8-4471] merging register 'link/d3phy/reset_lat_reg' into 'link/d0phy/reset_lat_reg' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.srcs/sources_1/imports/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:50]
WARNING: [Synth 8-3917] design csi_rx_4lane has port video_valid driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM vout/even_linebuf/linebuf_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM vout/odd_linebuf/linebuf_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (vout/csi_x_pos_reg[0]) is unused and will be removed from module csi_rx_4lane.
WARNING: [Synth 8-3332] Sequential element (vout/csi_x_pos_reg[1]) is unused and will be removed from module csi_rx_4lane.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 521.738 ; gain = 312.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|csi_rx_line_buffer | linebuf_reg | 1 K x 40               | W |   | 1 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|csi_rx_line_buffer | linebuf_reg | 1 K x 40               | W |   | 1 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+-------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 521.738 ; gain = 312.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (depacket/bytes_read_reg[0]) is unused and will be removed from module csi_rx_4lane.
INFO: [Synth 8-4480] The timing for the instance vout/even_linebuf/linebuf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vout/even_linebuf/linebuf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vout/odd_linebuf/linebuf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vout/odd_linebuf/linebuf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 522.797 ; gain = 313.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.797 ; gain = 313.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.797 ; gain = 313.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.797 ; gain = 313.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.797 ; gain = 313.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.797 ; gain = 313.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.797 ; gain = 313.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |BUFIO     |     1|
|3     |BUFR      |     1|
|4     |CARRY4    |    16|
|5     |IDELAYE2  |     4|
|6     |ISERDESE2 |     4|
|7     |LUT1      |    55|
|8     |LUT2      |    58|
|9     |LUT3      |    63|
|10    |LUT4      |    96|
|11    |LUT5      |   102|
|12    |LUT6      |   279|
|13    |RAMB18E1  |     2|
|14    |RAMB36E1  |     2|
|15    |FDCE      |    27|
|16    |FDRE      |   532|
|17    |FDSE      |     1|
|18    |IBUF      |     4|
|19    |IBUFDS    |     5|
|20    |OBUF      |    47|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------+----------------------+------+
|      |Instance                  |Module                |Cells |
+------+--------------------------+----------------------+------+
|1     |top                       |                      |  1301|
|2     |  depacket                |csi_rx_packet_handler |   189|
|3     |    ecc                   |csi_rx_hdr_ecc        |    15|
|4     |  link                    |csi_rx_4_lane_link    |   576|
|5     |    clkdet                |csi_rx_clock_det      |    34|
|6     |    clkphy                |csi_rx_hs_clk_phy     |     3|
|7     |    d0phy                 |csi_rx_hs_lane_phy    |     4|
|8     |    d1phy                 |csi_rx_hs_lane_phy_1  |     3|
|9     |    d2phy                 |csi_rx_hs_lane_phy_2  |     3|
|10    |    d3phy                 |csi_rx_hs_lane_phy_3  |     3|
|11    |    \gen_bytealign[0].ba  |csi_rx_byte_align     |    80|
|12    |    \gen_bytealign[1].ba  |csi_rx_byte_align_4   |    80|
|13    |    \gen_bytealign[2].ba  |csi_rx_byte_align_5   |    83|
|14    |    \gen_bytealign[3].ba  |csi_rx_byte_align_6   |    81|
|15    |    wordalign             |csi_rx_word_align     |   202|
|16    |  unpack10                |csi_rx_10bit_unpack   |   245|
|17    |  vout                    |csi_rx_video_output   |   237|
|18    |    even_linebuf          |csi_rx_line_buffer    |    43|
|19    |    odd_linebuf           |csi_rx_line_buffer_0  |     3|
|20    |    output_timing         |video_timing_ctrl     |   108|
+------+--------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.797 ; gain = 313.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 522.797 ; gain = 259.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 522.797 ; gain = 313.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 592.344 ; gain = 341.230
INFO: [Common 17-1381] The checkpoint 'C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/csi2_rx/csi2_rx.runs/synth_1/csi_rx_4lane.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 592.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 01 14:54:29 2017...
