type: x310
type_id: A300
family: 7SERIES
transports:
  - name: eth0
    type: 10G
    width: 64
  - name: eth1
    type: 1G
    width: 64
  - name: pcie
    type: PCIe
    width: 64

clocks:
  - name: radio
  - name: ce
  - name: dram

io_ports:
  ctrlport_radio0:
    type: ctrlport
    drive: slave
    rename:
      pattern: (ctrlport_)(.*)
      repl: m_\1radio0_\2
  ctrlport_radio1:
    type: ctrlport
    drive: slave
    rename:
      pattern: (ctrlport_)(.*)
      repl: m_\1radio1_\2
  time:
    type: timekeeper
    drive: broadcaster
  radio0:
    type: radio
    drive: master
    rename:
      pattern: (.*)
      repl: \1_radio0
  radio1:
    type: radio
    drive: master
    rename:
      pattern: (.*)
      repl: \1_radio1
  # Daughterboard GPIO
  db0_gpio: # the srcport to be used in image_core.yml
    type: db_gpio # the id from io_signatures.yml
    drive: broadcaster
    rename:
      pattern: db_gpio_(.*) # the port names from io_signatures.yml (db_gpio_rx and db_gpio_tx)
      repl: gpio_db0_\1 # the corresponding verilog signal in bus_int.v (gpio_db0_rx and gpio_db0_tx)
  db1_gpio:
    type: db_gpio
    drive: broadcaster
    rename:
      pattern: db_gpio_(.*)
      repl: gpio_db1_\1
  dram:
    type: axi4_mm
    drive: slave
