INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_13/project_13.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_13/project_13.srcs/sim_2/new/tb_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register
