<stg><name>tx_ddr_Pipeline_tx_2_log_ddr</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:1 %N_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %N

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:2 %sext_ln965_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln965

]]></Node>
<StgValue><ssdm name="sext_ln965_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="61">
<![CDATA[
newFuncRoot:3 %sext_ln965_cast = sext i61 %sext_ln965_read

]]></Node>
<StgValue><ssdm name="sext_ln965_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ps, void @empty_52, i32 0, i32 0, void @empty_54, i32 0, i32 102400, void @empty_57, void @empty_58, void @empty_54, i32 16, i32 16, i32 16, i32 64, void @empty_54, void @empty_54, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i14 0, i14 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc1426

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc1426:0 %i = load i14 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc1426:2 %icmp_ln965 = icmp_eq  i14 %i, i14 %N_read

]]></Node>
<StgValue><ssdm name="icmp_ln965"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc1426:3 %add_ln965 = add i14 %i, i14 1

]]></Node>
<StgValue><ssdm name="add_ln965"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc1426:4 %br_ln965 = br i1 %icmp_ln965, void %for.inc1426.split, void %for.end1428.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln965"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="14">
<![CDATA[
for.inc1426.split:3 %trunc_ln968 = trunc i14 %i

]]></Node>
<StgValue><ssdm name="trunc_ln968"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc1426.split:4 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln968, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc1426.split:5 %or_ln968 = or i9 %shl_ln1, i9 1

]]></Node>
<StgValue><ssdm name="or_ln968"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="9">
<![CDATA[
for.inc1426.split:6 %zext_ln968 = zext i9 %or_ln968

]]></Node>
<StgValue><ssdm name="zext_ln968"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1426.split:7 %data_buf_addr = getelementptr i32 %data_buf, i64 0, i64 %zext_ln968

]]></Node>
<StgValue><ssdm name="data_buf_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="9">
<![CDATA[
for.inc1426.split:8 %data_buf_load = load i9 %data_buf_addr

]]></Node>
<StgValue><ssdm name="data_buf_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="9">
<![CDATA[
for.inc1426.split:9 %zext_ln968_1 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln968_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1426.split:10 %data_buf_addr_2 = getelementptr i32 %data_buf, i64 0, i64 %zext_ln968_1

]]></Node>
<StgValue><ssdm name="data_buf_addr_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
for.inc1426.split:11 %data_buf_load_2 = load i9 %data_buf_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_load_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc1426.split:14 %store_ln965 = store i14 %add_ln965, i14 %i_1

]]></Node>
<StgValue><ssdm name="store_ln965"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc1426:1 %ps_addr = getelementptr i64 %ps, i64 %sext_ln965_cast

]]></Node>
<StgValue><ssdm name="ps_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="9">
<![CDATA[
for.inc1426.split:8 %data_buf_load = load i9 %data_buf_addr

]]></Node>
<StgValue><ssdm name="data_buf_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
for.inc1426.split:11 %data_buf_load_2 = load i9 %data_buf_addr_2

]]></Node>
<StgValue><ssdm name="data_buf_load_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
for.end1428.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc1426.split:0 %specpipeline_ln966 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_54

]]></Node>
<StgValue><ssdm name="specpipeline_ln966"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc1426.split:1 %speclooptripcount_ln967 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 420, i64 160

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln967"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc1426.split:2 %specloopname_ln965 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51

]]></Node>
<StgValue><ssdm name="specloopname_ln965"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc1426.split:12 %or = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %data_buf_load, i32 %data_buf_load_2

]]></Node>
<StgValue><ssdm name="or"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8">
<![CDATA[
for.inc1426.split:13 %write_ln968 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %ps_addr, i64 %or, i8 255

]]></Node>
<StgValue><ssdm name="write_ln968"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc1426.split:15 %br_ln965 = br void %for.inc1426

]]></Node>
<StgValue><ssdm name="br_ln965"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="ps" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="ps"/></StgValue>
</port>
<port id="50" name="sext_ln965" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln965"/></StgValue>
</port>
<port id="51" name="N" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="N"/></StgValue>
</port>
<port id="52" name="data_buf" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_buf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="i_1" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i14" to="N_read" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="N" to="N_read" fromId="51" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i61" to="sext_ln965_read" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="sext_ln965" to="sext_ln965_read" fromId="50" toId="8">
</dataflow>
<dataflow id="61" from="sext_ln965_read" to="sext_ln965_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="ps" to="specinterface_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="66" from="empty_52" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="71" from="empty_54" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="76" from="empty_57" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="78" from="empty_58" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="empty_54" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="86" from="empty_54" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="87" from="empty_54" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="93" from="i_1" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="94" from="i_1" to="i" fromId="6" toId="13">
</dataflow>
<dataflow id="95" from="i" to="icmp_ln965" fromId="13" toId="14">
</dataflow>
<dataflow id="96" from="N_read" to="icmp_ln965" fromId="7" toId="14">
</dataflow>
<dataflow id="97" from="i" to="add_ln965" fromId="13" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln965" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="icmp_ln965" to="br_ln965" fromId="14" toId="16">
</dataflow>
<dataflow id="101" from="i" to="trunc_ln968" fromId="13" toId="17">
</dataflow>
<dataflow id="103" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln1" fromId="102" toId="18">
</dataflow>
<dataflow id="104" from="trunc_ln968" to="shl_ln1" fromId="17" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_105" to="shl_ln1" fromId="105" toId="18">
</dataflow>
<dataflow id="107" from="shl_ln1" to="or_ln968" fromId="18" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_108" to="or_ln968" fromId="108" toId="19">
</dataflow>
<dataflow id="110" from="or_ln968" to="zext_ln968" fromId="19" toId="20">
</dataflow>
<dataflow id="111" from="data_buf" to="data_buf_addr" fromId="52" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_112" to="data_buf_addr" fromId="112" toId="21">
</dataflow>
<dataflow id="114" from="zext_ln968" to="data_buf_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="115" from="data_buf_addr" to="data_buf_load" fromId="21" toId="22">
</dataflow>
<dataflow id="116" from="shl_ln1" to="zext_ln968_1" fromId="18" toId="23">
</dataflow>
<dataflow id="117" from="data_buf" to="data_buf_addr_2" fromId="52" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_112" to="data_buf_addr_2" fromId="112" toId="24">
</dataflow>
<dataflow id="119" from="zext_ln968_1" to="data_buf_addr_2" fromId="23" toId="24">
</dataflow>
<dataflow id="120" from="data_buf_addr_2" to="data_buf_load_2" fromId="24" toId="25">
</dataflow>
<dataflow id="121" from="add_ln965" to="store_ln965" fromId="15" toId="26">
</dataflow>
<dataflow id="122" from="i_1" to="store_ln965" fromId="6" toId="26">
</dataflow>
<dataflow id="123" from="ps" to="ps_addr" fromId="49" toId="27">
</dataflow>
<dataflow id="124" from="sext_ln965_cast" to="ps_addr" fromId="9" toId="27">
</dataflow>
<dataflow id="125" from="data_buf_addr" to="data_buf_load" fromId="21" toId="28">
</dataflow>
<dataflow id="126" from="data_buf_addr_2" to="data_buf_load_2" fromId="24" toId="29">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecPipeline" to="specpipeline_ln966" fromId="127" toId="30">
</dataflow>
<dataflow id="129" from="StgValue_53" to="specpipeline_ln966" fromId="53" toId="30">
</dataflow>
<dataflow id="130" from="StgValue_67" to="specpipeline_ln966" fromId="67" toId="30">
</dataflow>
<dataflow id="131" from="StgValue_67" to="specpipeline_ln966" fromId="67" toId="30">
</dataflow>
<dataflow id="132" from="StgValue_67" to="specpipeline_ln966" fromId="67" toId="30">
</dataflow>
<dataflow id="133" from="empty_54" to="specpipeline_ln966" fromId="70" toId="30">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln967" fromId="134" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_136" to="speclooptripcount_ln967" fromId="136" toId="31">
</dataflow>
<dataflow id="139" from="StgValue_138" to="speclooptripcount_ln967" fromId="138" toId="31">
</dataflow>
<dataflow id="141" from="StgValue_140" to="speclooptripcount_ln967" fromId="140" toId="31">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopName" to="specloopname_ln965" fromId="142" toId="32">
</dataflow>
<dataflow id="145" from="empty_51" to="specloopname_ln965" fromId="144" toId="32">
</dataflow>
<dataflow id="147" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="or" fromId="146" toId="33">
</dataflow>
<dataflow id="148" from="data_buf_load" to="or" fromId="28" toId="33">
</dataflow>
<dataflow id="149" from="data_buf_load_2" to="or" fromId="29" toId="33">
</dataflow>
<dataflow id="151" from="_ssdm_op_Write.m_axi.p1i64" to="write_ln968" fromId="150" toId="34">
</dataflow>
<dataflow id="152" from="ps_addr" to="write_ln968" fromId="27" toId="34">
</dataflow>
<dataflow id="153" from="or" to="write_ln968" fromId="33" toId="34">
</dataflow>
<dataflow id="155" from="StgValue_154" to="write_ln968" fromId="154" toId="34">
</dataflow>
<dataflow id="156" from="icmp_ln965" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="157" from="icmp_ln965" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
