## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Mon Mar 10 20:23:40 中国标准时间 2025
##
vlib work
vlog +acc  "../CycledTrgGen/CycledTrgGen.v"
vlog +acc  "C:/Xilinx/10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work CycledTrgGen glbl
do {CycledTrgGen_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {CycledTrgGen.udo}
