$date
	Sun Oct 23 01:50:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#244236
b1000 !
1"
#244238
b1000 &
b1000 %
1$
#244239
0"
#244242
b100 &
b100 %
#244246
b10 &
b10 %
#244250
b1 &
b1 %
1#
#244254
b0 &
0#
b0 %
0$
#1309129
b10101 !
1"
#1309130
b10101 &
b10101 %
1$
#1309131
0"
#1309134
b1000000 &
b1000000 %
#1309138
b100000 &
b100000 %
#1309142
b10000 &
b10000 %
#1309146
b1000 &
b1000 %
#1309150
b100 &
b100 %
#1309154
b10 &
b10 %
#1309158
b1 &
1#
b1 %
#1309162
b0 &
b0 %
0#
0$
#2235276
b10010 !
1"
#2235278
b10010 &
b10010 %
1$
#2235279
0"
#2235282
b1001 &
b1001 %
#2235286
b11100 &
b11100 %
#2235290
b1110 &
b1110 %
#2235294
b111 &
b111 %
#2235298
b10110 &
b10110 %
#2235302
b1011 &
b1011 %
#2235306
b100010 &
b100010 %
#2235310
b10001 &
b10001 %
#2235314
b110100 &
b110100 %
#2235318
b11010 &
b11010 %
#2235322
b1101 &
b1101 %
#2235326
b101000 &
b101000 %
#2235330
b10100 &
b10100 %
#2235334
b1010 &
b1010 %
#2235338
b101 &
b101 %
#2235342
b10000 &
b10000 %
#2235346
b1000 &
b1000 %
#2235350
b100 &
b100 %
#2235354
b10 &
b10 %
#2235358
b1 &
1#
b1 %
#2235362
b0 &
b0 %
0#
0$
#4500012
