<dec f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='60' type='40'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc' l='2372' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4169' u='r' c='_ZNK4llvm19RISCVTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='89' u='r' c='_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
