static int\r\nF_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = V_4 ( V_2 ) ;\r\nstruct V_6 * V_7 = & V_5 -> V_2 . V_8 -> V_7 ;\r\nstruct V_9 * V_10 = V_7 -> V_11 -> V_10 ;\r\nstruct V_12 V_13 ;\r\nint V_14 , V_15 , V_16 , V_17 ;\r\nint V_18 , V_19 ;\r\nV_19 = F_2 ( V_10 , 0x04 , & V_13 ) ;\r\nif ( V_19 ) {\r\nF_3 ( V_7 , L_1 ) ;\r\nreturn V_19 ;\r\n}\r\nV_19 = F_4 ( V_7 , & V_13 , V_3 , & V_14 , & V_15 , & V_16 , & V_17 , & V_18 ) ;\r\nif ( V_19 < 0 )\r\nreturn V_19 ;\r\nV_5 -> V_20 = 0x80000000 | ( V_18 << 16 ) ;\r\nV_5 -> V_20 |= F_5 ( V_13 . V_21 + V_18 , ( int ) V_13 . V_22 ) << 20 ;\r\nif ( V_16 == V_17 ) {\r\nV_5 -> V_20 |= 0x00000100 ;\r\nV_5 -> V_23 = ( V_14 << 8 ) | V_15 ;\r\n} else {\r\nV_5 -> V_20 |= 0x40000000 ;\r\nV_5 -> V_23 = ( V_16 << 24 ) | ( V_17 << 16 ) | ( V_14 << 8 ) | V_15 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_6 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_5 = V_4 ( V_2 ) ;\r\nstruct V_6 * V_7 = & V_5 -> V_2 . V_8 -> V_7 ;\r\nstruct V_24 * V_11 = V_7 -> V_11 ;\r\nstruct V_9 * V_10 = V_11 -> V_10 ;\r\nstruct V_25 V_26 ;\r\nT_1 V_27 = 0 ;\r\nT_2 V_28 [ 2 ] ;\r\nint V_29 ;\r\nfor ( V_29 = 0 ; V_29 < 2 ; V_29 ++ ) {\r\nT_1 V_30 = F_7 ( V_11 , 0x600808 + ( V_29 * 0x2000 ) ) ;\r\nT_1 V_31 = 0 ;\r\ndo {\r\nif ( V_30 != F_7 ( V_11 , 0x600808 + ( V_29 * 0x2000 ) ) ) {\r\nF_8 ( V_11 , 0x0c03c4 + ( V_29 * 0x2000 ) , 0x01 ) ;\r\nV_28 [ V_29 ] = F_9 ( V_11 , 0x0c03c5 + ( V_29 * 0x2000 ) ) ;\r\nif ( ! ( V_28 [ V_29 ] & 0x20 ) )\r\nV_27 |= ( 1 << V_29 ) ;\r\nbreak;\r\n}\r\nF_10 ( 1 ) ;\r\n} while ( V_31 ++ < 32 );\r\n}\r\nfor ( V_29 = 0 ; V_29 < 2 ; V_29 ++ ) {\r\nif ( ! ( V_27 & ( 1 << V_29 ) ) )\r\ncontinue;\r\nF_11 (device, 2000 ,\r\nu32 tmp = nvkm_rd32(device, 0x600808 + (i * 0x2000));\r\nif (!(tmp & 0x00010000))\r\nbreak;\r\n) ;\r\nF_11 (device, 2000 ,\r\nu32 tmp = nvkm_rd32(device, 0x600808 + (i * 0x2000));\r\nif ( (tmp & 0x00010000))\r\nbreak;\r\n) ;\r\nF_8 ( V_11 , 0x0c03c4 + ( V_29 * 0x2000 ) , 0x01 ) ;\r\nF_8 ( V_11 , 0x0c03c5 + ( V_29 * 0x2000 ) , V_28 [ V_29 ] | 0x20 ) ;\r\n}\r\nF_12 ( V_11 , 0x1002d4 , 0x00000001 ) ;\r\nF_12 ( V_11 , 0x1002d0 , 0x00000001 ) ;\r\nF_12 ( V_11 , 0x1002d0 , 0x00000001 ) ;\r\nF_13 ( V_11 , 0x100210 , 0x80000000 , 0x00000000 ) ;\r\nF_12 ( V_11 , 0x1002dc , 0x00000001 ) ;\r\nF_13 ( V_11 , 0x00c040 , 0x0000c000 , 0x00000000 ) ;\r\nswitch ( V_11 -> V_32 ) {\r\ncase 0x40 :\r\ncase 0x45 :\r\ncase 0x41 :\r\ncase 0x42 :\r\ncase 0x47 :\r\nF_13 ( V_11 , 0x004044 , 0xc0771100 , V_5 -> V_20 ) ;\r\nF_13 ( V_11 , 0x00402c , 0xc0771100 , V_5 -> V_20 ) ;\r\nF_12 ( V_11 , 0x004048 , V_5 -> V_23 ) ;\r\nF_12 ( V_11 , 0x004030 , V_5 -> V_23 ) ;\r\ncase 0x43 :\r\ncase 0x49 :\r\ncase 0x4b :\r\nF_13 ( V_11 , 0x004038 , 0xc0771100 , V_5 -> V_20 ) ;\r\nF_12 ( V_11 , 0x00403c , V_5 -> V_23 ) ;\r\ndefault:\r\nF_13 ( V_11 , 0x004020 , 0xc0771100 , V_5 -> V_20 ) ;\r\nF_12 ( V_11 , 0x004024 , V_5 -> V_23 ) ;\r\nbreak;\r\n}\r\nF_10 ( 100 ) ;\r\nF_13 ( V_11 , 0x00c040 , 0x0000c000 , 0x0000c000 ) ;\r\nF_12 ( V_11 , 0x1002dc , 0x00000000 ) ;\r\nF_13 ( V_11 , 0x100210 , 0x80000000 , 0x80000000 ) ;\r\nF_10 ( 100 ) ;\r\nif ( ! V_25 ( V_10 , 'M' , & V_26 ) ) {\r\nstruct V_33 V_34 = {\r\n. V_7 = V_7 ,\r\n. V_10 = V_10 ,\r\n. V_35 = F_14 ( V_10 , V_26 . V_35 + 0x00 ) ,\r\n. V_36 = 1 ,\r\n} ;\r\nF_15 ( & V_34 ) ;\r\n}\r\nfor ( V_29 = 0 ; V_29 < 2 ; V_29 ++ ) {\r\nif ( ! ( V_27 & ( 1 << V_29 ) ) )\r\ncontinue;\r\nF_11 (device, 2000 ,\r\nu32 tmp = nvkm_rd32(device, 0x600808 + (i * 0x2000));\r\nif ( (tmp & 0x00010000))\r\nbreak;\r\n) ;\r\nF_8 ( V_11 , 0x0c03c4 + ( V_29 * 0x2000 ) , 0x01 ) ;\r\nF_8 ( V_11 , 0x0c03c5 + ( V_29 * 0x2000 ) , V_28 [ V_29 ] ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_16 ( struct V_1 * V_2 )\r\n{\r\n}\r\nint\r\nF_17 ( struct V_37 * V_8 , enum V_38 type , T_3 V_39 ,\r\nT_1 V_40 , struct V_1 * * V_41 )\r\n{\r\nstruct V_4 * V_5 ;\r\nif ( ! ( V_5 = F_18 ( sizeof( * V_5 ) , V_42 ) ) )\r\nreturn - V_43 ;\r\n* V_41 = & V_5 -> V_2 ;\r\nreturn F_19 ( & V_44 , V_8 , type , V_39 , V_40 , & V_5 -> V_2 ) ;\r\n}\r\nint\r\nF_20 ( struct V_37 * V_8 , struct V_1 * * V_41 )\r\n{\r\nstruct V_24 * V_11 = V_8 -> V_7 . V_11 ;\r\nT_1 V_45 = F_7 ( V_11 , 0x001218 ) ;\r\nT_1 V_39 = F_7 ( V_11 , 0x10020c ) & 0xff000000 ;\r\nT_1 V_40 = F_7 ( V_11 , 0x100320 ) ;\r\nenum V_38 type = V_46 ;\r\nint V_19 ;\r\nswitch ( V_45 & 0x00000300 ) {\r\ncase 0x00000000 : type = V_47 ; break;\r\ncase 0x00000100 : type = V_48 ; break;\r\ncase 0x00000200 : type = V_49 ; break;\r\ncase 0x00000300 : type = V_50 ; break;\r\n}\r\nV_19 = F_17 ( V_8 , type , V_39 , V_40 , V_41 ) ;\r\nif ( V_19 )\r\nreturn V_19 ;\r\n( * V_41 ) -> V_51 = ( F_7 ( V_11 , 0x100200 ) & 0x00000003 ) + 1 ;\r\nreturn 0 ;\r\n}
