{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725867202976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725867203052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 00:33:22 2024 " "Processing started: Mon Sep 09 00:33:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725867203052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725867203052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_slave -c spi_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_slave -c spi_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725867203052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725867204171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725867204171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725867221278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725867221278 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../register_rw.v " "Can't analyze file -- file ../register_rw.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1725867221287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gene.li/onedrive - general fusion inc/documents/github/fpga/register_rw.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/gene.li/onedrive - general fusion inc/documents/github/fpga/register_rw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "../register_rw.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/register_rw.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725867221293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725867221293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_SLAVE " "Elaborating entity \"SPI_SLAVE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725867221338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ram spi_slave.sv(54) " "Verilog HDL or VHDL warning at spi_slave.sv(54): object \"read_ram\" assigned a value but never read" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725867221339 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 spi_slave.sv(77) " "Verilog HDL assignment warning at spi_slave.sv(77): truncated value with size 9 to match size of target (8)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221340 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_slave.sv(80) " "Verilog HDL assignment warning at spi_slave.sv(80): truncated value with size 32 to match size of target (3)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221340 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 spi_slave.sv(84) " "Verilog HDL assignment warning at spi_slave.sv(84): truncated value with size 32 to match size of target (24)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221341 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 spi_slave.sv(89) " "Verilog HDL assignment warning at spi_slave.sv(89): truncated value with size 32 to match size of target (24)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221341 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 spi_slave.sv(94) " "Verilog HDL assignment warning at spi_slave.sv(94): truncated value with size 32 to match size of target (24)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221341 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 spi_slave.sv(98) " "Verilog HDL assignment warning at spi_slave.sv(98): truncated value with size 16 to match size of target (1)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221342 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_slave.sv(99) " "Verilog HDL assignment warning at spi_slave.sv(99): truncated value with size 32 to match size of target (3)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221342 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_slave.sv(103) " "Verilog HDL assignment warning at spi_slave.sv(103): truncated value with size 32 to match size of target (5)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221342 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_slave.sv(162) " "Verilog HDL assignment warning at spi_slave.sv(162): truncated value with size 32 to match size of target (2)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221344 "|SPI_SLAVE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 spi_slave.sv(167) " "Verilog HDL assignment warning at spi_slave.sv(167): truncated value with size 32 to match size of target (24)" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725867221344 "|SPI_SLAVE"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lastAddrflag GND " "Pin \"lastAddrflag\" is stuck at GND" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725867222119 "|SPI_SLAVE|lastAddrflag"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[6\] GND " "Pin \"ram_addr\[6\]\" is stuck at GND" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725867222119 "|SPI_SLAVE|ram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[7\] GND " "Pin \"ram_addr\[7\]\" is stuck at GND" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725867222119 "|SPI_SLAVE|ram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dummy VCC " "Pin \"dummy\" is stuck at VCC" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725867222119 "|SPI_SLAVE|dummy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725867222119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725867222242 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725867222709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725867222935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725867222935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[1\] " "No output dependent on input pin \"ram_data\[1\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[2\] " "No output dependent on input pin \"ram_data\[2\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[3\] " "No output dependent on input pin \"ram_data\[3\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[4\] " "No output dependent on input pin \"ram_data\[4\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[5\] " "No output dependent on input pin \"ram_data\[5\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[6\] " "No output dependent on input pin \"ram_data\[6\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[7\] " "No output dependent on input pin \"ram_data\[7\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[9\] " "No output dependent on input pin \"ram_data\[9\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[10\] " "No output dependent on input pin \"ram_data\[10\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[11\] " "No output dependent on input pin \"ram_data\[11\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[12\] " "No output dependent on input pin \"ram_data\[12\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[13\] " "No output dependent on input pin \"ram_data\[13\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[14\] " "No output dependent on input pin \"ram_data\[14\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[15\] " "No output dependent on input pin \"ram_data\[15\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[17\] " "No output dependent on input pin \"ram_data\[17\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[18\] " "No output dependent on input pin \"ram_data\[18\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[19\] " "No output dependent on input pin \"ram_data\[19\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[20\] " "No output dependent on input pin \"ram_data\[20\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[21\] " "No output dependent on input pin \"ram_data\[21\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[22\] " "No output dependent on input pin \"ram_data\[22\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[23\] " "No output dependent on input pin \"ram_data\[23\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[24\] " "No output dependent on input pin \"ram_data\[24\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[25\] " "No output dependent on input pin \"ram_data\[25\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[26\] " "No output dependent on input pin \"ram_data\[26\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[27\] " "No output dependent on input pin \"ram_data\[27\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[28\] " "No output dependent on input pin \"ram_data\[28\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[29\] " "No output dependent on input pin \"ram_data\[29\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[30\] " "No output dependent on input pin \"ram_data\[30\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_data\[31\] " "No output dependent on input pin \"ram_data\[31\]\"" {  } { { "spi_slave.sv" "" { Text "C:/Users/gene.li/OneDrive - General Fusion Inc/Documents/GitHub/FPGA/SPI_Slave/spi_slave.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725867223036 "|SPI_SLAVE|ram_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725867223036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725867223039 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725867223039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725867223039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725867223039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725867223070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 00:33:43 2024 " "Processing ended: Mon Sep 09 00:33:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725867223070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725867223070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725867223070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725867223070 ""}
