{
  "design": {
    "design_info": {
      "boundary_crc": "0xA126A55C11F321AE",
      "device": "xc7a35ticsg324-1L",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "clk_wiz_i2s": ""
    },
    "ports": {
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "clk_i2s": {
        "type": "clk",
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_i2s": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN2_JITTER_PS": {
            "value": "130.20000000000002"
          },
          "CLKOUT1_JITTER": {
            "value": "360.948"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "301.601"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_i2s"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "48.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "78.125"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "reset_n": {
        "ports": [
          "reset_n",
          "clk_wiz_i2s/resetn"
        ]
      },
      "clk": {
        "ports": [
          "clk",
          "clk_wiz_i2s/clk_in1"
        ]
      },
      "clk_i2s": {
        "ports": [
          "clk_wiz_i2s/clk_i2s",
          "clk_i2s"
        ]
      }
    }
  }
}