# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv --trace -CFLAGS -DMEM_DEPTH=1048576 -DMEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/data/test1.x_ -DVCD -DVCD_FILE=test1.vcd --cc /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/constants.svh /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/branch_control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/igen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/memory.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/fetch.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/decode.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/execute.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/register_file.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/pd3.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/clockgen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/design_wrapper.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/test_pd.sv --exe /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/test_pd.cpp -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests -top-module top --Mdir /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd +define+MEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/data/test1.x_ +define+TEST_VECTOR=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=_test1.trace_ +define+LINE_COUNT=127 +define+PATTERN_FILE=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/data/test1.pattern_ +define+PATTERN_LINE_COUNT=122 +define+PATTERN_DUMP_FILE=_test1.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=1 +define+VCD_FILE=_test1.vcd_ +define+TIMEOUT=50000"
S      1823 205749350  1761487350           0  1761487350           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/branch_control.sv"
S      2283 205749351  1761325981           0  1761325981           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/constants.svh"
S      8606 205749352  1761521292           0  1761521292           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/control.sv"
S      2257 205749353  1761510909           0  1761510909           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/decode.sv"
S      4643 205749354  1761526773           0  1761526773           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/execute.sv"
S      1078 205749355  1761492960           0  1761492960           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/fetch.sv"
S      2075 205749356  1761502298           0  1761502298           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/igen.sv"
S      3330 205749357  1761527084           0  1761527084           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/memory.sv"
S      4278 205749358  1761521742           0  1761521742           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/pd3.sv"
S      1826 205749359  1761527070           0  1761527070           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/code/register_file.sv"
S       332 205749360  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/design_wrapper.sv"
S       845 205749361  1761505299           0  1761505299           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/design/probes.svh"
T      4948 207277228  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop.cpp"
T      3576 207277227  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop.h"
T      2209 207277241  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop.mk"
T      1115 207277226  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__ConstPool_0.cpp"
T       913 207277225  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       688 207277224  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633 207277229  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1541 207277222  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1395 207277223  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__Syms.h"
T       290 207280829  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__TraceDecls__0__Slow.cpp"
T     18933 207280830  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__Trace__0.cpp"
T     50744 207280828  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__Trace__0__Slow.cpp"
T      6311 207277231  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop___024root.h"
T     28986 207277236  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T       845 207277234  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp"
T     51752 207277237  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0.cpp"
T     63991 207277235  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       620 207277233  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       627 207277232  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       467 207277239  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop___024unit__DepSet_h1e8fffb9__0__Slow.cpp"
T       620 207277238  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       773 207277230  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__pch.h"
T      4851 207280644  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1974 207277240  1761527175           0  1761527175           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/sim/verilator/test_pd/Vtop_classes.mk"
S       893 205749387  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/clockgen.sv"
S       804 207100674  1761322789           0  1761322789           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/fields.h"
S       963 205749389  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/pattern_check.h"
S      1653 205749391  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/pattern_dump.h"
S      4484 205749392  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/tasks.h"
S      1097 205749396  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/test_pd.sv"
S       577 205749399  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/trace_dump.h"
S      1086 205749400  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd3/verif/tests/tracegen.v"
S  10869344 203033992  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 203034111  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 203034112  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
