{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414017630364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414017630368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 17:40:29 2014 " "Processing started: Wed Oct 22 17:40:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414017630368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414017630368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Myca2 -c Myca2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Myca2 -c Myca2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414017630368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414017636444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xwx47/documents/altera/usomyca1/div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xwx47/documents/altera/usomyca1/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "../UsoMyca1/div.v" "" { Text "C:/Users/Xwx47/Documents/Altera/UsoMyca1/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414017637053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414017637053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414017637092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414017637092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.v 1 1 " "Found 1 design units, including 1 entities, in source file sumador.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/sumador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414017637157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414017637157 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 mrm.v(21) " "Verilog HDL Expression warning at mrm.v(21): truncated literal to match 2 bits" {  } { { "mrm.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mrm.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1414017637188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mrm.v 1 1 " "Found 1 design units, including 1 entities, in source file mrm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mrm " "Found entity 1: mrm" {  } { { "mrm.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mrm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414017637192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414017637192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414017637223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414017637223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414017637266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414017637266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dr.v 1 1 " "Found 1 design units, including 1 entities, in source file dr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "dr.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/dr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414017637300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414017637300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycaii.v 1 1 " "Found 1 design units, including 1 entities, in source file mycaii.v" { { "Info" "ISGN_ENTITY_NAME" "1 MycaII " "Found entity 1: MycaII" {  } { { "MycaII.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/MycaII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414017637333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414017637333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MycaII " "Elaborating entity \"MycaII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414017637656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:div1 " "Elaborating entity \"div\" for hierarchy \"div:div1\"" {  } { { "MycaII.v" "div1" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/MycaII.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414017637727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 div.v(28) " "Verilog HDL assignment warning at div.v(28): truncated value with size 32 to match size of target (25)" {  } { { "../UsoMyca1/div.v" "" { Text "C:/Users/Xwx47/Documents/Altera/UsoMyca1/div.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414017637733 "|div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mrm mrm:mrm1 " "Elaborating entity \"mrm\" for hierarchy \"mrm:mrm1\"" {  } { { "MycaII.v" "mrm1" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/MycaII.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414017637741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr dr:dr1 " "Elaborating entity \"dr\" for hierarchy \"dr:dr1\"" {  } { { "MycaII.v" "dr1" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/MycaII.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414017637752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dr.v(7) " "Verilog HDL assignment warning at dr.v(7): truncated value with size 32 to match size of target (8)" {  } { { "dr.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/dr.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414017637758 "|dr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:stack1 " "Elaborating entity \"stack\" for hierarchy \"stack:stack1\"" {  } { { "MycaII.v" "stack1" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/MycaII.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414017637764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 mux_1:mux1 " "Elaborating entity \"mux_1\" for hierarchy \"mux_1:mux1\"" {  } { { "MycaII.v" "mux1" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/MycaII.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414017637777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "MycaII.v" "pc1" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/MycaII.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414017637794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc.v(18) " "Verilog HDL assignment warning at pc.v(18): truncated value with size 32 to match size of target (8)" {  } { { "pc.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/pc.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414017637801 "|pc"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_1:mux1\|z\[0\] " "Converted tri-state buffer \"mux_1:mux1\|z\[0\]\" feeding internal logic into a wire" {  } { { "mux_1.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mux_1.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_1:mux1\|z\[1\] " "Converted tri-state buffer \"mux_1:mux1\|z\[1\]\" feeding internal logic into a wire" {  } { { "mux_1.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mux_1.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_1:mux1\|z\[2\] " "Converted tri-state buffer \"mux_1:mux1\|z\[2\]\" feeding internal logic into a wire" {  } { { "mux_1.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mux_1.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_1:mux1\|z\[3\] " "Converted tri-state buffer \"mux_1:mux1\|z\[3\]\" feeding internal logic into a wire" {  } { { "mux_1.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mux_1.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_1:mux1\|z\[4\] " "Converted tri-state buffer \"mux_1:mux1\|z\[4\]\" feeding internal logic into a wire" {  } { { "mux_1.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mux_1.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_1:mux1\|z\[5\] " "Converted tri-state buffer \"mux_1:mux1\|z\[5\]\" feeding internal logic into a wire" {  } { { "mux_1.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mux_1.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_1:mux1\|z\[6\] " "Converted tri-state buffer \"mux_1:mux1\|z\[6\]\" feeding internal logic into a wire" {  } { { "mux_1.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mux_1.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_1:mux1\|z\[7\] " "Converted tri-state buffer \"mux_1:mux1\|z\[7\]\" feeding internal logic into a wire" {  } { { "mux_1.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mux_1.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mrm:mrm1\|D\[0\] " "Converted tri-state buffer \"mrm:mrm1\|D\[0\]\" feeding internal logic into a wire" {  } { { "mrm.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mrm.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mrm:mrm1\|D\[1\] " "Converted tri-state buffer \"mrm:mrm1\|D\[1\]\" feeding internal logic into a wire" {  } { { "mrm.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mrm.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mrm:mrm1\|D\[2\] " "Converted tri-state buffer \"mrm:mrm1\|D\[2\]\" feeding internal logic into a wire" {  } { { "mrm.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mrm.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mrm:mrm1\|D\[3\] " "Converted tri-state buffer \"mrm:mrm1\|D\[3\]\" feeding internal logic into a wire" {  } { { "mrm.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mrm.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mrm:mrm1\|D\[4\] " "Converted tri-state buffer \"mrm:mrm1\|D\[4\]\" feeding internal logic into a wire" {  } { { "mrm.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mrm.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mrm:mrm1\|D\[5\] " "Converted tri-state buffer \"mrm:mrm1\|D\[5\]\" feeding internal logic into a wire" {  } { { "mrm.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mrm.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mrm:mrm1\|D\[6\] " "Converted tri-state buffer \"mrm:mrm1\|D\[6\]\" feeding internal logic into a wire" {  } { { "mrm.v" "" { Text "C:/Users/Xwx47/Documents/Altera/Mica2/mrm.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1414017638846 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1414017638846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414017641455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414017644497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414017644497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414017645344 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414017645344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414017645344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414017645344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414017645539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 17:40:45 2014 " "Processing ended: Wed Oct 22 17:40:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414017645539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414017645539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414017645539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414017645539 ""}
