Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9f12d6f37af24917b472837764acbb98 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_divider_DP_behav xil_defaultlib.tb_divider_DP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port d1 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:26]
ERROR: [VRFC 10-426] cannot find port d0 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:25]
ERROR: [VRFC 10-2063] Module <shift_reg> not found while processing module instance <S0> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:32]
ERROR: [VRFC 10-426] cannot find port d1 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:47]
ERROR: [VRFC 10-426] cannot find port d0 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:46]
ERROR: [VRFC 10-2063] Module <comparator> not found while processing module instance <C1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:79]
ERROR: [VRFC 10-2063] Module <comparator_z> not found while processing module instance <C2> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:86]
ERROR: [VRFC 10-2063] Module <subtractor> not found while processing module instance <S3> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:93]
ERROR: [VRFC 10-426] cannot find port d1 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:102]
ERROR: [VRFC 10-426] cannot find port d0 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:101]
ERROR: [VRFC 10-426] cannot find port d1 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:110]
ERROR: [VRFC 10-426] cannot find port d0 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:109]
ERROR: [VRFC 10-2063] Module <ud_counter> not found while processing module instance <U1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab8/lab8.srcs/sources_1/new/divider_dp.v:116]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
