\hypertarget{group___cpu__module}{}\section{Cpu module documentation}
\label{group___cpu__module}\index{Cpu module documentation@{Cpu module documentation}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_t_cpu_clock_configuration}{T\+Cpu\+Clock\+Configuration}
\item 
struct \hyperlink{structt_vector_table}{t\+Vector\+Table}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___cpu__module_gae2f84b335ab99b9e98d41e8a530b1540}{P\+Ecfg\+\_\+\+F\+L\+A\+SH}~1U
\item 
\#define \hyperlink{group___cpu__module_gabd20462878cd6205dd20d3303b46b3cb}{Cpu\+\_\+\+On\+N\+M\+I\+I\+N\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___cpu__module_ga0e4d17f17aeb5bd8ac49a0a499b9e0ff}{Cpu\+\_\+\+On\+Supervisor\+Call\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___cpu__module_gaefd1f85b3e11fb325cc6413fb95ead9b}{Cpu\+\_\+\+On\+Pendable\+Service\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___cpu__module_ga532954dc988486bfe48200c796380120}{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+HZ}~20971520\+U /$\ast$ Initial value of the bus clock frequency in Hz $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga9dee0abd722c849e54c662ab11a1d2cf}{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+HZ}~20971520\+U /$\ast$ Initial value of the core/system clock frequency in Hz.  $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga37d43e31f65dd620040aec363e95b5a8}{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER}~0x01\+U /$\ast$ Specifies number of defined clock configurations. $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga39018ca5854bea36700d3b30f6c08195}{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}~20971520\+U /$\ast$ Value of the bus clock frequency in the clock configuration 0 in Hz. $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga64b9007ea0c78e588ed565373bcec805}{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}~20971520\+U /$\ast$ Value of the core/system clock frequency in the clock configuration 0 in Hz. $\ast$/
\item 
\#define \hyperlink{group___cpu__module_gacf80ae1c70da6f1932185345fb089ce2}{C\+P\+U\+\_\+\+X\+T\+A\+L\+\_\+\+C\+L\+K\+\_\+\+HZ}~8000000\+U /$\ast$ Value of the external crystal or oscillator clock frequency in Hz $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga925e4835a9fdb52f03bd354d62d6ba0a}{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+S\+L\+O\+W\+\_\+\+C\+L\+K\+\_\+\+HZ}~32768\+U /$\ast$ Value of the slow internal oscillator clock frequency in Hz  $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga741ad9275688de8051f4bebd98a682bc}{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+F\+A\+S\+T\+\_\+\+C\+L\+K\+\_\+\+HZ}~4000000\+U /$\ast$ Value of the fast internal oscillator clock frequency in Hz  $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga5bf3022570d9bb7a0d666f2dd9db6a34}{C\+P\+U\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+Kinetis}~/$\ast$ Specification of the core type of the selected cpu $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga2a3e9dd6039080eb14febb4170e28908}{C\+P\+U\+\_\+\+D\+E\+R\+I\+V\+A\+T\+I\+V\+E\+\_\+\+M\+K\+L25\+Z128\+L\+K4}~/$\ast$ Name of the selected cpu derivative $\ast$/
\item 
\#define \hyperlink{group___cpu__module_gac7935d3a36bc77e04bc16409e9ecdec3}{C\+P\+U\+\_\+\+P\+A\+R\+T\+N\+U\+M\+\_\+\+M\+K\+L25\+Z128\+V\+L\+K4}~/$\ast$ Part number of the selected cpu $\ast$/
\item 
\#define \hyperlink{group___cpu__module_gab62ca27d0a6a531f35842a6e3a94b454}{C\+P\+U\+\_\+\+L\+I\+T\+T\+L\+E\+\_\+\+E\+N\+D\+I\+AN}~/$\ast$ The selected cpu uses little endian $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga4d7ade6a1c335a7e5233938aa9197157}{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0x00\+U /$\ast$ Clock configuration 0 identifier $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga6fe0b841d40421ee48af4a4e01e48ddf}{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~20971520\+U\+L /$\ast$ Core clock frequency in clock configuration 0 $\ast$/
\item 
\#define \hyperlink{group___cpu__module_gaf060a047649b9537eb77354ab7917a8b}{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~20971520\+U\+L /$\ast$ Bus clock frequency in clock configuration 0 $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga706c0d4dd14c93181b7a99badddc9a51}{C\+P\+U\+\_\+\+F\+L\+E\+X\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0\+U\+L /$\ast$ Flexbus clock frequency in clock configuration 0 $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga09c9820f38d931a0400b832d2582c6f7}{C\+P\+U\+\_\+\+F\+L\+A\+S\+H\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0\+U\+L /$\ast$ F\+L\+A\+S\+H clock frequency in clock configuration 0 $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga7bf843fdf59af5fcaf48bea898884a3e}{C\+P\+U\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~0\+U\+L /$\ast$ U\+S\+B clock frequency in clock configuration 0 $\ast$/
\item 
\#define \hyperlink{group___cpu__module_gad2aaa2918b640ae3833fc84e8f983c3c}{C\+P\+U\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~20971520\+U\+L /$\ast$ P\+L\+L/\+F\+L\+L clock frequency in clock configuration 0 $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga860e7441eac7d5e35385bcd62b019d9d}{C\+P\+U\+\_\+\+M\+C\+G\+I\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~32768\+U\+L /$\ast$ M\+C\+G internal reference clock frequency in clock configuration 0 $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga2960ebfe6475f475999ea8f1d5448483}{C\+P\+U\+\_\+\+O\+S\+C\+E\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~8000000\+U\+L /$\ast$ System O\+S\+C external reference clock frequency in clock configuration 0 $\ast$/
\item 
\#define \hyperlink{group___cpu__module_ga092702a75fd1041eb311850abb022240}{C\+P\+U\+\_\+\+E\+R\+C\+L\+K32\+K\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~32768\+U\+L /$\ast$ External reference clock 32k frequency in clock configuration 0 $\ast$/
\item 
\#define \hyperlink{group___cpu__module_gafd8ec2ac4ea47574f95d0e5a6f80807e}{C\+P\+U\+\_\+\+M\+C\+G\+F\+F\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}~32768\+U\+L /$\ast$ M\+C\+G fixed frequency clock $\ast$/
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef void($\ast$const \hyperlink{group___cpu__module_gafea04d3e8135767c03ce099f02e97437}{t\+Isr\+Func}) (void)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___cpu__module_ga89f6e345028fe4a0a105f4f95e1bb85c}{P\+E\+\_\+\+I\+SR} (Cpu\+\_\+\+I\+N\+T\+\_\+\+N\+M\+I\+Interrupt)
\item 
\hyperlink{group___cpu__module_ga868a46e58b40be38fc1a305364a62352}{P\+E\+\_\+\+I\+SR} (Cpu\+\_\+\+I\+N\+T\+\_\+\+S\+V\+Call\+Interrupt)
\item 
\hyperlink{group___cpu__module_ga26ea2ad11cf4d258eaccdc3b386e8e1f}{P\+E\+\_\+\+I\+SR} (Cpu\+\_\+\+I\+N\+T\+\_\+\+Pendable\+Srv\+Req\+Interrupt)
\item 
\hyperlink{group___cpu__module_gafa0067fa0d355a26ca9894983c01be6f}{P\+E\+\_\+\+I\+SR} (Cpu\+\_\+\+Interrupt)
\item 
void \hyperlink{group___cpu__module_ga32a8d86789a3326b3120bf1e1c1d4252}{\+\_\+\+\_\+init\+\_\+hardware} (void)
\item 
void \hyperlink{group___cpu__module_ga95039f54c45f24c1b4ed640fa2f63f11}{P\+E\+\_\+low\+\_\+level\+\_\+init} (void)
\item 
\hyperlink{group___cpu__module_ga2d9b5b981f451cdf47bf43b4f9cc9e03}{\+\_\+\+\_\+attribute\+\_\+\+\_\+} ((section(\char`\"{}.cfmconfig\char`\"{}))) const
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile uint8\+\_\+t \hyperlink{group___cpu__module_ga326c16dd0db38f80ec48c7727d764481}{S\+R\+\_\+reg}
\item 
volatile uint8\+\_\+t \hyperlink{group___cpu__module_ga08ee8b0f642aeef5bbbce3bb4ec1bb28}{S\+R\+\_\+lock} = 0x00U
\item 
const \hyperlink{struct_t_cpu_clock_configuration}{T\+Cpu\+Clock\+Configuration} \hyperlink{group___cpu__module_gab69281f0e90d16198a5595ed7f471441}{P\+E\+\_\+\+Cpu\+Clock\+Configurations} \mbox{[}\hyperlink{group___cpu__module_ga37d43e31f65dd620040aec363e95b5a8}{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER}\mbox{]}
\item 
const \hyperlink{structt_vector_table}{t\+Vector\+Table} \hyperlink{group___cpu__module_ga17baaa5ab2c8895394c51a01248c5195}{\+\_\+\+\_\+vect\+\_\+table}
\item 
volatile uint8\+\_\+t \hyperlink{group___cpu__module_ga326c16dd0db38f80ec48c7727d764481}{S\+R\+\_\+reg}
\item 
volatile uint8\+\_\+t \hyperlink{group___cpu__module_ga08ee8b0f642aeef5bbbce3bb4ec1bb28}{S\+R\+\_\+lock}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___cpu__module_ga532954dc988486bfe48200c796380120}\label{group___cpu__module_ga532954dc988486bfe48200c796380120}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+HZ}}
\index{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+HZ}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+HZ}{CPU\_BUS\_CLK\_HZ}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+HZ~20971520\+U /$\ast$ Initial value of the bus clock frequency in Hz $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga39018ca5854bea36700d3b30f6c08195}\label{group___cpu__module_ga39018ca5854bea36700d3b30f6c08195}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0@{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}}
\index{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0@{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}{CPU\_BUS\_CLK\_HZ\_CLOCK\_CONFIG0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0~20971520\+U /$\ast$ Value of the bus clock frequency in the clock configuration 0 in Hz. $\ast$/}

\mbox{\Hypertarget{group___cpu__module_gaf060a047649b9537eb77354ab7917a8b}\label{group___cpu__module_gaf060a047649b9537eb77354ab7917a8b}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_BUS\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~20971520\+U\+L /$\ast$ Bus clock frequency in clock configuration 0 $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga4d7ade6a1c335a7e5233938aa9197157}\label{group___cpu__module_ga4d7ade6a1c335a7e5233938aa9197157}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_CLOCK\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~0x00\+U /$\ast$ Clock configuration 0 identifier $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga37d43e31f65dd620040aec363e95b5a8}\label{group___cpu__module_ga37d43e31f65dd620040aec363e95b5a8}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER@{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER}}
\index{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER@{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER}{CPU\_CLOCK\_CONFIG\_NUMBER}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER~0x01\+U /$\ast$ Specifies number of defined clock configurations. $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga9dee0abd722c849e54c662ab11a1d2cf}\label{group___cpu__module_ga9dee0abd722c849e54c662ab11a1d2cf}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+HZ}}
\index{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+HZ}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+HZ}{CPU\_CORE\_CLK\_HZ}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+HZ~20971520\+U /$\ast$ Initial value of the core/system clock frequency in Hz.  $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga64b9007ea0c78e588ed565373bcec805}\label{group___cpu__module_ga64b9007ea0c78e588ed565373bcec805}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0@{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}}
\index{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0@{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0}{CPU\_CORE\_CLK\_HZ\_CLOCK\_CONFIG0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G0~20971520\+U /$\ast$ Value of the core/system clock frequency in the clock configuration 0 in Hz. $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga6fe0b841d40421ee48af4a4e01e48ddf}\label{group___cpu__module_ga6fe0b841d40421ee48af4a4e01e48ddf}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_CORE\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~20971520\+U\+L /$\ast$ Core clock frequency in clock configuration 0 $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga2a3e9dd6039080eb14febb4170e28908}\label{group___cpu__module_ga2a3e9dd6039080eb14febb4170e28908}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+D\+E\+R\+I\+V\+A\+T\+I\+V\+E\+\_\+\+M\+K\+L25\+Z128\+L\+K4@{C\+P\+U\+\_\+\+D\+E\+R\+I\+V\+A\+T\+I\+V\+E\+\_\+\+M\+K\+L25\+Z128\+L\+K4}}
\index{C\+P\+U\+\_\+\+D\+E\+R\+I\+V\+A\+T\+I\+V\+E\+\_\+\+M\+K\+L25\+Z128\+L\+K4@{C\+P\+U\+\_\+\+D\+E\+R\+I\+V\+A\+T\+I\+V\+E\+\_\+\+M\+K\+L25\+Z128\+L\+K4}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+D\+E\+R\+I\+V\+A\+T\+I\+V\+E\+\_\+\+M\+K\+L25\+Z128\+L\+K4}{CPU\_DERIVATIVE\_MKL25Z128LK4}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+D\+E\+R\+I\+V\+A\+T\+I\+V\+E\+\_\+\+M\+K\+L25\+Z128\+L\+K4~/$\ast$ Name of the selected cpu derivative $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga092702a75fd1041eb311850abb022240}\label{group___cpu__module_ga092702a75fd1041eb311850abb022240}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+E\+R\+C\+L\+K32\+K\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+E\+R\+C\+L\+K32\+K\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+E\+R\+C\+L\+K32\+K\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+E\+R\+C\+L\+K32\+K\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+E\+R\+C\+L\+K32\+K\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_ERCLK32K\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+E\+R\+C\+L\+K32\+K\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~32768\+U\+L /$\ast$ External reference clock 32k frequency in clock configuration 0 $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga5bf3022570d9bb7a0d666f2dd9db6a34}\label{group___cpu__module_ga5bf3022570d9bb7a0d666f2dd9db6a34}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+Kinetis@{C\+P\+U\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+Kinetis}}
\index{C\+P\+U\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+Kinetis@{C\+P\+U\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+Kinetis}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+Kinetis}{CPU\_FAMILY\_Kinetis}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+Kinetis~/$\ast$ Specification of the core type of the selected cpu $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga09c9820f38d931a0400b832d2582c6f7}\label{group___cpu__module_ga09c9820f38d931a0400b832d2582c6f7}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+F\+L\+A\+S\+H\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+F\+L\+A\+S\+H\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+F\+L\+A\+S\+H\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+F\+L\+A\+S\+H\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+F\+L\+A\+S\+H\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_FLASH\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+F\+L\+A\+S\+H\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~0\+U\+L /$\ast$ F\+L\+A\+S\+H clock frequency in clock configuration 0 $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga706c0d4dd14c93181b7a99badddc9a51}\label{group___cpu__module_ga706c0d4dd14c93181b7a99badddc9a51}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+F\+L\+E\+X\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+F\+L\+E\+X\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+F\+L\+E\+X\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+F\+L\+E\+X\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+F\+L\+E\+X\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_FLEXBUS\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+F\+L\+E\+X\+B\+U\+S\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~0\+U\+L /$\ast$ Flexbus clock frequency in clock configuration 0 $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga741ad9275688de8051f4bebd98a682bc}\label{group___cpu__module_ga741ad9275688de8051f4bebd98a682bc}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+F\+A\+S\+T\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+F\+A\+S\+T\+\_\+\+C\+L\+K\+\_\+\+HZ}}
\index{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+F\+A\+S\+T\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+F\+A\+S\+T\+\_\+\+C\+L\+K\+\_\+\+HZ}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+F\+A\+S\+T\+\_\+\+C\+L\+K\+\_\+\+HZ}{CPU\_INT\_FAST\_CLK\_HZ}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+F\+A\+S\+T\+\_\+\+C\+L\+K\+\_\+\+HZ~4000000\+U /$\ast$ Value of the fast internal oscillator clock frequency in Hz  $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga925e4835a9fdb52f03bd354d62d6ba0a}\label{group___cpu__module_ga925e4835a9fdb52f03bd354d62d6ba0a}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+S\+L\+O\+W\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+S\+L\+O\+W\+\_\+\+C\+L\+K\+\_\+\+HZ}}
\index{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+S\+L\+O\+W\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+S\+L\+O\+W\+\_\+\+C\+L\+K\+\_\+\+HZ}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+S\+L\+O\+W\+\_\+\+C\+L\+K\+\_\+\+HZ}{CPU\_INT\_SLOW\_CLK\_HZ}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+S\+L\+O\+W\+\_\+\+C\+L\+K\+\_\+\+HZ~32768\+U /$\ast$ Value of the slow internal oscillator clock frequency in Hz  $\ast$/}

\mbox{\Hypertarget{group___cpu__module_gab62ca27d0a6a531f35842a6e3a94b454}\label{group___cpu__module_gab62ca27d0a6a531f35842a6e3a94b454}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+L\+I\+T\+T\+L\+E\+\_\+\+E\+N\+D\+I\+AN@{C\+P\+U\+\_\+\+L\+I\+T\+T\+L\+E\+\_\+\+E\+N\+D\+I\+AN}}
\index{C\+P\+U\+\_\+\+L\+I\+T\+T\+L\+E\+\_\+\+E\+N\+D\+I\+AN@{C\+P\+U\+\_\+\+L\+I\+T\+T\+L\+E\+\_\+\+E\+N\+D\+I\+AN}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+L\+I\+T\+T\+L\+E\+\_\+\+E\+N\+D\+I\+AN}{CPU\_LITTLE\_ENDIAN}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+L\+I\+T\+T\+L\+E\+\_\+\+E\+N\+D\+I\+AN~/$\ast$ The selected cpu uses little endian $\ast$/}

\mbox{\Hypertarget{group___cpu__module_gafd8ec2ac4ea47574f95d0e5a6f80807e}\label{group___cpu__module_gafd8ec2ac4ea47574f95d0e5a6f80807e}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+M\+C\+G\+F\+F\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+M\+C\+G\+F\+F\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+M\+C\+G\+F\+F\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+M\+C\+G\+F\+F\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+M\+C\+G\+F\+F\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_MCGFF\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+M\+C\+G\+F\+F\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~32768\+U\+L /$\ast$ M\+C\+G fixed frequency clock $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga860e7441eac7d5e35385bcd62b019d9d}\label{group___cpu__module_ga860e7441eac7d5e35385bcd62b019d9d}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+M\+C\+G\+I\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+M\+C\+G\+I\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+M\+C\+G\+I\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+M\+C\+G\+I\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+M\+C\+G\+I\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_MCGIR\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+M\+C\+G\+I\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~32768\+U\+L /$\ast$ M\+C\+G internal reference clock frequency in clock configuration 0 $\ast$/}

\mbox{\Hypertarget{group___cpu__module_gabd20462878cd6205dd20d3303b46b3cb}\label{group___cpu__module_gabd20462878cd6205dd20d3303b46b3cb}} 
\index{Cpu module documentation@{Cpu module documentation}!Cpu\+\_\+\+On\+N\+M\+I\+I\+N\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED@{Cpu\+\_\+\+On\+N\+M\+I\+I\+N\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Cpu\+\_\+\+On\+N\+M\+I\+I\+N\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED@{Cpu\+\_\+\+On\+N\+M\+I\+I\+N\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{Cpu\+\_\+\+On\+N\+M\+I\+I\+N\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}{Cpu\_OnNMIINT\_EVENT\_ENABLED}}
{\footnotesize\ttfamily \#define Cpu\+\_\+\+On\+N\+M\+I\+I\+N\+T\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{group___cpu__module_gaefd1f85b3e11fb325cc6413fb95ead9b}\label{group___cpu__module_gaefd1f85b3e11fb325cc6413fb95ead9b}} 
\index{Cpu module documentation@{Cpu module documentation}!Cpu\+\_\+\+On\+Pendable\+Service\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED@{Cpu\+\_\+\+On\+Pendable\+Service\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Cpu\+\_\+\+On\+Pendable\+Service\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED@{Cpu\+\_\+\+On\+Pendable\+Service\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{Cpu\+\_\+\+On\+Pendable\+Service\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}{Cpu\_OnPendableService\_EVENT\_ENABLED}}
{\footnotesize\ttfamily \#define Cpu\+\_\+\+On\+Pendable\+Service\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{group___cpu__module_ga0e4d17f17aeb5bd8ac49a0a499b9e0ff}\label{group___cpu__module_ga0e4d17f17aeb5bd8ac49a0a499b9e0ff}} 
\index{Cpu module documentation@{Cpu module documentation}!Cpu\+\_\+\+On\+Supervisor\+Call\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED@{Cpu\+\_\+\+On\+Supervisor\+Call\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Cpu\+\_\+\+On\+Supervisor\+Call\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED@{Cpu\+\_\+\+On\+Supervisor\+Call\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{Cpu\+\_\+\+On\+Supervisor\+Call\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}{Cpu\_OnSupervisorCall\_EVENT\_ENABLED}}
{\footnotesize\ttfamily \#define Cpu\+\_\+\+On\+Supervisor\+Call\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{group___cpu__module_ga2960ebfe6475f475999ea8f1d5448483}\label{group___cpu__module_ga2960ebfe6475f475999ea8f1d5448483}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+O\+S\+C\+E\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+O\+S\+C\+E\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+O\+S\+C\+E\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+O\+S\+C\+E\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+O\+S\+C\+E\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_OSCER\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+O\+S\+C\+E\+R\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~8000000\+U\+L /$\ast$ System O\+S\+C external reference clock frequency in clock configuration 0 $\ast$/}

\mbox{\Hypertarget{group___cpu__module_gac7935d3a36bc77e04bc16409e9ecdec3}\label{group___cpu__module_gac7935d3a36bc77e04bc16409e9ecdec3}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+P\+A\+R\+T\+N\+U\+M\+\_\+\+M\+K\+L25\+Z128\+V\+L\+K4@{C\+P\+U\+\_\+\+P\+A\+R\+T\+N\+U\+M\+\_\+\+M\+K\+L25\+Z128\+V\+L\+K4}}
\index{C\+P\+U\+\_\+\+P\+A\+R\+T\+N\+U\+M\+\_\+\+M\+K\+L25\+Z128\+V\+L\+K4@{C\+P\+U\+\_\+\+P\+A\+R\+T\+N\+U\+M\+\_\+\+M\+K\+L25\+Z128\+V\+L\+K4}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+P\+A\+R\+T\+N\+U\+M\+\_\+\+M\+K\+L25\+Z128\+V\+L\+K4}{CPU\_PARTNUM\_MKL25Z128VLK4}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+P\+A\+R\+T\+N\+U\+M\+\_\+\+M\+K\+L25\+Z128\+V\+L\+K4~/$\ast$ Part number of the selected cpu $\ast$/}

\mbox{\Hypertarget{group___cpu__module_gad2aaa2918b640ae3833fc84e8f983c3c}\label{group___cpu__module_gad2aaa2918b640ae3833fc84e8f983c3c}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_PLL\_FLL\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~20971520\+U\+L /$\ast$ P\+L\+L/\+F\+L\+L clock frequency in clock configuration 0 $\ast$/}

\mbox{\Hypertarget{group___cpu__module_ga7bf843fdf59af5fcaf48bea898884a3e}\label{group___cpu__module_ga7bf843fdf59af5fcaf48bea898884a3e}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}}
\index{C\+P\+U\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0@{C\+P\+U\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0}{CPU\_USB\_CLK\_HZ\_CONFIG\_0}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+H\+Z\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+0~0\+U\+L /$\ast$ U\+S\+B clock frequency in clock configuration 0 $\ast$/}

\mbox{\Hypertarget{group___cpu__module_gacf80ae1c70da6f1932185345fb089ce2}\label{group___cpu__module_gacf80ae1c70da6f1932185345fb089ce2}} 
\index{Cpu module documentation@{Cpu module documentation}!C\+P\+U\+\_\+\+X\+T\+A\+L\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+X\+T\+A\+L\+\_\+\+C\+L\+K\+\_\+\+HZ}}
\index{C\+P\+U\+\_\+\+X\+T\+A\+L\+\_\+\+C\+L\+K\+\_\+\+HZ@{C\+P\+U\+\_\+\+X\+T\+A\+L\+\_\+\+C\+L\+K\+\_\+\+HZ}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+X\+T\+A\+L\+\_\+\+C\+L\+K\+\_\+\+HZ}{CPU\_XTAL\_CLK\_HZ}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+X\+T\+A\+L\+\_\+\+C\+L\+K\+\_\+\+HZ~8000000\+U /$\ast$ Value of the external crystal or oscillator clock frequency in Hz $\ast$/}

\mbox{\Hypertarget{group___cpu__module_gae2f84b335ab99b9e98d41e8a530b1540}\label{group___cpu__module_gae2f84b335ab99b9e98d41e8a530b1540}} 
\index{Cpu module documentation@{Cpu module documentation}!P\+Ecfg\+\_\+\+F\+L\+A\+SH@{P\+Ecfg\+\_\+\+F\+L\+A\+SH}}
\index{P\+Ecfg\+\_\+\+F\+L\+A\+SH@{P\+Ecfg\+\_\+\+F\+L\+A\+SH}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{P\+Ecfg\+\_\+\+F\+L\+A\+SH}{PEcfg\_FLASH}}
{\footnotesize\ttfamily \#define P\+Ecfg\+\_\+\+F\+L\+A\+SH~1U}



\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___cpu__module_gafea04d3e8135767c03ce099f02e97437}\label{group___cpu__module_gafea04d3e8135767c03ce099f02e97437}} 
\index{Cpu module documentation@{Cpu module documentation}!t\+Isr\+Func@{t\+Isr\+Func}}
\index{t\+Isr\+Func@{t\+Isr\+Func}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{t\+Isr\+Func}{tIsrFunc}}
{\footnotesize\ttfamily typedef void($\ast$const t\+Isr\+Func) (void)}



\subsection{Function Documentation}
\mbox{\Hypertarget{group___cpu__module_ga2d9b5b981f451cdf47bf43b4f9cc9e03}\label{group___cpu__module_ga2d9b5b981f451cdf47bf43b4f9cc9e03}} 
\index{Cpu module documentation@{Cpu module documentation}!\+\_\+\+\_\+attribute\+\_\+\+\_\+@{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}
\index{\+\_\+\+\_\+attribute\+\_\+\+\_\+@{\+\_\+\+\_\+attribute\+\_\+\+\_\+}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+attribute\+\_\+\+\_\+()}{\_\_attribute\_\_()}}
{\footnotesize\ttfamily \+\_\+\+\_\+attribute\+\_\+\+\_\+ (\begin{DoxyParamCaption}\item[{(section(\char`\"{}.cfmconfig\char`\"{}))}]{ }\end{DoxyParamCaption}) const}

\mbox{\Hypertarget{group___cpu__module_ga32a8d86789a3326b3120bf1e1c1d4252}\label{group___cpu__module_ga32a8d86789a3326b3120bf1e1c1d4252}} 
\index{Cpu module documentation@{Cpu module documentation}!\+\_\+\+\_\+init\+\_\+hardware@{\+\_\+\+\_\+init\+\_\+hardware}}
\index{\+\_\+\+\_\+init\+\_\+hardware@{\+\_\+\+\_\+init\+\_\+hardware}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+init\+\_\+hardware()}{\_\_init\_hardware()}}
{\footnotesize\ttfamily void \+\_\+\+\_\+init\+\_\+hardware (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:
% FIG 0
\mbox{\Hypertarget{group___cpu__module_ga89f6e345028fe4a0a105f4f95e1bb85c}\label{group___cpu__module_ga89f6e345028fe4a0a105f4f95e1bb85c}} 
\index{Cpu module documentation@{Cpu module documentation}!P\+E\+\_\+\+I\+SR@{P\+E\+\_\+\+I\+SR}}
\index{P\+E\+\_\+\+I\+SR@{P\+E\+\_\+\+I\+SR}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{P\+E\+\_\+\+I\+S\+R()}{PE\_ISR()}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily P\+E\+\_\+\+I\+SR (\begin{DoxyParamCaption}\item[{Cpu\+\_\+\+I\+N\+T\+\_\+\+N\+M\+I\+Interrupt}]{ }\end{DoxyParamCaption})}

Here is the call graph for this function\+:
% FIG 1
\mbox{\Hypertarget{group___cpu__module_ga868a46e58b40be38fc1a305364a62352}\label{group___cpu__module_ga868a46e58b40be38fc1a305364a62352}} 
\index{Cpu module documentation@{Cpu module documentation}!P\+E\+\_\+\+I\+SR@{P\+E\+\_\+\+I\+SR}}
\index{P\+E\+\_\+\+I\+SR@{P\+E\+\_\+\+I\+SR}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{P\+E\+\_\+\+I\+S\+R()}{PE\_ISR()}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily P\+E\+\_\+\+I\+SR (\begin{DoxyParamCaption}\item[{Cpu\+\_\+\+I\+N\+T\+\_\+\+S\+V\+Call\+Interrupt}]{ }\end{DoxyParamCaption})}

Here is the call graph for this function\+:
% FIG 2
\mbox{\Hypertarget{group___cpu__module_ga26ea2ad11cf4d258eaccdc3b386e8e1f}\label{group___cpu__module_ga26ea2ad11cf4d258eaccdc3b386e8e1f}} 
\index{Cpu module documentation@{Cpu module documentation}!P\+E\+\_\+\+I\+SR@{P\+E\+\_\+\+I\+SR}}
\index{P\+E\+\_\+\+I\+SR@{P\+E\+\_\+\+I\+SR}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{P\+E\+\_\+\+I\+S\+R()}{PE\_ISR()}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily P\+E\+\_\+\+I\+SR (\begin{DoxyParamCaption}\item[{Cpu\+\_\+\+I\+N\+T\+\_\+\+Pendable\+Srv\+Req\+Interrupt}]{ }\end{DoxyParamCaption})}

Here is the call graph for this function\+:
% FIG 3
\mbox{\Hypertarget{group___cpu__module_gafa0067fa0d355a26ca9894983c01be6f}\label{group___cpu__module_gafa0067fa0d355a26ca9894983c01be6f}} 
\index{Cpu module documentation@{Cpu module documentation}!P\+E\+\_\+\+I\+SR@{P\+E\+\_\+\+I\+SR}}
\index{P\+E\+\_\+\+I\+SR@{P\+E\+\_\+\+I\+SR}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{P\+E\+\_\+\+I\+S\+R()}{PE\_ISR()}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily P\+E\+\_\+\+I\+SR (\begin{DoxyParamCaption}\item[{Cpu\+\_\+\+Interrupt}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___cpu__module_ga95039f54c45f24c1b4ed640fa2f63f11}\label{group___cpu__module_ga95039f54c45f24c1b4ed640fa2f63f11}} 
\index{Cpu module documentation@{Cpu module documentation}!P\+E\+\_\+low\+\_\+level\+\_\+init@{P\+E\+\_\+low\+\_\+level\+\_\+init}}
\index{P\+E\+\_\+low\+\_\+level\+\_\+init@{P\+E\+\_\+low\+\_\+level\+\_\+init}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{P\+E\+\_\+low\+\_\+level\+\_\+init()}{PE\_low\_level\_init()}}
{\footnotesize\ttfamily void P\+E\+\_\+low\+\_\+level\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the call graph for this function\+:
% FIG 4
Here is the caller graph for this function\+:
% FIG 5


\subsection{Variable Documentation}
\mbox{\Hypertarget{group___cpu__module_ga17baaa5ab2c8895394c51a01248c5195}\label{group___cpu__module_ga17baaa5ab2c8895394c51a01248c5195}} 
\index{Cpu module documentation@{Cpu module documentation}!\+\_\+\+\_\+vect\+\_\+table@{\+\_\+\+\_\+vect\+\_\+table}}
\index{\+\_\+\+\_\+vect\+\_\+table@{\+\_\+\+\_\+vect\+\_\+table}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+vect\+\_\+table}{\_\_vect\_table}}
{\footnotesize\ttfamily const \hyperlink{structt_vector_table}{t\+Vector\+Table} \+\_\+\+\_\+vect\+\_\+table}

\mbox{\Hypertarget{group___cpu__module_gab69281f0e90d16198a5595ed7f471441}\label{group___cpu__module_gab69281f0e90d16198a5595ed7f471441}} 
\index{Cpu module documentation@{Cpu module documentation}!P\+E\+\_\+\+Cpu\+Clock\+Configurations@{P\+E\+\_\+\+Cpu\+Clock\+Configurations}}
\index{P\+E\+\_\+\+Cpu\+Clock\+Configurations@{P\+E\+\_\+\+Cpu\+Clock\+Configurations}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{P\+E\+\_\+\+Cpu\+Clock\+Configurations}{PE\_CpuClockConfigurations}}
{\footnotesize\ttfamily const \hyperlink{struct_t_cpu_clock_configuration}{T\+Cpu\+Clock\+Configuration} P\+E\+\_\+\+Cpu\+Clock\+Configurations\mbox{[}\hyperlink{group___cpu__module_ga37d43e31f65dd620040aec363e95b5a8}{C\+P\+U\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+N\+U\+M\+B\+ER}\mbox{]}}

The array of clock configurations (frequencies) configured in configured clock configurations of the C\+PU component. \mbox{\Hypertarget{group___cpu__module_ga08ee8b0f642aeef5bbbce3bb4ec1bb28}\label{group___cpu__module_ga08ee8b0f642aeef5bbbce3bb4ec1bb28}} 
\index{Cpu module documentation@{Cpu module documentation}!S\+R\+\_\+lock@{S\+R\+\_\+lock}}
\index{S\+R\+\_\+lock@{S\+R\+\_\+lock}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{S\+R\+\_\+lock}{SR\_lock}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily volatile uint8\+\_\+t S\+R\+\_\+lock}

\mbox{\Hypertarget{group___cpu__module_ga08ee8b0f642aeef5bbbce3bb4ec1bb28}\label{group___cpu__module_ga08ee8b0f642aeef5bbbce3bb4ec1bb28}} 
\index{Cpu module documentation@{Cpu module documentation}!S\+R\+\_\+lock@{S\+R\+\_\+lock}}
\index{S\+R\+\_\+lock@{S\+R\+\_\+lock}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{S\+R\+\_\+lock}{SR\_lock}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily volatile uint8\+\_\+t S\+R\+\_\+lock = 0x00U}

\mbox{\Hypertarget{group___cpu__module_ga326c16dd0db38f80ec48c7727d764481}\label{group___cpu__module_ga326c16dd0db38f80ec48c7727d764481}} 
\index{Cpu module documentation@{Cpu module documentation}!S\+R\+\_\+reg@{S\+R\+\_\+reg}}
\index{S\+R\+\_\+reg@{S\+R\+\_\+reg}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{S\+R\+\_\+reg}{SR\_reg}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily volatile uint8\+\_\+t S\+R\+\_\+reg}

\mbox{\Hypertarget{group___cpu__module_ga326c16dd0db38f80ec48c7727d764481}\label{group___cpu__module_ga326c16dd0db38f80ec48c7727d764481}} 
\index{Cpu module documentation@{Cpu module documentation}!S\+R\+\_\+reg@{S\+R\+\_\+reg}}
\index{S\+R\+\_\+reg@{S\+R\+\_\+reg}!Cpu module documentation@{Cpu module documentation}}
\subsubsection{\texorpdfstring{S\+R\+\_\+reg}{SR\_reg}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily volatile uint8\+\_\+t S\+R\+\_\+reg}

