# UVMæœ€ä½³å®è·µ - core-v-verifå¹³å°

åŸºäºCV32E40PéªŒè¯ç¯å¢ƒçš„æˆåŠŸå®è·µï¼Œæœ¬æŒ‡å—æ€»ç»“äº†åœ¨core-v-verifå¹³å°ä¸Šé«˜æ•ˆUVMå¼€å‘çš„æœ€ä½³å®è·µå’Œç»éªŒã€‚

## ğŸ¯ UVMæ¶æ„è®¾è®¡æœ€ä½³å®è·µ

### ğŸ“ 1. ç¯å¢ƒåˆ†å±‚è®¾è®¡åŸåˆ™

**æ¨èçš„ç¯å¢ƒå±‚æ¬¡ç»“æ„ï¼š**
```
æµ‹è¯•å±‚ (Test Layer)
â”œâ”€â”€ åŸºç¡€æµ‹è¯•ç±» - é€šç”¨é…ç½®å’Œæµç¨‹
â”œâ”€â”€ åŠŸèƒ½æµ‹è¯•ç±» - ç‰¹å®šåŠŸèƒ½éªŒè¯
â””â”€â”€ å‹åŠ›æµ‹è¯•ç±» - æ€§èƒ½å’Œè¾¹ç•Œæµ‹è¯•

ç¯å¢ƒå±‚ (Environment Layer)
â”œâ”€â”€ ç¯å¢ƒä¸»ç±» - ç»„ä»¶ç®¡ç†å’Œåè°ƒ
â”œâ”€â”€ é…ç½®ç®¡ç† - ç»Ÿä¸€çš„é…ç½®ä½“ç³»
â””â”€â”€ ç¯å¢ƒç»„ä»¶ - åˆ†æ•°æ¿ã€è¦†ç›–ç‡ç­‰

Agentå±‚ (Agent Layer)
â”œâ”€â”€ é€šç”¨Agent - å¯å¤ç”¨çš„æ¥å£agent
â”œâ”€â”€ ä¸“ç”¨Agent - æ ¸å¿ƒç‰¹å®šçš„agent
â””â”€â”€ è™šæ‹ŸAgent - åè°ƒå’Œæ§åˆ¶agent

æ¥å£å±‚ (Interface Layer)
â”œâ”€â”€ æ ‡å‡†æ¥å£ - åŸºäºæ ‡å‡†åè®®
â”œâ”€â”€ é€‚é…æ¥å£ - åè®®è½¬æ¢å’Œé€‚é…
â””â”€â”€ ç›‘æ§æ¥å£ - éä¾µå…¥å¼ç›‘æ§
```

**å®ç°ç¤ºä¾‹ï¼š**
```systemverilog
// ç¯å¢ƒåˆ†å±‚çš„é…ç½®ä¼ é€’
class uvmt_base_test_c extends uvm_test;
  // æµ‹è¯•å±‚é…ç½®
  virtual function void configure_test();
    env_cfg.enabled = 1;
    env_cfg.is_active = UVM_ACTIVE;

    // å‘ä¸‹ä¼ é€’é…ç½®
    configure_env_layer();
  endfunction

  virtual function void configure_env_layer();
    // ç¯å¢ƒå±‚é…ç½®
    env_cfg.scoreboard_enabled = 1;
    env_cfg.cov_model_enabled = 1;

    // å‘ä¸‹ä¼ é€’é…ç½®
    configure_agent_layer();
  endfunction

  virtual function void configure_agent_layer();
    // Agentå±‚é…ç½®
    foreach(env_cfg.agent_cfgs[i]) begin
      env_cfg.agent_cfgs[i].enabled = 1;
      env_cfg.agent_cfgs[i].is_active = env_cfg.is_active;
    end
  endfunction
endclass
```

### ğŸ”§ 2. é…ç½®ç®¡ç†æœ€ä½³å®è·µ

**ç»Ÿä¸€é…ç½®ç±»è®¾è®¡ï¼š**
```systemverilog
class uvme_core_cfg_c extends uvm_object;
  // åˆ†å±‚é…ç½®è®¾è®¡
  bit                    enabled = 1;
  uvm_active_passive_enum is_active = UVM_ACTIVE;

  // å­ç³»ç»Ÿé…ç½®
  uvma_clknrst_cfg_c     clknrst_cfg;
  uvma_obi_cfg_c         instr_obi_cfg;
  uvma_obi_cfg_c         data_obi_cfg;
  uvma_interrupt_cfg_c   interrupt_cfg;

  // éªŒè¯æ§åˆ¶é…ç½®
  bit                    scoreboard_enabled = 1;
  bit                    cov_model_enabled = 1;
  bit                    trn_log_enabled = 0;

  // é…ç½®çº¦æŸ
  constraint reasonable_cfg_c {
    if (!enabled) {
      is_active == UVM_PASSIVE;
      scoreboard_enabled == 0;
      cov_model_enabled == 0;
    }
  }

  // è‡ªåŠ¨é…ç½®æ–¹æ³•
  virtual function void auto_configure();
    create_sub_configs();
    apply_common_settings();
    resolve_dependencies();
  endfunction

  virtual function void create_sub_configs();
    if (clknrst_cfg == null)
      clknrst_cfg = uvma_clknrst_cfg_c::type_id::create("clknrst_cfg");
    // åˆ›å»ºå…¶ä»–å­é…ç½®...
  endfunction

  virtual function void apply_common_settings();
    clknrst_cfg.enabled = this.enabled;
    clknrst_cfg.is_active = this.is_active;
    // åº”ç”¨åˆ°å…¶ä»–å­é…ç½®...
  endfunction

  virtual function void resolve_dependencies();
    // è§£å†³é…ç½®ä¾èµ–å…³ç³»
    if (scoreboard_enabled && !instr_obi_cfg.enabled) begin
      `uvm_warning("CFG", "Scoreboard needs instruction OBI agent")
    end
  endfunction
endclass
```

### ğŸš€ 3. Sequenceå¼€å‘æœ€ä½³å®è·µ

**åˆ†å±‚Sequenceè®¾è®¡ï¼š**
```systemverilog
// åŸºç¡€Sequenceç±»
virtual class uvme_base_vseq_c extends uvm_sequence;
  // é€šç”¨èµ„æº
  uvme_core_cfg_c   cfg;
  uvme_core_cntxt_c cntxt;

  // é€šç”¨çº¦æŸ
  constraint reasonable_length_c {
    length inside {[10:1000]};
  }

  // é€šç”¨æ–¹æ³•
  virtual task pre_body();
    super.pre_body();
    get_cfg_and_cntxt();
    configure_sequence();
  endtask

  virtual task get_cfg_and_cntxt();
    if (!uvm_config_db#(uvme_core_cfg_c)::get(m_sequencer, "", "cfg", cfg))
      `uvm_fatal("CFG", "Failed to get config")
  endtask

  virtual function void configure_sequence();
    // å­ç±»å®ç°å…·ä½“é…ç½®
  endfunction
endclass

// åŠŸèƒ½Sequenceå®ç°
class uvme_instr_seq_c extends uvme_base_vseq_c;
  rand instr_type_e instr_type;
  rand bit [31:0]   operand_a, operand_b;

  constraint valid_instr_c {
    instr_type inside {ADD, SUB, XOR, OR, AND};
  }

  virtual task body();
    uvma_obi_seq_item_c instr_item;

    repeat(length) begin
      `uvm_create(instr_item)

      // é…ç½®æŒ‡ä»¤
      instr_item.addr = generate_instruction_addr();
      instr_item.data = encode_instruction(instr_type, operand_a, operand_b);

      `uvm_send(instr_item)
    end
  endtask

  virtual function bit [31:0] generate_instruction_addr();
    // å®ç°åœ°å€ç”Ÿæˆé€»è¾‘
    return cfg.boot_addr + ($urandom % 1024);
  endfunction

  virtual function bit [31:0] encode_instruction(instr_type_e itype,
                                                 bit [31:0] op_a, op_b);
    // å®ç°æŒ‡ä»¤ç¼–ç é€»è¾‘
    case (itype)
      ADD: return encode_r_type(7'b0110011, op_a, op_b, 3'b000, 7'b0000000);
      // å…¶ä»–æŒ‡ä»¤ç¼–ç ...
    endcase
  endfunction
endclass
```

## ğŸ” Agentå¼€å‘æœ€ä½³å®è·µ

### ğŸ“¡ 1. Agentå¤ç”¨ç­–ç•¥

**é«˜å¤ç”¨ä»·å€¼çš„Agentè®¾è®¡ï¼š**
```systemverilog
class uvma_generic_agent_c #(type REQ = uvm_sequence_item,
                             type RSP = REQ) extends uvm_agent;
  // å‚æ•°åŒ–é…ç½®
  uvma_generic_cfg_c #(REQ, RSP) cfg;
  uvma_generic_cntxt_c #(REQ, RSP) cntxt;

  // æ ‡å‡†ç»„ä»¶
  uvma_generic_sqr_c #(REQ, RSP) sequencer;
  uvma_generic_drv_c #(REQ, RSP) driver;
  uvma_generic_mon_c #(REQ, RSP) monitor;

  // å¯é€‰ç»„ä»¶
  uvma_generic_cov_c #(REQ, RSP) cov_model;

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);

    // è·å–é…ç½®
    get_and_validate_cfg();

    // åˆ›å»ºç»„ä»¶
    create_components();

    // é…ç½®ç»„ä»¶
    configure_components();
  endfunction

  virtual function void get_and_validate_cfg();
    if (!uvm_config_db#(uvma_generic_cfg_c#(REQ,RSP))::get(...)) begin
      `uvm_fatal("CFG", "Configuration not found")
    end

    // éªŒè¯é…ç½®æœ‰æ•ˆæ€§
    cfg.validate();
  endfunction

  virtual function void create_components();
    if (cfg.is_active == UVM_ACTIVE) begin
      sequencer = uvma_generic_sqr_c#(REQ,RSP)::type_id::create("sequencer", this);
      driver = uvma_generic_drv_c#(REQ,RSP)::type_id::create("driver", this);
    end

    monitor = uvma_generic_mon_c#(REQ,RSP)::type_id::create("monitor", this);

    if (cfg.cov_model_enabled) begin
      cov_model = uvma_generic_cov_c#(REQ,RSP)::type_id::create("cov_model", this);
    end
  endfunction
endclass
```

### ğŸš— 2. Driverå¼€å‘æœ€ä½³å®è·µ

**å“åº”å¼Driverè®¾è®¡ï¼š**
```systemverilog
class uvma_smart_driver_c extends uvm_driver#(uvma_obi_seq_item_c);
  // æ¥å£å¥æŸ„
  virtual uvma_obi_if vif;

  // é…ç½®å’Œä¸Šä¸‹æ–‡
  uvma_obi_cfg_c   cfg;
  uvma_obi_cntxt_c cntxt;

  // å†…éƒ¨çŠ¶æ€
  uvma_obi_seq_item_c current_item;
  bit                 item_in_progress;

  virtual task run_phase(uvm_phase phase);
    fork
      get_and_drive_items();
      monitor_interface_state();
      handle_reset();
    join
  endtask

  virtual task get_and_drive_items();
    forever begin
      // è·å–æ–°çš„sequence item
      seq_item_port.get_next_item(req);

      // æ™ºèƒ½ç­‰å¾…æ—¶æœº
      wait_for_ready_condition();

      // é©±åŠ¨äº‹åŠ¡
      drive_transaction(req);

      // å®Œæˆäº‹åŠ¡
      seq_item_port.item_done();
    end
  endtask

  virtual task wait_for_ready_condition();
    // æ™ºèƒ½ç­‰å¾…ç­–ç•¥
    if (cfg.ready_delay_mode == RANDOM_DELAY) begin
      repeat($urandom_range(0, cfg.max_ready_delay)) @(vif.cb_drv);
    end else if (cfg.ready_delay_mode == BACKPRESSURE_AWARE) begin
      wait(vif.cb_drv.gnt === 1'b1);
    end
  endtask

  virtual task drive_transaction(uvma_obi_seq_item_c item);
    // åŸå­æ€§äº‹åŠ¡é©±åŠ¨
    vif.cb_drv.req <= 1'b1;
    vif.cb_drv.addr <= item.addr;
    vif.cb_drv.we <= item.we;
    vif.cb_drv.wdata <= item.wdata;
    vif.cb_drv.be <= item.be;

    // ç­‰å¾…æ¡æ‰‹å®Œæˆ
    do begin
      @(vif.cb_drv);
    end while (!vif.cb_drv.gnt);

    // æ¸…é™¤è¯·æ±‚
    vif.cb_drv.req <= 1'b0;

    // ç­‰å¾…å“åº” (å¦‚æœæ˜¯è¯»æ“ä½œ)
    if (!item.we) begin
      wait(vif.cb_drv.rvalid);
      item.rdata = vif.cb_drv.rdata;
    end
  endtask

  virtual task monitor_interface_state();
    // ç›‘æ§æ¥å£çŠ¶æ€ï¼Œç”¨äºè°ƒè¯•å’Œæ€§èƒ½åˆ†æ
    forever begin
      @(vif.cb_drv);
      cntxt.update_interface_stats(vif);
    end
  endtask

  virtual task handle_reset();
    // ä¼˜é›…çš„å¤ä½å¤„ç†
    forever begin
      @(negedge vif.reset_n);
      `uvm_info("DRV", "Reset detected - cleaning up", UVM_LOW)

      // æ¸…ç†æ¥å£çŠ¶æ€
      cleanup_interface();

      // æ¸…ç†å†…éƒ¨çŠ¶æ€
      item_in_progress = 0;
      current_item = null;

      // ç­‰å¾…å¤ä½é‡Šæ”¾
      @(posedge vif.reset_n);
    end
  endtask
endclass
```

## ğŸ“Š è¦†ç›–ç‡å¼€å‘æœ€ä½³å®è·µ

### ğŸ¯ 1. åŠŸèƒ½è¦†ç›–ç‡è®¾è®¡

**åˆ†å±‚è¦†ç›–ç‡æ¨¡å‹ï¼š**
```systemverilog
class uvme_core_cov_model_c extends uvm_object;
  // æŒ‡ä»¤çº§è¦†ç›–ç‡
  covergroup instr_cg;
    option.per_instance = 1;

    cp_opcode: coverpoint instr.opcode {
      bins arith[] = {ADD, SUB, XOR, OR, AND};
      bins branch[] = {BEQ, BNE, BLT, BGE};
      bins load[] = {LW, LH, LB, LWU, LHU, LBU};
      bins store[] = {SW, SH, SB};
      bins system[] = {ECALL, EBREAK, MRET};
    }

    cp_reg_src: coverpoint instr.rs1 {
      bins zero = {0};
      bins low[] = {[1:15]};
      bins high[] = {[16:31]};
    }

    cp_reg_dst: coverpoint instr.rd {
      bins zero = {0};  // å†™å…¥x0å¯„å­˜å™¨
      bins low[] = {[1:15]};
      bins high[] = {[16:31]};
    }

    // äº¤å‰è¦†ç›–ç‡
    cross_opcode_reg: cross cp_opcode, cp_reg_src, cp_reg_dst {
      // æ’é™¤æ— æ„ä¹‰çš„ç»„åˆ
      ignore_bins ignore_x0_write = cross_opcode_reg with
        (cp_opcode inside {ADD, SUB} && cp_reg_dst == 0);
    }
  endgroup

  // ç³»ç»ŸçŠ¶æ€è¦†ç›–ç‡
  covergroup system_state_cg;
    cp_priv_mode: coverpoint current_priv_mode {
      bins machine = {MACHINE_MODE};
      bins user = {USER_MODE};
    }

    cp_interrupt: coverpoint interrupt_pending {
      bins none = {0};
      bins timer = {TIMER_INT};
      bins external = {EXTERNAL_INT};
      bins software = {SOFTWARE_INT};
    }

    cp_exception: coverpoint exception_occurred {
      bins none = {0};
      bins illegal_instr = {ILLEGAL_INSTRUCTION};
      bins misaligned = {MISALIGNED_ACCESS};
      bins page_fault = {PAGE_FAULT};
    }

    // ç³»ç»ŸçŠ¶æ€è½¬æ¢
    cross_state_transition: cross cp_priv_mode, cp_interrupt, cp_exception;
  endgroup

  // æ€§èƒ½è¦†ç›–ç‡
  covergroup performance_cg;
    cp_pipeline_stall: coverpoint pipeline_stall_cycles {
      bins no_stall = {0};
      bins short_stall[] = {[1:5]};
      bins medium_stall[] = {[6:20]};
      bins long_stall[] = {[21:100]};
    }

    cp_cache_hit_rate: coverpoint cache_hit_rate {
      bins low[] = {[0:50]};
      bins medium[] = {[51:80]};
      bins high[] = {[81:100]};
    }
  endgroup

  function new(string name = "uvme_core_cov_model");
    super.new(name);
    instr_cg = new();
    system_state_cg = new();
    performance_cg = new();
  endfunction

  virtual function void sample_instruction(instr_item_c instr);
    this.instr = instr;
    instr_cg.sample();
  endfunction

  virtual function void sample_system_state(system_state_t state);
    this.current_priv_mode = state.priv_mode;
    this.interrupt_pending = state.interrupt;
    this.exception_occurred = state.exception;
    system_state_cg.sample();
  endfunction
endclass
```

### ğŸ“ˆ 2. è¦†ç›–ç‡åˆ†æå’Œä¼˜åŒ–

**è‡ªåŠ¨åŒ–è¦†ç›–ç‡åˆ†æï¼š**
```python
#!/usr/bin/env python3
# coverage_analyzer.py

import re
import json
from pathlib import Path

class CoverageAnalyzer:
    def __init__(self, coverage_report_path):
        self.report_path = Path(coverage_report_path)
        self.coverage_data = {}

    def parse_coverage_report(self):
        """è§£æè¦†ç›–ç‡æŠ¥å‘Š"""
        with open(self.report_path) as f:
            content = f.read()

        # è§£æåŠŸèƒ½è¦†ç›–ç‡
        func_cov_pattern = r'Covergroup\s+(\w+).*?(\d+\.\d+)%'
        func_matches = re.findall(func_cov_pattern, content, re.DOTALL)

        # è§£æä»£ç è¦†ç›–ç‡
        code_cov_pattern = r'(\w+)\s+Coverage.*?(\d+\.\d+)%'
        code_matches = re.findall(code_cov_pattern, content)

        self.coverage_data = {
            'functional': {name: float(pct) for name, pct in func_matches},
            'code': {name: float(pct) for name, pct in code_matches}
        }

    def identify_coverage_gaps(self):
        """è¯†åˆ«è¦†ç›–ç‡ç¼ºå£"""
        gaps = {
            'functional': [],
            'code': []
        }

        for cg_name, percentage in self.coverage_data['functional'].items():
            if percentage < 90.0:
                gaps['functional'].append({
                    'name': cg_name,
                    'current': percentage,
                    'target': 90.0,
                    'gap': 90.0 - percentage
                })

        return gaps

    def generate_improvement_suggestions(self, gaps):
        """ç”Ÿæˆæ”¹è¿›å»ºè®®"""
        suggestions = []

        for gap in gaps['functional']:
            if 'instr' in gap['name'].lower():
                suggestions.append({
                    'area': gap['name'],
                    'suggestion': 'å¢åŠ æŒ‡ä»¤ç»„åˆæµ‹è¯•ï¼Œç‰¹åˆ«å…³æ³¨è¾¹ç•Œæƒ…å†µ',
                    'priority': 'high' if gap['gap'] > 10 else 'medium'
                })
            elif 'system' in gap['name'].lower():
                suggestions.append({
                    'area': gap['name'],
                    'suggestion': 'å¢åŠ ç³»ç»ŸçŠ¶æ€è½¬æ¢æµ‹è¯•å’Œå¼‚å¸¸å¤„ç†æµ‹è¯•',
                    'priority': 'high' if gap['gap'] > 15 else 'medium'
                })

        return suggestions

    def generate_test_recommendations(self):
        """ç”Ÿæˆæµ‹è¯•å»ºè®®"""
        gaps = self.identify_coverage_gaps()
        suggestions = self.generate_improvement_suggestions(gaps)

        print("=== è¦†ç›–ç‡æ”¹è¿›å»ºè®® ===")
        for suggestion in suggestions:
            print(f"åŒºåŸŸ: {suggestion['area']}")
            print(f"å»ºè®®: {suggestion['suggestion']}")
            print(f"ä¼˜å…ˆçº§: {suggestion['priority']}")
            print()

if __name__ == "__main__":
    analyzer = CoverageAnalyzer("coverage_report.txt")
    analyzer.parse_coverage_report()
    analyzer.generate_test_recommendations()
```

## ğŸš¦ è°ƒè¯•å’Œæ—¥å¿—æœ€ä½³å®è·µ

### ğŸ“ 1. æ™ºèƒ½æ—¥å¿—ç­–ç•¥

**åˆ†çº§æ—¥å¿—ç³»ç»Ÿï¼š**
```systemverilog
// æ—¥å¿—å®å®šä¹‰
`define LOG_FATAL(msg)   `uvm_fatal(get_type_name(), msg)
`define LOG_ERROR(msg)   `uvm_error(get_type_name(), msg)
`define LOG_WARNING(msg) `uvm_warning(get_type_name(), msg)
`define LOG_INFO(msg)    `uvm_info(get_type_name(), msg, UVM_MEDIUM)
`define LOG_DEBUG(msg)   `uvm_info(get_type_name(), msg, UVM_HIGH)
`define LOG_TRACE(msg)   `uvm_info(get_type_name(), msg, UVM_FULL)

// ä¸Šä¸‹æ–‡ç›¸å…³çš„æ—¥å¿—
`define LOG_TRANS(trans, msg) \
  `uvm_info(get_type_name(), \
    $sformatf("%s: %s", trans.convert2string(), msg), UVM_HIGH)

// æ€§èƒ½ç»Ÿè®¡æ—¥å¿—
class uvme_perf_logger_c extends uvm_object;
  static int unsigned trans_count = 0;
  static time start_time = 0;

  static function void log_transaction_start();
    if (start_time == 0) start_time = $time;
    trans_count++;

    if (trans_count % 1000 == 0) begin
      `LOG_INFO($sformatf("Processed %0d transactions in %0t",
                         trans_count, $time - start_time))
    end
  endfunction

  static function void log_performance_summary();
    time total_time = $time - start_time;
    real trans_per_ns = real'(trans_count) / real'(total_time);

    `LOG_INFO($sformatf("Performance Summary: %0d transactions, %0.2f trans/ns",
                       trans_count, trans_per_ns))
  endfunction
endclass
```

### ğŸ”§ 2. é«˜æ•ˆè°ƒè¯•æŠ€å·§

**è°ƒè¯•å‹å¥½çš„ç¯å¢ƒè®¾è®¡ï¼š**
```systemverilog
class uvme_debug_env_c extends uvme_core_env_c;
  // è°ƒè¯•æ§åˆ¶
  bit debug_mode_enabled;
  bit transaction_tracing;
  bit state_monitoring;

  // è°ƒè¯•ä¿¡æ¯æ”¶é›†
  uvme_debug_collector_c debug_collector;

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);

    // è·å–è°ƒè¯•é…ç½®
    void'($value$plusargs("DEBUG_MODE=%d", debug_mode_enabled));
    void'($value$plusargs("TRACE_TRANS=%d", transaction_tracing));

    if (debug_mode_enabled) begin
      create_debug_components();
      configure_debug_mode();
    end
  endfunction

  virtual function void create_debug_components();
    debug_collector = uvme_debug_collector_c::type_id::create("debug_collector", this);
  endfunction

  virtual function void configure_debug_mode();
    // å¯ç”¨è¯¦ç»†æ—¥å¿—
    set_report_verbosity_level_hier(UVM_HIGH);

    // å¯ç”¨äº‹åŠ¡è¿½è¸ª
    if (transaction_tracing) begin
      set_config_string("*", "recording_detail", "1");
    end

    // é…ç½®è°ƒè¯•ä»£ç†
    foreach (agents[i]) begin
      agents[i].cfg.debug_enabled = 1;
    end
  endfunction

  // è°ƒè¯•æ–­ç‚¹åŠŸèƒ½
  virtual task debug_breakpoint(string location, string condition = "");
    if (debug_mode_enabled) begin
      `LOG_INFO($sformatf("Debug breakpoint at %s: %s", location, condition))

      // å¯ä»¥åœ¨è¿™é‡Œæ·»åŠ äº¤äº’å¼è°ƒè¯•
      if (condition != "" && !eval_condition(condition)) begin
        return;
      end

      // ç­‰å¾…ç”¨æˆ·è¾“å…¥æˆ–è‡ªåŠ¨ç»§ç»­
      #1000; // æˆ–å®ç°æ›´å¤æ‚çš„æš‚åœé€»è¾‘
    end
  endtask
endclass
```

---

**ä¸‹ä¸€æ­¥ï¼š** å­¦ä¹  [è°ƒè¯•å’Œå·¥å…·ä½¿ç”¨æŒ‡å—](06-debugging-and-tools.md)ï¼ŒæŒæ¡ä¸“ä¸šçš„è°ƒè¯•æŠ€å·§å’Œå·¥å…·ä½¿ç”¨æ–¹æ³•ã€‚