<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 17:59:01 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tw1 pong_impl_1_map.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_clock</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
score_one/i8236_3_lut/A	->	score_one/i8236_3_lut/Z

++++ Loop2
score_one/i8234_3_lut/A	->	score_one/i8234_3_lut/Z

++++ Loop3
score_one/i8222_3_lut/A	->	score_one/i8222_3_lut/Z

++++ Loop4
score_two/i8238_3_lut/A	->	score_two/i8238_3_lut/Z

++++ Loop5
score_two/i8224_3_lut/A	->	score_two/i8224_3_lut/Z

++++ Loop6
score_two/i8240_3_lut/A	->	score_two/i8240_3_lut/Z

++++ Loop7
paused_menu/i11402_2_lut_3_lut/A	->	paused_menu/i11402_2_lut_3_lut/Z

++++ Loop8
paused_menu/i8226_3_lut_3_lut/A	->	paused_menu/i8226_3_lut_3_lut/Z

++++ Loop9
paused_menu/i1_3_lut/B	->	paused_menu/i1_3_lut/Z

++++ Loop10
paused_menu/i8218_3_lut_4_lut_3_lut/C	->	paused_menu/i8218_3_lut_4_lut_3_lut/Z

++++ Loop11
paused_menu/i11401_3_lut/C	->	paused_menu/i11401_3_lut/Z

++++ Loop12
paused_menu/i1_3_lut_adj_159/B	->	paused_menu/i1_3_lut_adj_159/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          32.370 ns |         30.893 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_clock"</big></U></B>

create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          21.726 ns |         46.028 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 2.90099%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>nst/u_PLL_B/OUTGLOBAL }] </A>               |   39.800 ns |   18.074 ns |   12   |   21.726 ns |  46.028 MHz |       36       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>3333333333 [get_nets clk]</A>               |   83.333 ns |   50.963 ns |   19   |   32.370 ns |  30.893 MHz |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i9/D                 |   18.075 ns 
vga_driver/v_count__i8/D                 |   20.428 ns 
vga_driver/h_count_558__i9/D             |   20.641 ns 
vga_driver/v_count__i7/D                 |   20.706 ns 
vga_driver/h_count_558__i8/D             |   22.994 ns 
vga_driver/v_count__i6/D                 |   23.059 ns 
vga_driver/h_count_558__i7/D             |   23.272 ns 
vga_driver/v_count__i5/D                 |   23.337 ns 
vga_driver/h_count_558__i6/D             |   25.625 ns 
vga_driver/v_count__i4/D                 |   25.690 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>nst/u_PLL_B/OUTGLOBAL }] </A>               |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       36       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>3333333333 [get_nets clk]</A>               |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
timer_clock__i0/D                        |    5.991 ns 
buzzer_clock_557__i1/D                   |    5.991 ns 
buzzer_clock_557__i2/D                   |    5.991 ns 
buzzer_clock_557__i3/D                   |    5.991 ns 
tick_c/D                                 |    5.991 ns 
buzzer_i0/DO0                            |    5.991 ns 
vga_driver/v_count__i0/SP                |    5.991 ns 
vga_driver/v_count__i9/SP                |    5.991 ns 
vga_driver/v_count__i8/SP                |    5.991 ns 
vga_driver/v_count__i7/SP                |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
vga_driver/v_count__i0/SR               |           No arrival time
vga_driver/v_count__i9/SR               |           No arrival time
vga_driver/v_count__i8/SR               |           No arrival time
vga_driver/v_count__i7/SR               |           No arrival time
vga_driver/v_count__i6/SR               |           No arrival time
vga_driver/v_count__i5/SR               |           No arrival time
vga_driver/v_count__i4/SR               |           No arrival time
vga_driver/v_count__i3/SR               |           No arrival time
vga_driver/v_count__i2/SR               |           No arrival time
vga_driver/v_count__i1/SR               |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i3                                |                  No Clock
pos_y_i4                                |                  No Clock
pos_y_i0                                |                  No Clock
pos_y_i5                                |                  No Clock
pos_y_i6                                |                  No Clock
pos_y_i9                                |                  No Clock
pos_y_i1                                |                  No Clock
pos_y_i2                                |                  No Clock
accelerator_timer_560__i7               |                  No Clock
accelerator_timer_560__i5               |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       986
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
36 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 12
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 18.074 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             21.527
-------------------------------------------   ------
End-of-path arrival time( ns )                25.827

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_251/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/D",
        "phy_name":"SLICE_252/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_251/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_251/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_104/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_104/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115663",
            "phy_name":"vga_driver/n115663"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_103/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_103/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130328",
            "phy_name":"vga_driver/n130328"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_103/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_103/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115665",
            "phy_name":"vga_driver/n115665"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_102/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_102/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130331",
            "phy_name":"vga_driver/n130331"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_102/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_102/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115667",
            "phy_name":"vga_driver/n115667"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI0",
            "phy_name":"SLICE_101/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO0",
            "phy_name":"SLICE_101/COUT0"
        },
        "arrive":15.739,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130334",
            "phy_name":"vga_driver/n130334"
        },
        "arrive":15.739,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI1",
            "phy_name":"SLICE_101/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO1",
            "phy_name":"SLICE_101/COUT1"
        },
        "arrive":16.017,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115669",
            "phy_name":"vga_driver/n115669"
        },
        "arrive":18.092,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/CI0",
            "phy_name":"SLICE_100/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/CO0",
            "phy_name":"SLICE_100/COUT0"
        },
        "arrive":18.370,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130337",
            "phy_name":"vga_driver/n130337"
        },
        "arrive":18.370,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/CI1",
            "phy_name":"SLICE_100/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/CO1",
            "phy_name":"SLICE_100/COUT1"
        },
        "arrive":18.648,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115671",
            "phy_name":"vga_driver/n115671"
        },
        "arrive":20.723,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_11/D0",
            "phy_name":"SLICE_99/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_11/S0",
            "phy_name":"SLICE_99/F0"
        },
        "arrive":21.200,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[9]",
            "phy_name":"vga_driver/n57[9]"
        },
        "arrive":23.275,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11008_2_lut/A",
            "phy_name":"SLICE_252/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11008_2_lut/Z",
            "phy_name":"SLICE_252/F0"
        },
        "arrive":23.752,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[9]",
            "phy_name":"vga_driver/n38[9]"
        },
        "arrive":25.827,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n115663                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n130328                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n115665                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n130331                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n115667                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n130334                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.017  2       
vga_driver/n115669                                        NET DELAY            2.075        18.092  1       
vga_driver/add_28_add_5_9/CI0->vga_driver/add_28_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.370  2       
vga_driver/n130337                                        NET DELAY            0.000        18.370  1       
vga_driver/add_28_add_5_9/CI1->vga_driver/add_28_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.648  2       
vga_driver/n115671                                        NET DELAY            2.075        20.723  1       
vga_driver/add_28_add_5_11/D0->vga_driver/add_28_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.200  1       
vga_driver/n57[9]                                         NET DELAY            2.075        23.275  1       
vga_driver/i11008_2_lut/A->vga_driver/i11008_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.752  1       
vga_driver/n38[9]                                         NET DELAY            2.075        25.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/CK",
        "phy_name":"SLICE_252/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 11
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.427 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             19.174
-------------------------------------------   ------
End-of-path arrival time( ns )                23.474

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_251/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/D",
        "phy_name":"SLICE_253/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_251/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_251/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_104/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_104/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115663",
            "phy_name":"vga_driver/n115663"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_103/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_103/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130328",
            "phy_name":"vga_driver/n130328"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_103/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_103/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115665",
            "phy_name":"vga_driver/n115665"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_102/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_102/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130331",
            "phy_name":"vga_driver/n130331"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_102/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_102/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115667",
            "phy_name":"vga_driver/n115667"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI0",
            "phy_name":"SLICE_101/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO0",
            "phy_name":"SLICE_101/COUT0"
        },
        "arrive":15.739,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130334",
            "phy_name":"vga_driver/n130334"
        },
        "arrive":15.739,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI1",
            "phy_name":"SLICE_101/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO1",
            "phy_name":"SLICE_101/COUT1"
        },
        "arrive":16.017,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115669",
            "phy_name":"vga_driver/n115669"
        },
        "arrive":18.092,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/CI0",
            "phy_name":"SLICE_100/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/CO0",
            "phy_name":"SLICE_100/COUT0"
        },
        "arrive":18.370,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130337",
            "phy_name":"vga_driver/n130337"
        },
        "arrive":18.370,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/D1",
            "phy_name":"SLICE_100/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/S1",
            "phy_name":"SLICE_100/F1"
        },
        "arrive":18.847,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[8]",
            "phy_name":"vga_driver/n57[8]"
        },
        "arrive":20.922,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11009_2_lut/A",
            "phy_name":"SLICE_253/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11009_2_lut/Z",
            "phy_name":"SLICE_253/F0"
        },
        "arrive":21.399,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[8]",
            "phy_name":"vga_driver/n38[8]"
        },
        "arrive":23.474,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n115663                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n130328                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n115665                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n130331                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n115667                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n130334                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.017  2       
vga_driver/n115669                                        NET DELAY            2.075        18.092  1       
vga_driver/add_28_add_5_9/CI0->vga_driver/add_28_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.370  2       
vga_driver/n130337                                        NET DELAY            0.000        18.370  1       
vga_driver/add_28_add_5_9/D1->vga_driver/add_28_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        18.847  1       
vga_driver/n57[8]                                         NET DELAY            2.075        20.922  1       
vga_driver/i11009_2_lut/A->vga_driver/i11009_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        21.399  1       
vga_driver/n38[8]                                         NET DELAY            2.075        23.474  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/CK",
        "phy_name":"SLICE_253/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i0/Q
Path End         : vga_driver/h_count_558__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.640 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             18.961
-------------------------------------------   ------
End-of-path arrival time( ns )                23.261

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/CK",
        "phy_name":"SLICE_110/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/Q",
        "phy_name":"SLICE_110/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i9/D",
        "phy_name":"SLICE_105/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i0/CK",
            "phy_name":"SLICE_110/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i0/Q",
            "phy_name":"SLICE_110/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/C1",
            "phy_name":"SLICE_110/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/CO1",
            "phy_name":"SLICE_110/COUT1"
        },
        "arrive":8.110,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115578",
            "phy_name":"vga_driver/n115578"
        },
        "arrive":10.185,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CI0",
            "phy_name":"SLICE_109/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CO0",
            "phy_name":"SLICE_109/COUT0"
        },
        "arrive":10.463,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130343",
            "phy_name":"vga_driver/n130343"
        },
        "arrive":10.463,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CI1",
            "phy_name":"SLICE_109/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CO1",
            "phy_name":"SLICE_109/COUT1"
        },
        "arrive":10.741,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115580",
            "phy_name":"vga_driver/n115580"
        },
        "arrive":12.816,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CI0",
            "phy_name":"SLICE_108/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CO0",
            "phy_name":"SLICE_108/COUT0"
        },
        "arrive":13.094,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130346",
            "phy_name":"vga_driver/n130346"
        },
        "arrive":13.094,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CI1",
            "phy_name":"SLICE_108/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CO1",
            "phy_name":"SLICE_108/COUT1"
        },
        "arrive":13.372,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115582",
            "phy_name":"vga_driver/n115582"
        },
        "arrive":15.447,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CI0",
            "phy_name":"SLICE_107/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CO0",
            "phy_name":"SLICE_107/COUT0"
        },
        "arrive":15.725,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130349",
            "phy_name":"vga_driver/n130349"
        },
        "arrive":15.725,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CI1",
            "phy_name":"SLICE_107/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CO1",
            "phy_name":"SLICE_107/COUT1"
        },
        "arrive":16.003,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115584",
            "phy_name":"vga_driver/n115584"
        },
        "arrive":18.078,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/CI0",
            "phy_name":"SLICE_106/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/CO0",
            "phy_name":"SLICE_106/COUT0"
        },
        "arrive":18.356,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130352",
            "phy_name":"vga_driver/n130352"
        },
        "arrive":18.356,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/CI1",
            "phy_name":"SLICE_106/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/CO1",
            "phy_name":"SLICE_106/COUT1"
        },
        "arrive":18.634,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115586",
            "phy_name":"vga_driver/n115586"
        },
        "arrive":20.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_11/D0",
            "phy_name":"SLICE_105/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_11/S0",
            "phy_name":"SLICE_105/F0"
        },
        "arrive":21.186,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[9]",
            "phy_name":"vga_driver/n45[9]"
        },
        "arrive":23.261,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_558__i0/CK->vga_driver/h_count_558__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  17      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_558_add_4_1/C1->vga_driver/h_count_558_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n115578                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_558_add_4_3/CI0->vga_driver/h_count_558_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n130343                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_558_add_4_3/CI1->vga_driver/h_count_558_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n115580                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_558_add_4_5/CI0->vga_driver/h_count_558_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n130346                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_558_add_4_5/CI1->vga_driver/h_count_558_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n115582                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_558_add_4_7/CI0->vga_driver/h_count_558_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n130349                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_558_add_4_7/CI1->vga_driver/h_count_558_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n115584                                        NET DELAY            2.075        18.078  1       
vga_driver/h_count_558_add_4_9/CI0->vga_driver/h_count_558_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.356  2       
vga_driver/n130352                                        NET DELAY            0.000        18.356  1       
vga_driver/h_count_558_add_4_9/CI1->vga_driver/h_count_558_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.634  2       
vga_driver/n115586                                        NET DELAY            2.075        20.709  1       
vga_driver/h_count_558_add_4_11/D0->vga_driver/h_count_558_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.186  1       
vga_driver/n45[9]                                         NET DELAY            2.075        23.261  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i9/CK",
        "phy_name":"SLICE_105/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 10
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.705 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             18.896
-------------------------------------------   ------
End-of-path arrival time( ns )                23.196

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_251/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/D",
        "phy_name":"SLICE_254/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_251/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_251/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_104/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_104/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115663",
            "phy_name":"vga_driver/n115663"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_103/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_103/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130328",
            "phy_name":"vga_driver/n130328"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_103/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_103/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115665",
            "phy_name":"vga_driver/n115665"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_102/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_102/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130331",
            "phy_name":"vga_driver/n130331"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_102/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_102/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115667",
            "phy_name":"vga_driver/n115667"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI0",
            "phy_name":"SLICE_101/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO0",
            "phy_name":"SLICE_101/COUT0"
        },
        "arrive":15.739,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130334",
            "phy_name":"vga_driver/n130334"
        },
        "arrive":15.739,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI1",
            "phy_name":"SLICE_101/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO1",
            "phy_name":"SLICE_101/COUT1"
        },
        "arrive":16.017,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115669",
            "phy_name":"vga_driver/n115669"
        },
        "arrive":18.092,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/D0",
            "phy_name":"SLICE_100/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/S0",
            "phy_name":"SLICE_100/F0"
        },
        "arrive":18.569,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[7]",
            "phy_name":"vga_driver/n57[7]"
        },
        "arrive":20.644,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11010_2_lut/A",
            "phy_name":"SLICE_254/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11010_2_lut/Z",
            "phy_name":"SLICE_254/F0"
        },
        "arrive":21.121,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[7]",
            "phy_name":"vga_driver/n38[7]"
        },
        "arrive":23.196,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n115663                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n130328                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n115665                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n130331                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n115667                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n130334                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.017  2       
vga_driver/n115669                                        NET DELAY            2.075        18.092  1       
vga_driver/add_28_add_5_9/D0->vga_driver/add_28_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.569  1       
vga_driver/n57[7]                                         NET DELAY            2.075        20.644  1       
vga_driver/i11010_2_lut/A->vga_driver/i11010_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        21.121  1       
vga_driver/n38[7]                                         NET DELAY            2.075        23.196  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/CK",
        "phy_name":"SLICE_254/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i0/Q
Path End         : vga_driver/h_count_558__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 10
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.993 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.608
-------------------------------------------   ------
End-of-path arrival time( ns )                20.908

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/CK",
        "phy_name":"SLICE_110/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/Q",
        "phy_name":"SLICE_110/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i8/D",
        "phy_name":"SLICE_106/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i0/CK",
            "phy_name":"SLICE_110/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i0/Q",
            "phy_name":"SLICE_110/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/C1",
            "phy_name":"SLICE_110/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/CO1",
            "phy_name":"SLICE_110/COUT1"
        },
        "arrive":8.110,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115578",
            "phy_name":"vga_driver/n115578"
        },
        "arrive":10.185,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CI0",
            "phy_name":"SLICE_109/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CO0",
            "phy_name":"SLICE_109/COUT0"
        },
        "arrive":10.463,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130343",
            "phy_name":"vga_driver/n130343"
        },
        "arrive":10.463,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CI1",
            "phy_name":"SLICE_109/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CO1",
            "phy_name":"SLICE_109/COUT1"
        },
        "arrive":10.741,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115580",
            "phy_name":"vga_driver/n115580"
        },
        "arrive":12.816,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CI0",
            "phy_name":"SLICE_108/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CO0",
            "phy_name":"SLICE_108/COUT0"
        },
        "arrive":13.094,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130346",
            "phy_name":"vga_driver/n130346"
        },
        "arrive":13.094,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CI1",
            "phy_name":"SLICE_108/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CO1",
            "phy_name":"SLICE_108/COUT1"
        },
        "arrive":13.372,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115582",
            "phy_name":"vga_driver/n115582"
        },
        "arrive":15.447,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CI0",
            "phy_name":"SLICE_107/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CO0",
            "phy_name":"SLICE_107/COUT0"
        },
        "arrive":15.725,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130349",
            "phy_name":"vga_driver/n130349"
        },
        "arrive":15.725,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CI1",
            "phy_name":"SLICE_107/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CO1",
            "phy_name":"SLICE_107/COUT1"
        },
        "arrive":16.003,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115584",
            "phy_name":"vga_driver/n115584"
        },
        "arrive":18.078,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/CI0",
            "phy_name":"SLICE_106/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/CO0",
            "phy_name":"SLICE_106/COUT0"
        },
        "arrive":18.356,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130352",
            "phy_name":"vga_driver/n130352"
        },
        "arrive":18.356,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/D1",
            "phy_name":"SLICE_106/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/S1",
            "phy_name":"SLICE_106/F1"
        },
        "arrive":18.833,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[8]",
            "phy_name":"vga_driver/n45[8]"
        },
        "arrive":20.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_558__i0/CK->vga_driver/h_count_558__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  17      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_558_add_4_1/C1->vga_driver/h_count_558_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n115578                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_558_add_4_3/CI0->vga_driver/h_count_558_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n130343                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_558_add_4_3/CI1->vga_driver/h_count_558_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n115580                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_558_add_4_5/CI0->vga_driver/h_count_558_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n130346                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_558_add_4_5/CI1->vga_driver/h_count_558_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n115582                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_558_add_4_7/CI0->vga_driver/h_count_558_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n130349                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_558_add_4_7/CI1->vga_driver/h_count_558_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n115584                                        NET DELAY            2.075        18.078  1       
vga_driver/h_count_558_add_4_9/CI0->vga_driver/h_count_558_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.356  2       
vga_driver/n130352                                        NET DELAY            0.000        18.356  1       
vga_driver/h_count_558_add_4_9/D1->vga_driver/h_count_558_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        18.833  1       
vga_driver/n45[8]                                         NET DELAY            2.075        20.908  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i7/CK",
        "phy_name":"SLICE_106/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 9
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.058 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.543
-------------------------------------------   ------
End-of-path arrival time( ns )                20.843

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_251/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/D",
        "phy_name":"SLICE_255/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_251/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_251/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_104/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_104/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115663",
            "phy_name":"vga_driver/n115663"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_103/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_103/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130328",
            "phy_name":"vga_driver/n130328"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_103/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_103/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115665",
            "phy_name":"vga_driver/n115665"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_102/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_102/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130331",
            "phy_name":"vga_driver/n130331"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_102/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_102/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115667",
            "phy_name":"vga_driver/n115667"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI0",
            "phy_name":"SLICE_101/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO0",
            "phy_name":"SLICE_101/COUT0"
        },
        "arrive":15.739,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130334",
            "phy_name":"vga_driver/n130334"
        },
        "arrive":15.739,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/D1",
            "phy_name":"SLICE_101/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/S1",
            "phy_name":"SLICE_101/F1"
        },
        "arrive":16.216,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[6]",
            "phy_name":"vga_driver/n57[6]"
        },
        "arrive":18.291,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11011_2_lut/A",
            "phy_name":"SLICE_255/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11011_2_lut/Z",
            "phy_name":"SLICE_255/F0"
        },
        "arrive":18.768,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[6]",
            "phy_name":"vga_driver/n38[6]"
        },
        "arrive":20.843,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n115663                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n130328                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n115665                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n130331                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n115667                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n130334                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/D1->vga_driver/add_28_add_5_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.216  1       
vga_driver/n57[6]                                         NET DELAY            2.075        18.291  1       
vga_driver/i11011_2_lut/A->vga_driver/i11011_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.768  1       
vga_driver/n38[6]                                         NET DELAY            2.075        20.843  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"SLICE_255/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i0/Q
Path End         : vga_driver/h_count_558__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 9
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.271 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.330
-------------------------------------------   ------
End-of-path arrival time( ns )                20.630

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/CK",
        "phy_name":"SLICE_110/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/Q",
        "phy_name":"SLICE_110/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i7/D",
        "phy_name":"SLICE_106/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i0/CK",
            "phy_name":"SLICE_110/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i0/Q",
            "phy_name":"SLICE_110/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/C1",
            "phy_name":"SLICE_110/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/CO1",
            "phy_name":"SLICE_110/COUT1"
        },
        "arrive":8.110,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115578",
            "phy_name":"vga_driver/n115578"
        },
        "arrive":10.185,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CI0",
            "phy_name":"SLICE_109/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CO0",
            "phy_name":"SLICE_109/COUT0"
        },
        "arrive":10.463,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130343",
            "phy_name":"vga_driver/n130343"
        },
        "arrive":10.463,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CI1",
            "phy_name":"SLICE_109/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CO1",
            "phy_name":"SLICE_109/COUT1"
        },
        "arrive":10.741,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115580",
            "phy_name":"vga_driver/n115580"
        },
        "arrive":12.816,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CI0",
            "phy_name":"SLICE_108/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CO0",
            "phy_name":"SLICE_108/COUT0"
        },
        "arrive":13.094,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130346",
            "phy_name":"vga_driver/n130346"
        },
        "arrive":13.094,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CI1",
            "phy_name":"SLICE_108/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CO1",
            "phy_name":"SLICE_108/COUT1"
        },
        "arrive":13.372,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115582",
            "phy_name":"vga_driver/n115582"
        },
        "arrive":15.447,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CI0",
            "phy_name":"SLICE_107/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CO0",
            "phy_name":"SLICE_107/COUT0"
        },
        "arrive":15.725,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130349",
            "phy_name":"vga_driver/n130349"
        },
        "arrive":15.725,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CI1",
            "phy_name":"SLICE_107/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CO1",
            "phy_name":"SLICE_107/COUT1"
        },
        "arrive":16.003,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115584",
            "phy_name":"vga_driver/n115584"
        },
        "arrive":18.078,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/D0",
            "phy_name":"SLICE_106/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_9/S0",
            "phy_name":"SLICE_106/F0"
        },
        "arrive":18.555,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[7]",
            "phy_name":"vga_driver/n45[7]"
        },
        "arrive":20.630,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_558__i0/CK->vga_driver/h_count_558__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  17      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_558_add_4_1/C1->vga_driver/h_count_558_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n115578                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_558_add_4_3/CI0->vga_driver/h_count_558_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n130343                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_558_add_4_3/CI1->vga_driver/h_count_558_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n115580                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_558_add_4_5/CI0->vga_driver/h_count_558_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n130346                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_558_add_4_5/CI1->vga_driver/h_count_558_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n115582                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_558_add_4_7/CI0->vga_driver/h_count_558_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n130349                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_558_add_4_7/CI1->vga_driver/h_count_558_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n115584                                        NET DELAY            2.075        18.078  1       
vga_driver/h_count_558_add_4_9/D0->vga_driver/h_count_558_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.555  1       
vga_driver/n45[7]                                         NET DELAY            2.075        20.630  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i7/CK",
        "phy_name":"SLICE_106/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 8
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.336 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.265
-------------------------------------------   ------
End-of-path arrival time( ns )                20.565

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_251/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/D",
        "phy_name":"SLICE_256/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_251/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_251/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_104/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_104/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115663",
            "phy_name":"vga_driver/n115663"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_103/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_103/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130328",
            "phy_name":"vga_driver/n130328"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_103/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_103/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115665",
            "phy_name":"vga_driver/n115665"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_102/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_102/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130331",
            "phy_name":"vga_driver/n130331"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_102/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_102/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115667",
            "phy_name":"vga_driver/n115667"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/D0",
            "phy_name":"SLICE_101/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/S0",
            "phy_name":"SLICE_101/F0"
        },
        "arrive":15.938,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[5]",
            "phy_name":"vga_driver/n57[5]"
        },
        "arrive":18.013,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11012_2_lut/A",
            "phy_name":"SLICE_256/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11012_2_lut/Z",
            "phy_name":"SLICE_256/F0"
        },
        "arrive":18.490,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[5]",
            "phy_name":"vga_driver/n38[5]"
        },
        "arrive":20.565,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n115663                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n130328                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n115665                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n130331                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n115667                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/D0->vga_driver/add_28_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        15.938  1       
vga_driver/n57[5]                                         NET DELAY            2.075        18.013  1       
vga_driver/i11012_2_lut/A->vga_driver/i11012_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.490  1       
vga_driver/n38[5]                                         NET DELAY            2.075        20.565  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/CK",
        "phy_name":"SLICE_256/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i0/Q
Path End         : vga_driver/h_count_558__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 8
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.624 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             13.977
-------------------------------------------   ------
End-of-path arrival time( ns )                18.277

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/CK",
        "phy_name":"SLICE_110/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/Q",
        "phy_name":"SLICE_110/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i6/D",
        "phy_name":"SLICE_107/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i0/CK",
            "phy_name":"SLICE_110/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i0/Q",
            "phy_name":"SLICE_110/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/C1",
            "phy_name":"SLICE_110/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/CO1",
            "phy_name":"SLICE_110/COUT1"
        },
        "arrive":8.110,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115578",
            "phy_name":"vga_driver/n115578"
        },
        "arrive":10.185,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CI0",
            "phy_name":"SLICE_109/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CO0",
            "phy_name":"SLICE_109/COUT0"
        },
        "arrive":10.463,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130343",
            "phy_name":"vga_driver/n130343"
        },
        "arrive":10.463,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CI1",
            "phy_name":"SLICE_109/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/CO1",
            "phy_name":"SLICE_109/COUT1"
        },
        "arrive":10.741,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115580",
            "phy_name":"vga_driver/n115580"
        },
        "arrive":12.816,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CI0",
            "phy_name":"SLICE_108/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CO0",
            "phy_name":"SLICE_108/COUT0"
        },
        "arrive":13.094,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130346",
            "phy_name":"vga_driver/n130346"
        },
        "arrive":13.094,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CI1",
            "phy_name":"SLICE_108/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/CO1",
            "phy_name":"SLICE_108/COUT1"
        },
        "arrive":13.372,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115582",
            "phy_name":"vga_driver/n115582"
        },
        "arrive":15.447,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CI0",
            "phy_name":"SLICE_107/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/CO0",
            "phy_name":"SLICE_107/COUT0"
        },
        "arrive":15.725,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130349",
            "phy_name":"vga_driver/n130349"
        },
        "arrive":15.725,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/D1",
            "phy_name":"SLICE_107/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_7/S1",
            "phy_name":"SLICE_107/F1"
        },
        "arrive":16.202,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[6]",
            "phy_name":"vga_driver/n45[6]"
        },
        "arrive":18.277,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_558__i0/CK->vga_driver/h_count_558__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  17      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_558_add_4_1/C1->vga_driver/h_count_558_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n115578                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_558_add_4_3/CI0->vga_driver/h_count_558_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n130343                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_558_add_4_3/CI1->vga_driver/h_count_558_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n115580                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_558_add_4_5/CI0->vga_driver/h_count_558_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n130346                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_558_add_4_5/CI1->vga_driver/h_count_558_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n115582                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_558_add_4_7/CI0->vga_driver/h_count_558_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n130349                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_558_add_4_7/D1->vga_driver/h_count_558_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.202  1       
vga_driver/n45[6]                                         NET DELAY            2.075        18.277  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i5/CK",
        "phy_name":"SLICE_107/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 7
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.689 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             13.912
-------------------------------------------   ------
End-of-path arrival time( ns )                18.212

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_251/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/D",
        "phy_name":"SLICE_257/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_251/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_251/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_104/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_104/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115663",
            "phy_name":"vga_driver/n115663"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_103/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_103/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130328",
            "phy_name":"vga_driver/n130328"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_103/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_103/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n115665",
            "phy_name":"vga_driver/n115665"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_102/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_102/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130331",
            "phy_name":"vga_driver/n130331"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/D1",
            "phy_name":"SLICE_102/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/S1",
            "phy_name":"SLICE_102/F1"
        },
        "arrive":13.585,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[4]",
            "phy_name":"vga_driver/n57[4]"
        },
        "arrive":15.660,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11013_2_lut/A",
            "phy_name":"SLICE_257/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11013_2_lut/Z",
            "phy_name":"SLICE_257/F0"
        },
        "arrive":16.137,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[4]",
            "phy_name":"vga_driver/n38[4]"
        },
        "arrive":18.212,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n115663                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n130328                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n115665                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n130331                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/D1->vga_driver/add_28_add_5_5/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        13.585  1       
vga_driver/n57[4]                                         NET DELAY            2.075        15.660  1       
vga_driver/i11013_2_lut/A->vga_driver/i11013_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        16.137  1       
vga_driver/n38[4]                                         NET DELAY            2.075        18.212  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/CK",
        "phy_name":"SLICE_257/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"SLICE_247/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.619,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.694,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i82_2_lut/B",
            "phy_name":"SLICE_247/B0"
        },
        "pin1":
        {
            "log_name":"i82_2_lut/Z",
            "phy_name":"SLICE_247/F0"
        },
        "arrive":32.171,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n55",
            "phy_name":"n55"
        },
        "arrive":34.246,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i82_2_lut/B->i82_2_lut/Z                  SLICE           B0_TO_F0_DELAY       0.477        32.171  1       
n55                                                       NET DELAY            2.075        34.246  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_247/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i10/D",
        "phy_name":"SLICE_231/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.619,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.694,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8115_2_lut/A",
            "phy_name":"SLICE_231/A0"
        },
        "pin1":
        {
            "log_name":"i8115_2_lut/Z",
            "phy_name":"SLICE_231/F0"
        },
        "arrive":32.171,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108343",
            "phy_name":"n108343"
        },
        "arrive":34.246,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8115_2_lut/A->i8115_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108343                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i10/CK",
        "phy_name":"SLICE_231/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i9/D",
        "phy_name":"SLICE_230/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.619,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.694,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8116_2_lut/A",
            "phy_name":"SLICE_230/A0"
        },
        "pin1":
        {
            "log_name":"i8116_2_lut/Z",
            "phy_name":"SLICE_230/F0"
        },
        "arrive":32.171,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108344",
            "phy_name":"n108344"
        },
        "arrive":34.246,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8116_2_lut/A->i8116_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108344                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i9/CK",
        "phy_name":"SLICE_230/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i8/D",
        "phy_name":"SLICE_229/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.619,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.694,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8117_2_lut/A",
            "phy_name":"SLICE_229/A0"
        },
        "pin1":
        {
            "log_name":"i8117_2_lut/Z",
            "phy_name":"SLICE_229/F0"
        },
        "arrive":32.171,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108345",
            "phy_name":"n108345"
        },
        "arrive":34.246,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8117_2_lut/A->i8117_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108345                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i8/CK",
        "phy_name":"SLICE_229/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/D",
        "phy_name":"SLICE_228/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.619,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.694,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8118_2_lut/A",
            "phy_name":"SLICE_228/A0"
        },
        "pin1":
        {
            "log_name":"i8118_2_lut/Z",
            "phy_name":"SLICE_228/F0"
        },
        "arrive":32.171,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108346",
            "phy_name":"n108346"
        },
        "arrive":34.246,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8118_2_lut/A->i8118_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108346                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/CK",
        "phy_name":"SLICE_228/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/D",
        "phy_name":"SLICE_227/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.619,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.694,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8119_2_lut/A",
            "phy_name":"SLICE_227/A0"
        },
        "pin1":
        {
            "log_name":"i8119_2_lut/Z",
            "phy_name":"SLICE_227/F0"
        },
        "arrive":32.171,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108347",
            "phy_name":"n108347"
        },
        "arrive":34.246,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8119_2_lut/A->i8119_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108347                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/CK",
        "phy_name":"SLICE_227/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/D",
        "phy_name":"SLICE_226/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.619,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.694,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8120_2_lut/A",
            "phy_name":"SLICE_226/A0"
        },
        "pin1":
        {
            "log_name":"i8120_2_lut/Z",
            "phy_name":"SLICE_226/F0"
        },
        "arrive":32.171,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108348",
            "phy_name":"n108348"
        },
        "arrive":34.246,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8120_2_lut/A->i8120_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108348                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/CK",
        "phy_name":"SLICE_226/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 50.963 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       32.171
-------------------------------------   ------
End-of-path arrival time( ns )          34.246

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i4/D",
        "phy_name":"SLICE_221/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.619,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.694,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8121_2_lut/A",
            "phy_name":"SLICE_221/A0"
        },
        "pin1":
        {
            "log_name":"i8121_2_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":32.171,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n108349",
            "phy_name":"n108349"
        },
        "arrive":34.246,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.477        29.619  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.694  1       
i8121_2_lut/A->i8121_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        32.171  1       
n108349                                                   NET DELAY            2.075        34.246  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i4/CK",
        "phy_name":"SLICE_221/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 53.211 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       29.592
-------------------------------------   ------
End-of-path arrival time( ns )          31.667

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/SR",
        "phy_name":"SLICE_131/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.592,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.667,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.450        29.592  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.667  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : {timer_clock__i1/SR   timer_clock__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 53.211 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       29.592
-------------------------------------   ------
End-of-path arrival time( ns )          31.667

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock__i1/SR   timer_clock__i2/SR}",
        "phy_name":"SLICE_98/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/CO1",
            "phy_name":"SLICE_131/COUT1"
        },
        "arrive":5.899,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115629",
            "phy_name":"n115629"
        },
        "arrive":7.974,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI0",
            "phy_name":"SLICE_98/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO0",
            "phy_name":"SLICE_98/COUT0"
        },
        "arrive":8.252,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129794",
            "phy_name":"n129794"
        },
        "arrive":8.252,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/CI1",
            "phy_name":"SLICE_98/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/CO1",
            "phy_name":"SLICE_98/COUT1"
        },
        "arrive":8.530,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115631",
            "phy_name":"n115631"
        },
        "arrive":10.605,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI0",
            "phy_name":"SLICE_97/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO0",
            "phy_name":"SLICE_97/COUT0"
        },
        "arrive":10.883,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129797",
            "phy_name":"n129797"
        },
        "arrive":10.883,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/CI1",
            "phy_name":"SLICE_97/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/CO1",
            "phy_name":"SLICE_97/COUT1"
        },
        "arrive":11.161,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115633",
            "phy_name":"n115633"
        },
        "arrive":13.236,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI0",
            "phy_name":"SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO0",
            "phy_name":"SLICE_96/COUT0"
        },
        "arrive":13.514,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129800",
            "phy_name":"n129800"
        },
        "arrive":13.514,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_7/CI1",
            "phy_name":"SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_7/CO1",
            "phy_name":"SLICE_96/COUT1"
        },
        "arrive":13.792,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115635",
            "phy_name":"n115635"
        },
        "arrive":15.867,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI0",
            "phy_name":"SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO0",
            "phy_name":"SLICE_95/COUT0"
        },
        "arrive":16.145,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129803",
            "phy_name":"n129803"
        },
        "arrive":16.145,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_9/CI1",
            "phy_name":"SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_9/CO1",
            "phy_name":"SLICE_95/COUT1"
        },
        "arrive":16.423,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115637",
            "phy_name":"n115637"
        },
        "arrive":18.498,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI0",
            "phy_name":"SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO0",
            "phy_name":"SLICE_94/COUT0"
        },
        "arrive":18.776,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129806",
            "phy_name":"n129806"
        },
        "arrive":18.776,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_11/CI1",
            "phy_name":"SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_11/CO1",
            "phy_name":"SLICE_94/COUT1"
        },
        "arrive":19.054,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115639",
            "phy_name":"n115639"
        },
        "arrive":21.129,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI0",
            "phy_name":"SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO0",
            "phy_name":"SLICE_93/COUT0"
        },
        "arrive":21.407,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129809",
            "phy_name":"n129809"
        },
        "arrive":21.407,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_13/CI1",
            "phy_name":"SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_13/CO1",
            "phy_name":"SLICE_93/COUT1"
        },
        "arrive":21.685,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n115641",
            "phy_name":"n115641"
        },
        "arrive":23.760,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/CI0",
            "phy_name":"SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/CO0",
            "phy_name":"SLICE_92/COUT0"
        },
        "arrive":24.038,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n129812",
            "phy_name":"n129812"
        },
        "arrive":24.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_15/D1",
            "phy_name":"SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_15/S1",
            "phy_name":"SLICE_92/F1"
        },
        "arrive":24.515,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[14]",
            "phy_name":"timer_clock_14__N_43[14]"
        },
        "arrive":26.590,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_174/A",
            "phy_name":"SLICE_1229/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_174/Z",
            "phy_name":"SLICE_1229/F0"
        },
        "arrive":27.067,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4",
            "phy_name":"n4"
        },
        "arrive":29.142,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/B",
            "phy_name":"SLICE_1228/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1228/F0"
        },
        "arrive":29.592,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":31.667,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         3.466  1       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         5.899  2       
n115629                                                   NET DELAY            2.075         7.974  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278         8.252  2       
n129794                                                   NET DELAY            0.000         8.252  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278         8.530  2       
n115631                                                   NET DELAY            2.075        10.605  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.883  2       
n129797                                                   NET DELAY            0.000        10.883  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.161  2       
n115633                                                   NET DELAY            2.075        13.236  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.514  2       
n129800                                                   NET DELAY            0.000        13.514  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.792  2       
n115635                                                   NET DELAY            2.075        15.867  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.145  2       
n129803                                                   NET DELAY            0.000        16.145  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.423  2       
n115637                                                   NET DELAY            2.075        18.498  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        18.776  2       
n129806                                                   NET DELAY            0.000        18.776  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        19.054  2       
n115639                                                   NET DELAY            2.075        21.129  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.407  2       
n129809                                                   NET DELAY            0.000        21.407  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.685  2       
n115641                                                   NET DELAY            2.075        23.760  1       
add_85_add_5_15/CI0->add_85_add_5_15/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.038  2       
n129812                                                   NET DELAY            0.000        24.038  1       
add_85_add_5_15/D1->add_85_add_5_15/S1    SLICE           D1_TO_F1_DELAY       0.477        24.515  2       
timer_clock_14__N_43[14]                                  NET DELAY            2.075        26.590  1       
i1_2_lut_adj_174/A->i1_2_lut_adj_174/Z    SLICE           A0_TO_F0_DELAY       0.477        27.067  2       
n4                                                        NET DELAY            2.075        29.142  1       
i2_4_lut/B->i2_4_lut/Z                    SLICE           B0_TO_F0_DELAY       0.450        29.592  11      
timer_clock_14__N_58                                      NET DELAY            2.075        31.667  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/CK",
        "phy_name":"SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
36 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i0/Q
Path End         : vga_driver/h_count_558__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/CK",
        "phy_name":"SLICE_110/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/Q",
        "phy_name":"SLICE_110/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/D",
        "phy_name":"SLICE_110/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i0/CK",
            "phy_name":"SLICE_110/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i0/Q",
            "phy_name":"SLICE_110/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/C1",
            "phy_name":"SLICE_110/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_1/S1",
            "phy_name":"SLICE_110/F1"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[0]",
            "phy_name":"vga_driver/n45[0]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_558__i0/CK->vga_driver/h_count_558__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  17      
pixel_col[0]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_558_add_4_1/C1->vga_driver/h_count_558_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i0/CK",
        "phy_name":"SLICE_110/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i1/Q
Path End         : vga_driver/h_count_558__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i1/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i1/Q",
        "phy_name":"SLICE_109/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i1/D",
        "phy_name":"SLICE_109/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i1/CK",
            "phy_name":"SLICE_109/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i1/Q",
            "phy_name":"SLICE_109/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/C0",
            "phy_name":"SLICE_109/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/S0",
            "phy_name":"SLICE_109/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[1]",
            "phy_name":"vga_driver/n45[1]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i1/CK   vga_driver/h_count_558__i2/CK}->vga_driver/h_count_558__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  16      
pixel_col[1]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_558_add_4_3/C0->vga_driver/h_count_558_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[1]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i1/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i2/Q
Path End         : vga_driver/h_count_558__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i1/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i2/Q",
        "phy_name":"SLICE_109/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i2/D",
        "phy_name":"SLICE_109/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i2/CK",
            "phy_name":"SLICE_109/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i2/Q",
            "phy_name":"SLICE_109/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[2]",
            "phy_name":"pixel_col[2]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/C1",
            "phy_name":"SLICE_109/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_3/S1",
            "phy_name":"SLICE_109/F1"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[2]",
            "phy_name":"vga_driver/n45[2]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i1/CK   vga_driver/h_count_558__i2/CK}->vga_driver/h_count_558__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  18      
pixel_col[2]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_558_add_4_3/C1->vga_driver/h_count_558_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[2]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i1/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i3/Q
Path End         : vga_driver/h_count_558__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/Q",
        "phy_name":"SLICE_108/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/D",
        "phy_name":"SLICE_108/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i3/CK",
            "phy_name":"SLICE_108/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i3/Q",
            "phy_name":"SLICE_108/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[3]",
            "phy_name":"pixel_col[3]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/C0",
            "phy_name":"SLICE_108/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558_add_4_5/S0",
            "phy_name":"SLICE_108/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[3]",
            "phy_name":"vga_driver/n45[3]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i3/CK   vga_driver/h_count_558__i4/CK}->vga_driver/h_count_558__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  19      
pixel_col[3]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_558_add_4_5/C0->vga_driver/h_count_558_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[3]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i4/Q
Path End         : vga_driver/v_count__i1/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i4/Q",
        "phy_name":"SLICE_108/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/SP",
        "phy_name":"SLICE_260/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i4/CK",
            "phy_name":"SLICE_108/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i4/Q",
            "phy_name":"SLICE_108/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut_4_lut/B",
            "phy_name":"SLICE_1356/B0"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut_4_lut/Z",
            "phy_name":"SLICE_1356/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99147",
            "phy_name":"n99147"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i3/CK   vga_driver/h_count_558__i4/CK}->vga_driver/h_count_558__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  27      
pixel_col[4]                                              NET DELAY        2.075         7.766  1       
menu/i1_4_lut_4_lut/B->menu/i1_4_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.216  16      
n99147                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/CK",
        "phy_name":"SLICE_260/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i4/Q
Path End         : vga_driver/v_count__i2/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i4/Q",
        "phy_name":"SLICE_108/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/SP",
        "phy_name":"SLICE_259/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i4/CK",
            "phy_name":"SLICE_108/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i4/Q",
            "phy_name":"SLICE_108/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut_4_lut/B",
            "phy_name":"SLICE_1356/B0"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut_4_lut/Z",
            "phy_name":"SLICE_1356/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99147",
            "phy_name":"n99147"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i3/CK   vga_driver/h_count_558__i4/CK}->vga_driver/h_count_558__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  27      
pixel_col[4]                                              NET DELAY        2.075         7.766  1       
menu/i1_4_lut_4_lut/B->menu/i1_4_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.216  16      
n99147                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/CK",
        "phy_name":"SLICE_259/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i4/Q
Path End         : vga_driver/v_count__i3/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i4/Q",
        "phy_name":"SLICE_108/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/SP",
        "phy_name":"SLICE_258/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i4/CK",
            "phy_name":"SLICE_108/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i4/Q",
            "phy_name":"SLICE_108/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut_4_lut/B",
            "phy_name":"SLICE_1356/B0"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut_4_lut/Z",
            "phy_name":"SLICE_1356/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99147",
            "phy_name":"n99147"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i3/CK   vga_driver/h_count_558__i4/CK}->vga_driver/h_count_558__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  27      
pixel_col[4]                                              NET DELAY        2.075         7.766  1       
menu/i1_4_lut_4_lut/B->menu/i1_4_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.216  16      
n99147                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/CK",
        "phy_name":"SLICE_258/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i4/Q
Path End         : vga_driver/v_count__i4/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i4/Q",
        "phy_name":"SLICE_108/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/SP",
        "phy_name":"SLICE_257/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i4/CK",
            "phy_name":"SLICE_108/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i4/Q",
            "phy_name":"SLICE_108/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut_4_lut/B",
            "phy_name":"SLICE_1356/B0"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut_4_lut/Z",
            "phy_name":"SLICE_1356/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99147",
            "phy_name":"n99147"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i3/CK   vga_driver/h_count_558__i4/CK}->vga_driver/h_count_558__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  27      
pixel_col[4]                                              NET DELAY        2.075         7.766  1       
menu/i1_4_lut_4_lut/B->menu/i1_4_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.216  16      
n99147                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/CK",
        "phy_name":"SLICE_257/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i4/Q
Path End         : vga_driver/v_count__i5/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i4/Q",
        "phy_name":"SLICE_108/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/SP",
        "phy_name":"SLICE_256/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i4/CK",
            "phy_name":"SLICE_108/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i4/Q",
            "phy_name":"SLICE_108/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut_4_lut/B",
            "phy_name":"SLICE_1356/B0"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut_4_lut/Z",
            "phy_name":"SLICE_1356/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99147",
            "phy_name":"n99147"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i3/CK   vga_driver/h_count_558__i4/CK}->vga_driver/h_count_558__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  27      
pixel_col[4]                                              NET DELAY        2.075         7.766  1       
menu/i1_4_lut_4_lut/B->menu/i1_4_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.216  16      
n99147                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/CK",
        "phy_name":"SLICE_256/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_558__i4/Q
Path End         : vga_driver/v_count__i6/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i3/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_558__i4/Q",
        "phy_name":"SLICE_108/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/SP",
        "phy_name":"SLICE_255/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_558__i4/CK",
            "phy_name":"SLICE_108/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_558__i4/Q",
            "phy_name":"SLICE_108/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut_4_lut/B",
            "phy_name":"SLICE_1356/B0"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut_4_lut/Z",
            "phy_name":"SLICE_1356/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99147",
            "phy_name":"n99147"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_558__i3/CK   vga_driver/h_count_558__i4/CK}->vga_driver/h_count_558__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  27      
pixel_col[4]                                              NET DELAY        2.075         7.766  1       
menu/i1_4_lut_4_lut/B->menu/i1_4_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.216  16      
n99147                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"SLICE_255/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_131/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/D",
        "phy_name":"SLICE_131/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_131/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_131/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_1/B1",
            "phy_name":"SLICE_131/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_1/S1",
            "phy_name":"SLICE_131/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[0]",
            "phy_name":"timer_clock_14__N_43[0]"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY  1.391         3.466  1       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
add_85_add_5_1/B1->add_85_add_5_1/S1      SLICE           B1_TO_F1_DELAY   0.450         5.991  1       
timer_clock_14__N_43[0]                                   NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_131/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i0/Q
Path End         : buzzer_clock_557__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i0/CK",
        "phy_name":"SLICE_75/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i0/Q",
        "phy_name":"SLICE_75/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i0/D",
        "phy_name":"SLICE_75/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557__i0/CK",
            "phy_name":"SLICE_75/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557__i0/Q",
            "phy_name":"SLICE_75/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[0]",
            "phy_name":"buzzer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557_add_4_1/C1",
            "phy_name":"SLICE_75/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557_add_4_1/S1",
            "phy_name":"SLICE_75/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n55_adj_1335",
            "phy_name":"n55_adj_1335"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_557__i0/CK->buzzer_clock_557__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
buzzer_clock[0]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_557_add_4_1/C1->buzzer_clock_557_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n55_adj_1335                                              NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i0/CK",
        "phy_name":"SLICE_75/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i1/Q
Path End         : buzzer_clock_557__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i1/CK",
        "phy_name":"SLICE_74/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i1/Q",
        "phy_name":"SLICE_74/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i1/D",
        "phy_name":"SLICE_74/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557__i1/CK",
            "phy_name":"SLICE_74/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557__i1/Q",
            "phy_name":"SLICE_74/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[1]",
            "phy_name":"buzzer_clock[1]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557_add_4_3/C0",
            "phy_name":"SLICE_74/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557_add_4_3/S0",
            "phy_name":"SLICE_74/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n54",
            "phy_name":"n54"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i1/CK   buzzer_clock_557__i2/CK}->buzzer_clock_557__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
buzzer_clock[1]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_557_add_4_3/C0->buzzer_clock_557_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n54                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i1/CK",
        "phy_name":"SLICE_74/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i1/Q
Path End         : timer_clock__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/CK",
        "phy_name":"SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/Q",
        "phy_name":"SLICE_98/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/D",
        "phy_name":"SLICE_98/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i1/CK",
            "phy_name":"SLICE_98/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i1/Q",
            "phy_name":"SLICE_98/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[1]",
            "phy_name":"timer_clock[1]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/B0",
            "phy_name":"SLICE_98/B0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/S0",
            "phy_name":"SLICE_98/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[1]",
            "phy_name":"timer_clock_14__N_43[1]"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock__i1/CK   timer_clock__i2/CK}->timer_clock__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  1       
timer_clock[1]                                            NET DELAY        2.075         5.541  1       
add_85_add_5_3/B0->add_85_add_5_3/S0      SLICE           B0_TO_F0_DELAY   0.450         5.991  1       
timer_clock_14__N_43[1]                                   NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/CK",
        "phy_name":"SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i5/Q
Path End         : buzzer_i0/DO0
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i5/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i5/Q",
        "phy_name":"SLICE_67/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_i0/DO0",
        "phy_name":"buzzer_i0/DO0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557__i5/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557__i5/Q",
            "phy_name":"SLICE_67/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[5]",
            "phy_name":"buzzer_clock[5]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i9_4_lut/B",
            "phy_name":"SLICE_1246/B0"
        },
        "pin1":
        {
            "log_name":"i9_4_lut/Z",
            "phy_name":"SLICE_1246/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock_9__N_100",
            "phy_name":"buzzer_clock_9__N_100"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i5/CK   buzzer_clock_557__i6/CK}->buzzer_clock_557__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
buzzer_clock[5]                                           NET DELAY        2.075         5.541  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.450         5.991  3       
buzzer_clock_9__N_100                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_i0/OUTCLK",
        "phy_name":"buzzer_i0/OUTCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i2/Q
Path End         : buzzer_clock_557__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i1/CK",
        "phy_name":"SLICE_74/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i2/Q",
        "phy_name":"SLICE_74/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i2/D",
        "phy_name":"SLICE_74/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557__i2/CK",
            "phy_name":"SLICE_74/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557__i2/Q",
            "phy_name":"SLICE_74/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[2]",
            "phy_name":"buzzer_clock[2]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557_add_4_3/C1",
            "phy_name":"SLICE_74/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557_add_4_3/S1",
            "phy_name":"SLICE_74/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n53",
            "phy_name":"n53"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i1/CK   buzzer_clock_557__i2/CK}->buzzer_clock_557__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
buzzer_clock[2]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_557_add_4_3/C1->buzzer_clock_557_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n53                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i1/CK",
        "phy_name":"SLICE_74/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i2/Q
Path End         : timer_clock__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/CK",
        "phy_name":"SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i2/Q",
        "phy_name":"SLICE_98/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i2/D",
        "phy_name":"SLICE_98/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i2/CK",
            "phy_name":"SLICE_98/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i2/Q",
            "phy_name":"SLICE_98/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[2]",
            "phy_name":"timer_clock[2]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_3/B1",
            "phy_name":"SLICE_98/B1"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_3/S1",
            "phy_name":"SLICE_98/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[2]",
            "phy_name":"timer_clock_14__N_43[2]"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock__i1/CK   timer_clock__i2/CK}->timer_clock__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  1       
timer_clock[2]                                            NET DELAY        2.075         5.541  1       
add_85_add_5_3/B1->add_85_add_5_3/S1      SLICE           B1_TO_F1_DELAY   0.450         5.991  1       
timer_clock_14__N_43[2]                                   NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/CK",
        "phy_name":"SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i3/Q
Path End         : buzzer_clock_557__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i3/CK",
        "phy_name":"SLICE_73/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i3/Q",
        "phy_name":"SLICE_73/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i3/D",
        "phy_name":"SLICE_73/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557__i3/CK",
            "phy_name":"SLICE_73/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557__i3/Q",
            "phy_name":"SLICE_73/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[3]",
            "phy_name":"buzzer_clock[3]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557_add_4_5/C0",
            "phy_name":"SLICE_73/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557_add_4_5/S0",
            "phy_name":"SLICE_73/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n52",
            "phy_name":"n52"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i3/CK   buzzer_clock_557__i4/CK}->buzzer_clock_557__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
buzzer_clock[3]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_557_add_4_5/C0->buzzer_clock_557_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n52                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i3/CK",
        "phy_name":"SLICE_73/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i3/Q
Path End         : timer_clock__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i3/CK",
        "phy_name":"SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i3/Q",
        "phy_name":"SLICE_97/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i3/D",
        "phy_name":"SLICE_97/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i3/CK",
            "phy_name":"SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i3/Q",
            "phy_name":"SLICE_97/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[3]",
            "phy_name":"timer_clock[3]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_85_add_5_5/B0",
            "phy_name":"SLICE_97/B0"
        },
        "pin1":
        {
            "log_name":"add_85_add_5_5/S0",
            "phy_name":"SLICE_97/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[3]",
            "phy_name":"timer_clock_14__N_43[3]"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock__i3/CK->timer_clock__i3/Q     SLICE           CLK_TO_Q0_DELAY  1.391         3.466  1       
timer_clock[3]                                            NET DELAY        2.075         5.541  1       
add_85_add_5_5/B0->add_85_add_5_5/S0      SLICE           B0_TO_F0_DELAY   0.450         5.991  1       
timer_clock_14__N_43[3]                                   NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i3/CK",
        "phy_name":"SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_557__i4/Q
Path End         : buzzer_clock_557__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i3/CK",
        "phy_name":"SLICE_73/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i4/Q",
        "phy_name":"SLICE_73/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i4/D",
        "phy_name":"SLICE_73/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557__i4/CK",
            "phy_name":"SLICE_73/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557__i4/Q",
            "phy_name":"SLICE_73/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[4]",
            "phy_name":"buzzer_clock[4]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_557_add_4_5/C1",
            "phy_name":"SLICE_73/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_557_add_4_5/S1",
            "phy_name":"SLICE_73/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n51",
            "phy_name":"n51"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_557__i3/CK   buzzer_clock_557__i4/CK}->buzzer_clock_557__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
buzzer_clock[4]                                           NET DELAY        2.075         5.541  1       
buzzer_clock_557_add_4_5/C1->buzzer_clock_557_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n51                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_557__i3/CK",
        "phy_name":"SLICE_73/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  22      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
