$date
	Mon Jan 24 15:17:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module eight_bit_adder_top $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " carry_out $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 1 % carry_in $end
$var integer 32 & sumi [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
bx $
bx #
x"
bx !
$end
#5
b0 &
0"
b0 !
0%
b0 $
b0 #
#10
b1 &
b1 !
b1 #
#15
b10 &
b10 !
1%
b1 $
b0 #
#20
b10 &
b10 !
0%
b1 #
#25
1"
b1 &
b1 !
1%
b10000000 $
b10000000 #
#30
b11110100 &
b11110100 !
0%
b11111010 $
b11111010 #
#35
0"
b1010001 &
b1010001 !
1%
b101000 $
b101000 #
#40
b10000000 &
b10000000 !
0%
b10000000 $
b0 #
#45
1"
b0 &
b0 !
1%
b0 $
b11111111 #
#50
0"
b11110 &
b11110 !
0%
b11110 #
#55
b101110 &
b101110 !
b110 $
b101000 #
#60
1"
b10010001 &
b10010001 !
1%
b11001000 $
b11001000 #
#65
b111101 &
0"
b111101 !
b10100 $
b101000 #
#70
b11010111 &
1"
b11010111 !
b11111010 $
b11011100 #
#75
b100 &
0"
b100 !
b10 $
b1 #
