
---------- Begin Simulation Statistics ----------
host_inst_rate                                 189904                       # Simulator instruction rate (inst/s)
host_mem_usage                                 324312                       # Number of bytes of host memory used
host_seconds                                   105.32                       # Real time elapsed on the host
host_tick_rate                              327303235                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034471                       # Number of seconds simulated
sim_ticks                                 34470528000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5578887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 36589.068219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31101.654854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5122063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16714764500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               456824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            132747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10079331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          324077                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1473042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 66863.801546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 64004.183053                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1261074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   14172986286                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.143898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              211968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            70938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9026509936                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         141030                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  8166.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57229.844391                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.833436                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14048                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        24500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    803964854                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7051929                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 46184.390343                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 41078.377526                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6383137                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     30887750786                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094838                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                668792                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             203685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19105840936                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.065955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996704                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000636                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.624765                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.650888                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7051929                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 46184.390343                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 41078.377526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6383137                       # number of overall hits
system.cpu.dcache.overall_miss_latency    30887750786                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094838                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               668792                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            203685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19105840936                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.065955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 385356                       # number of replacements
system.cpu.dcache.sampled_refs                 386380                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.299324                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6504103                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501859105000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145182                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13374550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14378.648005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11421.592419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13334254                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      579402000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                40296                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    447132500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.002927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           39148                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 340.602672                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13374550                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14378.648005                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11421.592419                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13334254                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       579402000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003013                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 40296                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1147                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    447132500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.002927                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            39148                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435940                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.201192                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13374550                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14378.648005                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11421.592419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13334254                       # number of overall hits
system.cpu.icache.overall_miss_latency      579402000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003013                       # miss rate for overall accesses
system.cpu.icache.overall_misses                40296                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1147                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    447132500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.002927                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           39148                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  38918                       # number of replacements
system.cpu.icache.sampled_refs                  39149                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.201192                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13334254                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 74585.750975                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     12051416471                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                161578                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    65216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     67816.119323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 52467.712809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        16709                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3289556500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.743790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      48507                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     330                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2527737000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.738730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 48177                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     360313                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       65628.645829                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  49984.267506                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         247410                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7409671000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.313347                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       112903                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       396                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5623530000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.312245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  112506                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   80352                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    69304.211470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 53711.145958                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5568732000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     80352                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4315798000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                80352                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145182                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145182                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.419937                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425529                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        66286.026269                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   50728.869887                       # average overall mshr miss latency
system.l2.demand_hits                          264119                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10699227500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.379316                       # miss rate for demand accesses
system.l2.demand_misses                        161410                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        726                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8151267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.377608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   160683                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.525646                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.206811                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8612.180683                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3388.398647                       # Average occupied blocks per context
system.l2.overall_accesses                     425529                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       66286.026269                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  62690.438716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         264119                       # number of overall hits
system.l2.overall_miss_latency            10699227500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.379316                       # miss rate for overall accesses
system.l2.overall_misses                       161410                       # number of overall misses
system.l2.overall_mshr_hits                       726                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       20202683471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.757319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  322261                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.324258                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         52393                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        26159                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted              41                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       194091                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           167006                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          885                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         258980                       # number of replacements
system.l2.sampled_refs                         271903                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12000.579331                       # Cycle average of tags in use
system.l2.total_refs                           386085                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            75226                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44680986                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2534557                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3378747                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           18                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       302390                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3370341                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3961785                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         172811                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305642                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       315562                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17609272                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.604054                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.492767                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13321495     75.65%     75.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2132139     12.11%     87.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       792250      4.50%     92.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       428758      2.43%     94.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       266055      1.51%     96.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       144747      0.82%     97.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       136274      0.77%     97.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        71992      0.41%     98.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       315562      1.79%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17609272                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10636952                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2358090                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3118246                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       302174                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10636952                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13612743                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.426006                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.426006                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4747895                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       407038                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28776681                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7455401                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5315381                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2061553                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          754                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        90594                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4880322                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4713981                       # DTB hits
system.switch_cpus_1.dtb.data_misses           166341                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3952117                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3790494                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           161623                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        928205                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            923487                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4718                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3961785                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3321946                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9002097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        77808                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30496782                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        570997                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.163305                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3321946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2707368                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.257077                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19670825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.550356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.758618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13990738     71.12%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         484303      2.46%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         300898      1.53%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         477923      2.43%     77.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1379799      7.01%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         267727      1.36%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         259212      1.32%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         517989      2.63%     89.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1992236     10.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19670825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4589244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2096935                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1541957                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.647171                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4881253                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           928205                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13067062                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14982510                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735286                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9608024                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.617579                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15223205                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       351750                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2965045                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5851179                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       416171                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1865942                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     25063723                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3953048                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       426672                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15700415                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       127626                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6248                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2061553                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       163429                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       311732                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       113336                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        27818                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3493062                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1105772                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        27818                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       289142                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.412200                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.412200                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10521014     65.24%     65.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        47273      0.29%     65.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       228785      1.42%     66.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7260      0.05%     66.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       202183      1.25%     68.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19738      0.12%     68.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64357      0.40%     68.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4087188     25.34%     94.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       949290      5.89%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16127088                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       153766                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009535                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        26111     16.98%     16.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           22      0.01%     17.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     17.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           39      0.03%     17.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            4      0.00%     17.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73827     48.01%     65.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        45559     29.63%     94.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         8204      5.34%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19670825                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.819848                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.358326                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12404983     63.06%     63.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3025228     15.38%     78.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1754639      8.92%     87.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1146600      5.83%     93.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       788690      4.01%     97.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       337247      1.71%     98.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       188861      0.96%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        17995      0.09%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6582      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19670825                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.664759                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23521766                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16127088                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13240990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        30986                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11531280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3322010                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3321946                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2369620                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       840558                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5851179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1865942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24260069                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3987734                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004565                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       308515                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7773304                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       418268                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        17011                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35744485                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27775463                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20603326                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5083122                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2061553                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       765111                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12598695                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1930784                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 87761                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
