<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"><html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="style.css" /><script type="text/javascript" src="highlight.js"></script></head><body><pre><span class="hs-keyword">module</span><span> </span><span class="hs-identifier">GHC.CmmToAsm.AArch64.Cond</span><span>  </span><span class="hs-keyword">where</span><span>
</span><span id="line-2"></span><span>
</span><span id="line-3"></span><span class="hs-keyword">import</span><span> </span><span class="annot"><a href="GHC.Prelude.html"><span class="hs-identifier">GHC.Prelude</span></a></span><span> </span><span class="hs-keyword">hiding</span><span> </span><span class="hs-special">(</span><span class="annot"><span class="hs-identifier">EQ</span></span><span class="hs-special">)</span><span>
</span><span id="line-4"></span><span>
</span><span id="line-5"></span><span class="hs-comment">-- https://developer.arm.com/documentation/den0024/a/the-a64-instruction-set/data-processing-instructions/conditional-instructions</span><span>
</span><span id="line-6"></span><span>
</span><span id="line-7"></span><span class="hs-comment">-- TODO: This appears to go a bit overboard? Maybe we should stick with what LLVM</span><span>
</span><span id="line-8"></span><span class="hs-comment">-- settled on for fcmp?</span><span>
</span><span id="line-9"></span><span class="hs-comment">-- false: always yields false, regardless of operands.</span><span>
</span><span id="line-10"></span><span class="hs-comment">-- oeq: yields true if both operands are not a QNAN and op1 is equal to op2.</span><span>
</span><span id="line-11"></span><span class="hs-comment">-- ogt: yields true if both operands are not a QNAN and op1 is greater than op2.</span><span>
</span><span id="line-12"></span><span class="hs-comment">-- oge: yields true if both operands are not a QNAN and op1 is greater than or equal to op2.</span><span>
</span><span id="line-13"></span><span class="hs-comment">-- olt: yields true if both operands are not a QNAN and op1 is less than op2.</span><span>
</span><span id="line-14"></span><span class="hs-comment">-- ole: yields true if both operands are not a QNAN and op1 is less than or equal to op2.</span><span>
</span><span id="line-15"></span><span class="hs-comment">-- one: yields true if both operands are not a QNAN and op1 is not equal to op2.</span><span>
</span><span id="line-16"></span><span class="hs-comment">-- ord: yields true if both operands are not a QNAN.</span><span>
</span><span id="line-17"></span><span class="hs-comment">-- ueq: yields true if either operand is a QNAN or op1 is equal to op2.</span><span>
</span><span id="line-18"></span><span class="hs-comment">-- ugt: yields true if either operand is a QNAN or op1 is greater than op2.</span><span>
</span><span id="line-19"></span><span class="hs-comment">-- uge: yields true if either operand is a QNAN or op1 is greater than or equal to op2.</span><span>
</span><span id="line-20"></span><span class="hs-comment">-- ult: yields true if either operand is a QNAN or op1 is less than op2.</span><span>
</span><span id="line-21"></span><span class="hs-comment">-- ule: yields true if either operand is a QNAN or op1 is less than or equal to op2.</span><span>
</span><span id="line-22"></span><span class="hs-comment">-- une: yields true if either operand is a QNAN or op1 is not equal to op2.</span><span>
</span><span id="line-23"></span><span class="hs-comment">-- uno: yields true if either operand is a QNAN.</span><span>
</span><span id="line-24"></span><span class="hs-comment">-- true: always yields true, regardless of operands.</span><span>
</span><span id="line-25"></span><span class="hs-comment">--</span><span>
</span><span id="line-26"></span><span class="hs-comment">-- LLVMs icmp knows about:</span><span>
</span><span id="line-27"></span><span class="hs-comment">-- eq: yields true if the operands are equal, false otherwise. No sign interpretation is necessary or performed.</span><span>
</span><span id="line-28"></span><span class="hs-comment">-- ne: yields true if the operands are unequal, false otherwise. No sign interpretation is necessary or performed.</span><span>
</span><span id="line-29"></span><span class="hs-comment">-- ugt: interprets the operands as unsigned values and yields true if op1 is greater than op2.</span><span>
</span><span id="line-30"></span><span class="hs-comment">-- uge: interprets the operands as unsigned values and yields true if op1 is greater than or equal to op2.</span><span>
</span><span id="line-31"></span><span class="hs-comment">-- ult: interprets the operands as unsigned values and yields true if op1 is less than op2.</span><span>
</span><span id="line-32"></span><span class="hs-comment">-- ule: interprets the operands as unsigned values and yields true if op1 is less than or equal to op2.</span><span>
</span><span id="line-33"></span><span class="hs-comment">-- sgt: interprets the operands as signed values and yields true if op1 is greater than op2.</span><span>
</span><span id="line-34"></span><span class="hs-comment">-- sge: interprets the operands as signed values and yields true if op1 is greater than or equal to op2.</span><span>
</span><span id="line-35"></span><span class="hs-comment">-- slt: interprets the operands as signed values and yields true if op1 is less than op2.</span><span>
</span><span id="line-36"></span><span class="hs-comment">-- sle: interprets the operands as signed values and yields true if op1 is less than or equal to op2.</span><span>
</span><span id="line-37"></span><span>
</span><span id="line-38"></span><span class="hs-keyword">data</span><span> </span><span id="Cond"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#Cond"><span class="hs-identifier hs-var">Cond</span></a></span></span><span>
</span><span id="line-39"></span><span>    </span><span class="hs-glyph">=</span><span> </span><span id="ALWAYS"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#ALWAYS"><span class="hs-identifier hs-var">ALWAYS</span></a></span></span><span> </span><span class="hs-comment">-- b.al</span><span>
</span><span id="line-40"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="EQ"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#EQ"><span class="hs-identifier hs-var">EQ</span></a></span></span><span>     </span><span class="hs-comment">-- b.eq</span><span>
</span><span id="line-41"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="NE"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#NE"><span class="hs-identifier hs-var">NE</span></a></span></span><span>     </span><span class="hs-comment">-- b.ne</span><span>
</span><span id="line-42"></span><span>    </span><span class="hs-comment">-- signed</span><span>
</span><span id="line-43"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="SLT"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#SLT"><span class="hs-identifier hs-var">SLT</span></a></span></span><span>    </span><span class="hs-comment">-- b.lt</span><span>
</span><span id="line-44"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="SLE"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#SLE"><span class="hs-identifier hs-var">SLE</span></a></span></span><span>    </span><span class="hs-comment">-- b.le</span><span>
</span><span id="line-45"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="SGE"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#SGE"><span class="hs-identifier hs-var">SGE</span></a></span></span><span>    </span><span class="hs-comment">-- b.ge</span><span>
</span><span id="line-46"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="SGT"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#SGT"><span class="hs-identifier hs-var">SGT</span></a></span></span><span>    </span><span class="hs-comment">-- b.gt</span><span>
</span><span id="line-47"></span><span>    </span><span class="hs-comment">-- unsigned</span><span>
</span><span id="line-48"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="ULT"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#ULT"><span class="hs-identifier hs-var">ULT</span></a></span></span><span>    </span><span class="hs-comment">-- b.lo</span><span>
</span><span id="line-49"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="ULE"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#ULE"><span class="hs-identifier hs-var">ULE</span></a></span></span><span>    </span><span class="hs-comment">-- b.ls</span><span>
</span><span id="line-50"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="UGE"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#UGE"><span class="hs-identifier hs-var">UGE</span></a></span></span><span>    </span><span class="hs-comment">-- b.hs</span><span>
</span><span id="line-51"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="UGT"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#UGT"><span class="hs-identifier hs-var">UGT</span></a></span></span><span>    </span><span class="hs-comment">-- b.hi</span><span>
</span><span id="line-52"></span><span>    </span><span class="hs-comment">-- ordered</span><span>
</span><span id="line-53"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="OLT"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#OLT"><span class="hs-identifier hs-var">OLT</span></a></span></span><span>    </span><span class="hs-comment">-- b.mi</span><span>
</span><span id="line-54"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="OLE"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#OLE"><span class="hs-identifier hs-var">OLE</span></a></span></span><span>    </span><span class="hs-comment">-- b.ls</span><span>
</span><span id="line-55"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="OGE"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#OGE"><span class="hs-identifier hs-var">OGE</span></a></span></span><span>    </span><span class="hs-comment">-- b.ge</span><span>
</span><span id="line-56"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="OGT"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#OGT"><span class="hs-identifier hs-var">OGT</span></a></span></span><span>    </span><span class="hs-comment">-- b.gt</span><span>
</span><span id="line-57"></span><span>    </span><span class="hs-comment">-- unordered</span><span>
</span><span id="line-58"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="UOLT"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#UOLT"><span class="hs-identifier hs-var">UOLT</span></a></span></span><span>   </span><span class="hs-comment">-- b.lt</span><span>
</span><span id="line-59"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="UOLE"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#UOLE"><span class="hs-identifier hs-var">UOLE</span></a></span></span><span>   </span><span class="hs-comment">-- b.le</span><span>
</span><span id="line-60"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="UOGE"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#UOGE"><span class="hs-identifier hs-var">UOGE</span></a></span></span><span>   </span><span class="hs-comment">-- b.pl</span><span>
</span><span id="line-61"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="UOGT"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#UOGT"><span class="hs-identifier hs-var">UOGT</span></a></span></span><span>   </span><span class="hs-comment">-- b.hi</span><span>
</span><span id="line-62"></span><span>    </span><span class="hs-comment">-- others</span><span>
</span><span id="line-63"></span><span>    </span><span class="hs-comment">-- NEVER -- b.nv</span><span>
</span><span id="line-64"></span><span>             </span><span class="hs-comment">-- I removed never. According to the ARM spec:</span><span>
</span><span id="line-65"></span><span>             </span><span class="hs-comment">-- &gt;   The Condition code NV exists only to provide a valid disassembly of</span><span>
</span><span id="line-66"></span><span>             </span><span class="hs-comment">-- &gt;   the 0b1111 encoding, otherwise its behavior is identical to AL.</span><span>
</span><span id="line-67"></span><span>             </span><span class="hs-comment">-- This can only lead to disaster. Better to not have it than someone</span><span>
</span><span id="line-68"></span><span>             </span><span class="hs-comment">-- using it assuming it actually means never.</span><span>
</span><span id="line-69"></span><span>
</span><span id="line-70"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="VS"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#VS"><span class="hs-identifier hs-var">VS</span></a></span></span><span>     </span><span class="hs-comment">-- oVerflow set</span><span>
</span><span id="line-71"></span><span>    </span><span class="hs-glyph">|</span><span> </span><span id="VC"><span class="annot"><a href="GHC.CmmToAsm.AArch64.Cond.html#VC"><span class="hs-identifier hs-var">VC</span></a></span></span><span>     </span><span class="hs-comment">-- oVerflow clear</span><span>
</span><span id="line-72"></span><span>    </span><span class="hs-keyword">deriving</span><span> </span><span id="local-6989586621681499921"><span id="local-6989586621681499923"><span class="annot"><span class="annottext">Cond -&gt; Cond -&gt; Bool
(Cond -&gt; Cond -&gt; Bool) -&gt; (Cond -&gt; Cond -&gt; Bool) -&gt; Eq Cond
forall a. (a -&gt; a -&gt; Bool) -&gt; (a -&gt; a -&gt; Bool) -&gt; Eq a
$c== :: Cond -&gt; Cond -&gt; Bool
== :: Cond -&gt; Cond -&gt; Bool
$c/= :: Cond -&gt; Cond -&gt; Bool
/= :: Cond -&gt; Cond -&gt; Bool
</span><span class="hs-identifier hs-var hs-var hs-var hs-var hs-var hs-var">Eq</span></span></span></span><span>
</span><span id="line-73"></span></pre></body></html>