// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [2:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [7:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_read;
reg out_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_state3;
reg   [0:0] icmp_ln147_reg_1524;
reg   [0:0] icmp_ln150_reg_1533;
reg    out_V_V_blk_n;
reg   [0:0] icmp_ln165_reg_1542;
wire   [31:0] shl_ln147_fu_660_p2;
reg   [31:0] shl_ln147_reg_1519;
reg    ap_block_state1;
wire   [0:0] icmp_ln147_fu_676_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] i_fu_681_p2;
reg   [31:0] i_reg_1528;
wire   [0:0] icmp_ln150_fu_687_p2;
reg   [31:0] sf_1_load_reg_1537;
wire   [0:0] icmp_ln165_fu_696_p2;
reg   [7:0] neust_0_V_addr_reg_1554;
reg   [7:0] neust_8_V_addr_reg_1559;
reg   [7:0] neust_16_V_addr_reg_1564;
reg   [7:0] neust_24_V_addr_reg_1569;
reg   [7:0] neust_1_V_addr_reg_1574;
reg   [7:0] neust_9_V_addr_reg_1579;
reg   [7:0] neust_17_V_addr_reg_1584;
reg   [7:0] neust_25_V_addr_reg_1589;
reg   [7:0] neust_2_V_addr_reg_1594;
reg   [7:0] neust_10_V_addr_reg_1599;
reg   [7:0] neust_18_V_addr_reg_1604;
reg   [7:0] neust_26_V_addr_reg_1609;
reg   [7:0] neust_3_V_addr_reg_1614;
reg   [7:0] neust_11_V_addr_reg_1619;
reg   [7:0] neust_19_V_addr_reg_1624;
reg   [7:0] neust_27_V_addr_reg_1629;
reg   [7:0] neust_4_V_addr_reg_1634;
reg   [7:0] neust_12_V_addr_reg_1639;
reg   [7:0] neust_20_V_addr_reg_1644;
reg   [7:0] neust_28_V_addr_reg_1649;
reg   [7:0] neust_5_V_addr_reg_1654;
reg   [7:0] neust_13_V_addr_reg_1659;
reg   [7:0] neust_21_V_addr_reg_1664;
reg   [7:0] neust_29_V_addr_reg_1669;
reg   [7:0] neust_6_V_addr_reg_1674;
reg   [7:0] neust_14_V_addr_reg_1679;
reg   [7:0] neust_22_V_addr_reg_1684;
reg   [7:0] neust_30_V_addr_reg_1689;
reg   [7:0] neust_7_V_addr_reg_1694;
reg   [7:0] neust_15_V_addr_reg_1699;
reg   [7:0] neust_23_V_addr_reg_1704;
reg   [7:0] neust_31_V_addr_reg_1709;
reg   [7:0] neust_0_V_address0;
reg    neust_0_V_ce0;
reg    neust_0_V_we0;
wire   [15:0] neust_0_V_q0;
reg   [7:0] neust_1_V_address0;
reg    neust_1_V_ce0;
reg    neust_1_V_we0;
wire   [15:0] neust_1_V_q0;
reg   [7:0] neust_2_V_address0;
reg    neust_2_V_ce0;
reg    neust_2_V_we0;
wire   [15:0] neust_2_V_q0;
reg   [7:0] neust_3_V_address0;
reg    neust_3_V_ce0;
reg    neust_3_V_we0;
wire   [15:0] neust_3_V_q0;
reg   [7:0] neust_4_V_address0;
reg    neust_4_V_ce0;
reg    neust_4_V_we0;
wire   [15:0] neust_4_V_q0;
reg   [7:0] neust_5_V_address0;
reg    neust_5_V_ce0;
reg    neust_5_V_we0;
wire   [15:0] neust_5_V_q0;
reg   [7:0] neust_6_V_address0;
reg    neust_6_V_ce0;
reg    neust_6_V_we0;
wire   [15:0] neust_6_V_q0;
reg   [7:0] neust_7_V_address0;
reg    neust_7_V_ce0;
reg    neust_7_V_we0;
wire   [15:0] neust_7_V_q0;
reg   [7:0] neust_8_V_address0;
reg    neust_8_V_ce0;
reg    neust_8_V_we0;
wire   [15:0] neust_8_V_q0;
reg   [7:0] neust_9_V_address0;
reg    neust_9_V_ce0;
reg    neust_9_V_we0;
wire   [15:0] neust_9_V_q0;
reg   [7:0] neust_10_V_address0;
reg    neust_10_V_ce0;
reg    neust_10_V_we0;
wire   [15:0] neust_10_V_q0;
reg   [7:0] neust_11_V_address0;
reg    neust_11_V_ce0;
reg    neust_11_V_we0;
wire   [15:0] neust_11_V_q0;
reg   [7:0] neust_12_V_address0;
reg    neust_12_V_ce0;
reg    neust_12_V_we0;
wire   [15:0] neust_12_V_q0;
reg   [7:0] neust_13_V_address0;
reg    neust_13_V_ce0;
reg    neust_13_V_we0;
wire   [15:0] neust_13_V_q0;
reg   [7:0] neust_14_V_address0;
reg    neust_14_V_ce0;
reg    neust_14_V_we0;
wire   [15:0] neust_14_V_q0;
reg   [7:0] neust_15_V_address0;
reg    neust_15_V_ce0;
reg    neust_15_V_we0;
wire   [15:0] neust_15_V_q0;
reg   [7:0] neust_16_V_address0;
reg    neust_16_V_ce0;
reg    neust_16_V_we0;
wire   [15:0] neust_16_V_q0;
reg   [7:0] neust_17_V_address0;
reg    neust_17_V_ce0;
reg    neust_17_V_we0;
wire   [15:0] neust_17_V_q0;
reg   [7:0] neust_18_V_address0;
reg    neust_18_V_ce0;
reg    neust_18_V_we0;
wire   [15:0] neust_18_V_q0;
reg   [7:0] neust_19_V_address0;
reg    neust_19_V_ce0;
reg    neust_19_V_we0;
wire   [15:0] neust_19_V_q0;
reg   [7:0] neust_20_V_address0;
reg    neust_20_V_ce0;
reg    neust_20_V_we0;
wire   [15:0] neust_20_V_q0;
reg   [7:0] neust_21_V_address0;
reg    neust_21_V_ce0;
reg    neust_21_V_we0;
wire   [15:0] neust_21_V_q0;
reg   [7:0] neust_22_V_address0;
reg    neust_22_V_ce0;
reg    neust_22_V_we0;
wire   [15:0] neust_22_V_q0;
reg   [7:0] neust_23_V_address0;
reg    neust_23_V_ce0;
reg    neust_23_V_we0;
wire   [15:0] neust_23_V_q0;
reg   [7:0] neust_24_V_address0;
reg    neust_24_V_ce0;
reg    neust_24_V_we0;
wire   [15:0] neust_24_V_q0;
reg   [7:0] neust_25_V_address0;
reg    neust_25_V_ce0;
reg    neust_25_V_we0;
wire   [15:0] neust_25_V_q0;
reg   [7:0] neust_26_V_address0;
reg    neust_26_V_ce0;
reg    neust_26_V_we0;
wire   [15:0] neust_26_V_q0;
reg   [7:0] neust_27_V_address0;
reg    neust_27_V_ce0;
reg    neust_27_V_we0;
wire   [15:0] neust_27_V_q0;
reg   [7:0] neust_28_V_address0;
reg    neust_28_V_ce0;
reg    neust_28_V_we0;
wire   [15:0] neust_28_V_q0;
reg   [7:0] neust_29_V_address0;
reg    neust_29_V_ce0;
reg    neust_29_V_we0;
wire   [15:0] neust_29_V_q0;
reg   [7:0] neust_30_V_address0;
reg    neust_30_V_ce0;
reg    neust_30_V_we0;
wire   [15:0] neust_30_V_q0;
reg   [7:0] neust_31_V_address0;
reg    neust_31_V_ce0;
reg    neust_31_V_we0;
wire   [15:0] neust_31_V_q0;
reg   [31:0] i_0_i_reg_638;
reg    ap_predicate_op133_read_state3;
reg    ap_predicate_op308_write_state3;
reg    ap_block_state3;
wire   [63:0] zext_ln169_fu_702_p1;
reg   [15:0] accu_0_V_2_fu_62;
wire   [15:0] accu_0_V_3_fu_1185_p3;
reg   [15:0] accu_1_V_2_fu_66;
wire   [15:0] accu_1_V_3_fu_1178_p3;
reg   [15:0] accu_2_V_2_fu_70;
wire   [15:0] accu_2_V_3_fu_1171_p3;
reg   [15:0] accu_3_V_2_fu_74;
wire   [15:0] accu_3_V_3_fu_1164_p3;
reg   [15:0] accu_4_V_2_fu_78;
wire   [15:0] accu_4_V_3_fu_1157_p3;
reg   [15:0] accu_5_V_2_fu_82;
wire   [15:0] accu_5_V_3_fu_1150_p3;
reg   [15:0] accu_6_V_2_fu_86;
wire   [15:0] accu_6_V_3_fu_1143_p3;
reg   [15:0] accu_7_V_2_fu_90;
wire   [15:0] accu_7_V_3_fu_1136_p3;
reg   [31:0] sf_1_fu_94;
wire   [31:0] sf_fu_1192_p2;
reg   [31:0] nf_0_i_fu_98;
wire   [31:0] select_ln212_fu_1431_p3;
reg   [31:0] cntr_0_i_fu_102;
wire   [31:0] zext_ln209_fu_1415_p1;
wire   [1:0] trunc_ln169_fu_762_p1;
wire   [15:0] select_ln204_fu_1250_p3;
wire   [15:0] select_ln204_1_fu_1270_p3;
wire   [15:0] select_ln204_2_fu_1290_p3;
wire   [15:0] select_ln204_3_fu_1310_p3;
wire   [15:0] select_ln204_4_fu_1330_p3;
wire   [15:0] select_ln204_5_fu_1350_p3;
wire   [15:0] select_ln204_6_fu_1370_p3;
wire   [15:0] select_ln204_7_fu_1390_p3;
wire   [0:0] icmp_ln169_fu_766_p2;
wire   [0:0] icmp_ln169_1_fu_780_p2;
wire   [15:0] select_ln169_fu_772_p3;
wire   [0:0] icmp_ln169_2_fu_794_p2;
wire   [15:0] select_ln169_1_fu_786_p3;
wire   [15:0] select_ln169_2_fu_800_p3;
wire   [11:0] trunc_ln1333_1_fu_808_p4;
wire  signed [15:0] sext_ln1333_fu_818_p1;
wire   [15:0] select_ln169_3_fu_828_p3;
wire   [15:0] select_ln169_4_fu_836_p3;
wire   [15:0] select_ln169_5_fu_844_p3;
wire   [11:0] trunc_ln1333_3_fu_852_p4;
wire  signed [15:0] sext_ln1333_1_fu_862_p1;
wire   [15:0] select_ln169_6_fu_872_p3;
wire   [15:0] select_ln169_7_fu_880_p3;
wire   [15:0] select_ln169_8_fu_888_p3;
wire   [11:0] trunc_ln1333_5_fu_896_p4;
wire  signed [15:0] sext_ln1333_2_fu_906_p1;
wire   [15:0] select_ln169_9_fu_916_p3;
wire   [15:0] select_ln169_10_fu_924_p3;
wire   [15:0] select_ln169_11_fu_932_p3;
wire   [11:0] trunc_ln1333_7_fu_940_p4;
wire  signed [15:0] sext_ln1333_3_fu_950_p1;
wire   [15:0] select_ln169_12_fu_960_p3;
wire   [15:0] select_ln169_13_fu_968_p3;
wire   [15:0] select_ln169_14_fu_976_p3;
wire   [11:0] trunc_ln1333_9_fu_984_p4;
wire  signed [15:0] sext_ln1333_4_fu_994_p1;
wire   [15:0] select_ln169_15_fu_1004_p3;
wire   [15:0] select_ln169_16_fu_1012_p3;
wire   [15:0] select_ln169_17_fu_1020_p3;
wire   [11:0] trunc_ln1333_s_fu_1028_p4;
wire  signed [15:0] sext_ln1333_5_fu_1038_p1;
wire   [15:0] select_ln169_18_fu_1048_p3;
wire   [15:0] select_ln169_19_fu_1056_p3;
wire   [15:0] select_ln169_20_fu_1064_p3;
wire   [11:0] trunc_ln1333_2_fu_1072_p4;
wire  signed [15:0] sext_ln1333_6_fu_1082_p1;
wire   [15:0] select_ln169_21_fu_1092_p3;
wire   [15:0] select_ln169_22_fu_1100_p3;
wire   [15:0] select_ln169_23_fu_1108_p3;
wire   [11:0] trunc_ln1333_4_fu_1116_p4;
wire  signed [15:0] sext_ln1333_7_fu_1126_p1;
wire   [15:0] accu_7_V_fu_1130_p2;
wire   [15:0] accu_6_V_fu_1086_p2;
wire   [15:0] accu_5_V_fu_1042_p2;
wire   [15:0] accu_4_V_fu_998_p2;
wire   [15:0] accu_3_V_fu_954_p2;
wire   [15:0] accu_2_V_fu_910_p2;
wire   [15:0] accu_1_V_fu_866_p2;
wire   [15:0] accu_0_V_fu_822_p2;
wire   [0:0] tmp_fu_1242_p3;
wire   [0:0] tmp_1_fu_1262_p3;
wire   [0:0] tmp_2_fu_1282_p3;
wire   [0:0] tmp_3_fu_1302_p3;
wire   [0:0] tmp_4_fu_1322_p3;
wire   [0:0] tmp_5_fu_1342_p3;
wire   [0:0] tmp_6_fu_1362_p3;
wire   [0:0] tmp_7_fu_1382_p3;
wire   [7:0] trunc_ln208_fu_1405_p1;
wire   [7:0] cntr_fu_1409_p2;
wire   [31:0] nf_fu_1419_p2;
wire   [0:0] icmp_ln212_fu_1425_p2;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
end

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_0_V_address0),
    .ce0(neust_0_V_ce0),
    .we0(neust_0_V_we0),
    .d0(select_ln204_fu_1250_p3),
    .q0(neust_0_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_1_V_address0),
    .ce0(neust_1_V_ce0),
    .we0(neust_1_V_we0),
    .d0(select_ln204_1_fu_1270_p3),
    .q0(neust_1_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_2_V_address0),
    .ce0(neust_2_V_ce0),
    .we0(neust_2_V_we0),
    .d0(select_ln204_2_fu_1290_p3),
    .q0(neust_2_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_3_V_address0),
    .ce0(neust_3_V_ce0),
    .we0(neust_3_V_we0),
    .d0(select_ln204_3_fu_1310_p3),
    .q0(neust_3_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_4_V_address0),
    .ce0(neust_4_V_ce0),
    .we0(neust_4_V_we0),
    .d0(select_ln204_4_fu_1330_p3),
    .q0(neust_4_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_5_V_address0),
    .ce0(neust_5_V_ce0),
    .we0(neust_5_V_we0),
    .d0(select_ln204_5_fu_1350_p3),
    .q0(neust_5_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_6_V_address0),
    .ce0(neust_6_V_ce0),
    .we0(neust_6_V_we0),
    .d0(select_ln204_6_fu_1370_p3),
    .q0(neust_6_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_7_V_address0),
    .ce0(neust_7_V_ce0),
    .we0(neust_7_V_we0),
    .d0(select_ln204_7_fu_1390_p3),
    .q0(neust_7_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_8_V_address0),
    .ce0(neust_8_V_ce0),
    .we0(neust_8_V_we0),
    .d0(select_ln204_fu_1250_p3),
    .q0(neust_8_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_9_V_address0),
    .ce0(neust_9_V_ce0),
    .we0(neust_9_V_we0),
    .d0(select_ln204_1_fu_1270_p3),
    .q0(neust_9_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_10_V_address0),
    .ce0(neust_10_V_ce0),
    .we0(neust_10_V_we0),
    .d0(select_ln204_2_fu_1290_p3),
    .q0(neust_10_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_11_V_address0),
    .ce0(neust_11_V_ce0),
    .we0(neust_11_V_we0),
    .d0(select_ln204_3_fu_1310_p3),
    .q0(neust_11_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_12_V_address0),
    .ce0(neust_12_V_ce0),
    .we0(neust_12_V_we0),
    .d0(select_ln204_4_fu_1330_p3),
    .q0(neust_12_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_13_V_address0),
    .ce0(neust_13_V_ce0),
    .we0(neust_13_V_we0),
    .d0(select_ln204_5_fu_1350_p3),
    .q0(neust_13_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_14_V_address0),
    .ce0(neust_14_V_ce0),
    .we0(neust_14_V_we0),
    .d0(select_ln204_6_fu_1370_p3),
    .q0(neust_14_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_15_V_address0),
    .ce0(neust_15_V_ce0),
    .we0(neust_15_V_we0),
    .d0(select_ln204_7_fu_1390_p3),
    .q0(neust_15_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_16_V_address0),
    .ce0(neust_16_V_ce0),
    .we0(neust_16_V_we0),
    .d0(select_ln204_fu_1250_p3),
    .q0(neust_16_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_17_V_address0),
    .ce0(neust_17_V_ce0),
    .we0(neust_17_V_we0),
    .d0(select_ln204_1_fu_1270_p3),
    .q0(neust_17_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_18_V_address0),
    .ce0(neust_18_V_ce0),
    .we0(neust_18_V_we0),
    .d0(select_ln204_2_fu_1290_p3),
    .q0(neust_18_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_19_V_address0),
    .ce0(neust_19_V_ce0),
    .we0(neust_19_V_we0),
    .d0(select_ln204_3_fu_1310_p3),
    .q0(neust_19_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_20_V_address0),
    .ce0(neust_20_V_ce0),
    .we0(neust_20_V_we0),
    .d0(select_ln204_4_fu_1330_p3),
    .q0(neust_20_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_21_V_address0),
    .ce0(neust_21_V_ce0),
    .we0(neust_21_V_we0),
    .d0(select_ln204_5_fu_1350_p3),
    .q0(neust_21_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_22_V_address0),
    .ce0(neust_22_V_ce0),
    .we0(neust_22_V_we0),
    .d0(select_ln204_6_fu_1370_p3),
    .q0(neust_22_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_23_V_address0),
    .ce0(neust_23_V_ce0),
    .we0(neust_23_V_we0),
    .d0(select_ln204_7_fu_1390_p3),
    .q0(neust_23_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_24_V_address0),
    .ce0(neust_24_V_ce0),
    .we0(neust_24_V_we0),
    .d0(select_ln204_fu_1250_p3),
    .q0(neust_24_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_25_V_address0),
    .ce0(neust_25_V_ce0),
    .we0(neust_25_V_we0),
    .d0(select_ln204_1_fu_1270_p3),
    .q0(neust_25_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_26_V_address0),
    .ce0(neust_26_V_ce0),
    .we0(neust_26_V_we0),
    .d0(select_ln204_2_fu_1290_p3),
    .q0(neust_26_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_27_V_address0),
    .ce0(neust_27_V_ce0),
    .we0(neust_27_V_we0),
    .d0(select_ln204_3_fu_1310_p3),
    .q0(neust_27_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_28_V_address0),
    .ce0(neust_28_V_ce0),
    .we0(neust_28_V_we0),
    .d0(select_ln204_4_fu_1330_p3),
    .q0(neust_28_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_29_V_address0),
    .ce0(neust_29_V_ce0),
    .we0(neust_29_V_we0),
    .d0(select_ln204_5_fu_1350_p3),
    .q0(neust_29_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_30_V_address0),
    .ce0(neust_30_V_ce0),
    .we0(neust_30_V_we0),
    .d0(select_ln204_6_fu_1370_p3),
    .q0(neust_30_V_q0)
);

Matrix_Vector_ActdEe #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
neust_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(neust_31_V_address0),
    .ce0(neust_31_V_ce0),
    .we0(neust_31_V_we0),
    .d0(select_ln204_7_fu_1390_p3),
    .q0(neust_31_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                cntr_0_i_fu_102[7 : 0] <= zext_ln209_fu_1415_p1[7 : 0];
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                cntr_0_i_fu_102[0] <= 1'b0;
        cntr_0_i_fu_102[1] <= 1'b0;
        cntr_0_i_fu_102[2] <= 1'b0;
        cntr_0_i_fu_102[3] <= 1'b0;
        cntr_0_i_fu_102[4] <= 1'b0;
        cntr_0_i_fu_102[5] <= 1'b0;
        cntr_0_i_fu_102[6] <= 1'b0;
        cntr_0_i_fu_102[7] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_i_reg_638 <= i_reg_1528;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_638 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        nf_0_i_fu_98 <= select_ln212_fu_1431_p3;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_0_i_fu_98 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (icmp_ln165_reg_1542 == 1'd0) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        sf_1_fu_94 <= sf_fu_1192_p2;
    end else if (((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_94 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        accu_0_V_2_fu_62 <= accu_0_V_3_fu_1185_p3;
        accu_1_V_2_fu_66 <= accu_1_V_3_fu_1178_p3;
        accu_2_V_2_fu_70 <= accu_2_V_3_fu_1171_p3;
        accu_3_V_2_fu_74 <= accu_3_V_3_fu_1164_p3;
        accu_4_V_2_fu_78 <= accu_4_V_3_fu_1157_p3;
        accu_5_V_2_fu_82 <= accu_5_V_3_fu_1150_p3;
        accu_6_V_2_fu_86 <= accu_6_V_3_fu_1143_p3;
        accu_7_V_2_fu_90 <= accu_7_V_3_fu_1136_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_1528 <= i_fu_681_p2;
        icmp_ln147_reg_1524 <= icmp_ln147_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln147_fu_676_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln150_reg_1533 <= icmp_ln150_fu_687_p2;
        icmp_ln165_reg_1542 <= icmp_ln165_fu_696_p2;
        neust_0_V_addr_reg_1554 <= zext_ln169_fu_702_p1;
        neust_10_V_addr_reg_1599 <= zext_ln169_fu_702_p1;
        neust_11_V_addr_reg_1619 <= zext_ln169_fu_702_p1;
        neust_12_V_addr_reg_1639 <= zext_ln169_fu_702_p1;
        neust_13_V_addr_reg_1659 <= zext_ln169_fu_702_p1;
        neust_14_V_addr_reg_1679 <= zext_ln169_fu_702_p1;
        neust_15_V_addr_reg_1699 <= zext_ln169_fu_702_p1;
        neust_16_V_addr_reg_1564 <= zext_ln169_fu_702_p1;
        neust_17_V_addr_reg_1584 <= zext_ln169_fu_702_p1;
        neust_18_V_addr_reg_1604 <= zext_ln169_fu_702_p1;
        neust_19_V_addr_reg_1624 <= zext_ln169_fu_702_p1;
        neust_1_V_addr_reg_1574 <= zext_ln169_fu_702_p1;
        neust_20_V_addr_reg_1644 <= zext_ln169_fu_702_p1;
        neust_21_V_addr_reg_1664 <= zext_ln169_fu_702_p1;
        neust_22_V_addr_reg_1684 <= zext_ln169_fu_702_p1;
        neust_23_V_addr_reg_1704 <= zext_ln169_fu_702_p1;
        neust_24_V_addr_reg_1569 <= zext_ln169_fu_702_p1;
        neust_25_V_addr_reg_1589 <= zext_ln169_fu_702_p1;
        neust_26_V_addr_reg_1609 <= zext_ln169_fu_702_p1;
        neust_27_V_addr_reg_1629 <= zext_ln169_fu_702_p1;
        neust_28_V_addr_reg_1649 <= zext_ln169_fu_702_p1;
        neust_29_V_addr_reg_1669 <= zext_ln169_fu_702_p1;
        neust_2_V_addr_reg_1594 <= zext_ln169_fu_702_p1;
        neust_30_V_addr_reg_1689 <= zext_ln169_fu_702_p1;
        neust_31_V_addr_reg_1709 <= zext_ln169_fu_702_p1;
        neust_3_V_addr_reg_1614 <= zext_ln169_fu_702_p1;
        neust_4_V_addr_reg_1634 <= zext_ln169_fu_702_p1;
        neust_5_V_addr_reg_1654 <= zext_ln169_fu_702_p1;
        neust_6_V_addr_reg_1674 <= zext_ln169_fu_702_p1;
        neust_7_V_addr_reg_1694 <= zext_ln169_fu_702_p1;
        neust_8_V_addr_reg_1559 <= zext_ln169_fu_702_p1;
        neust_9_V_addr_reg_1579 <= zext_ln169_fu_702_p1;
        sf_1_load_reg_1537 <= sf_1_fu_94;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        shl_ln147_reg_1519[31 : 2] <= shl_ln147_fu_660_p2[31 : 2];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_1533 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (ap_predicate_op133_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_0_V_address0 = neust_0_V_addr_reg_1554;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_0_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_0_V_ce0 = 1'b1;
    end else begin
        neust_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd0) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_0_V_we0 = 1'b1;
    end else begin
        neust_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_10_V_address0 = neust_10_V_addr_reg_1599;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_10_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_10_V_ce0 = 1'b1;
    end else begin
        neust_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd1) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_10_V_we0 = 1'b1;
    end else begin
        neust_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_11_V_address0 = neust_11_V_addr_reg_1619;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_11_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_11_V_ce0 = 1'b1;
    end else begin
        neust_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd1) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_11_V_we0 = 1'b1;
    end else begin
        neust_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_12_V_address0 = neust_12_V_addr_reg_1639;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_12_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_12_V_ce0 = 1'b1;
    end else begin
        neust_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd1) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_12_V_we0 = 1'b1;
    end else begin
        neust_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_13_V_address0 = neust_13_V_addr_reg_1659;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_13_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_13_V_ce0 = 1'b1;
    end else begin
        neust_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd1) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_13_V_we0 = 1'b1;
    end else begin
        neust_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_14_V_address0 = neust_14_V_addr_reg_1679;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_14_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_14_V_ce0 = 1'b1;
    end else begin
        neust_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd1) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_14_V_we0 = 1'b1;
    end else begin
        neust_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_15_V_address0 = neust_15_V_addr_reg_1699;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_15_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_15_V_ce0 = 1'b1;
    end else begin
        neust_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd1) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_15_V_we0 = 1'b1;
    end else begin
        neust_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_16_V_address0 = neust_16_V_addr_reg_1564;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_16_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_16_V_ce0 = 1'b1;
    end else begin
        neust_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd2) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_16_V_we0 = 1'b1;
    end else begin
        neust_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_17_V_address0 = neust_17_V_addr_reg_1584;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_17_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_17_V_ce0 = 1'b1;
    end else begin
        neust_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd2) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_17_V_we0 = 1'b1;
    end else begin
        neust_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_18_V_address0 = neust_18_V_addr_reg_1604;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_18_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_18_V_ce0 = 1'b1;
    end else begin
        neust_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd2) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_18_V_we0 = 1'b1;
    end else begin
        neust_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_19_V_address0 = neust_19_V_addr_reg_1624;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_19_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_19_V_ce0 = 1'b1;
    end else begin
        neust_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd2) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_19_V_we0 = 1'b1;
    end else begin
        neust_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_1_V_address0 = neust_1_V_addr_reg_1574;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_1_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_1_V_ce0 = 1'b1;
    end else begin
        neust_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd0) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_1_V_we0 = 1'b1;
    end else begin
        neust_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_20_V_address0 = neust_20_V_addr_reg_1644;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_20_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_20_V_ce0 = 1'b1;
    end else begin
        neust_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd2) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_20_V_we0 = 1'b1;
    end else begin
        neust_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_21_V_address0 = neust_21_V_addr_reg_1664;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_21_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_21_V_ce0 = 1'b1;
    end else begin
        neust_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd2) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_21_V_we0 = 1'b1;
    end else begin
        neust_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_22_V_address0 = neust_22_V_addr_reg_1684;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_22_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_22_V_ce0 = 1'b1;
    end else begin
        neust_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd2) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_22_V_we0 = 1'b1;
    end else begin
        neust_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_23_V_address0 = neust_23_V_addr_reg_1704;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_23_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_23_V_ce0 = 1'b1;
    end else begin
        neust_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd2) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_23_V_we0 = 1'b1;
    end else begin
        neust_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_24_V_address0 = neust_24_V_addr_reg_1569;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_24_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_24_V_ce0 = 1'b1;
    end else begin
        neust_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd3) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_24_V_we0 = 1'b1;
    end else begin
        neust_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_25_V_address0 = neust_25_V_addr_reg_1589;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_25_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_25_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_25_V_ce0 = 1'b1;
    end else begin
        neust_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd3) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_25_V_we0 = 1'b1;
    end else begin
        neust_25_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_26_V_address0 = neust_26_V_addr_reg_1609;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_26_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_26_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_26_V_ce0 = 1'b1;
    end else begin
        neust_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd3) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_26_V_we0 = 1'b1;
    end else begin
        neust_26_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_27_V_address0 = neust_27_V_addr_reg_1629;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_27_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_27_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_27_V_ce0 = 1'b1;
    end else begin
        neust_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd3) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_27_V_we0 = 1'b1;
    end else begin
        neust_27_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_28_V_address0 = neust_28_V_addr_reg_1649;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_28_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_28_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_28_V_ce0 = 1'b1;
    end else begin
        neust_28_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd3) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_28_V_we0 = 1'b1;
    end else begin
        neust_28_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_29_V_address0 = neust_29_V_addr_reg_1669;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_29_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_29_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_29_V_ce0 = 1'b1;
    end else begin
        neust_29_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd3) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_29_V_we0 = 1'b1;
    end else begin
        neust_29_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_2_V_address0 = neust_2_V_addr_reg_1594;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_2_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_2_V_ce0 = 1'b1;
    end else begin
        neust_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd0) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_2_V_we0 = 1'b1;
    end else begin
        neust_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_30_V_address0 = neust_30_V_addr_reg_1689;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_30_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_30_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_30_V_ce0 = 1'b1;
    end else begin
        neust_30_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd3) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_30_V_we0 = 1'b1;
    end else begin
        neust_30_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_31_V_address0 = neust_31_V_addr_reg_1709;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_31_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_31_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_31_V_ce0 = 1'b1;
    end else begin
        neust_31_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd3) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_31_V_we0 = 1'b1;
    end else begin
        neust_31_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_3_V_address0 = neust_3_V_addr_reg_1614;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_3_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_3_V_ce0 = 1'b1;
    end else begin
        neust_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd0) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_3_V_we0 = 1'b1;
    end else begin
        neust_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_4_V_address0 = neust_4_V_addr_reg_1634;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_4_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_4_V_ce0 = 1'b1;
    end else begin
        neust_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd0) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_4_V_we0 = 1'b1;
    end else begin
        neust_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_5_V_address0 = neust_5_V_addr_reg_1654;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_5_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_5_V_ce0 = 1'b1;
    end else begin
        neust_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd0) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_5_V_we0 = 1'b1;
    end else begin
        neust_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_6_V_address0 = neust_6_V_addr_reg_1674;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_6_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_6_V_ce0 = 1'b1;
    end else begin
        neust_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd0) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_6_V_we0 = 1'b1;
    end else begin
        neust_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_7_V_address0 = neust_7_V_addr_reg_1694;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_7_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_7_V_ce0 = 1'b1;
    end else begin
        neust_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd0) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_7_V_we0 = 1'b1;
    end else begin
        neust_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_8_V_address0 = neust_8_V_addr_reg_1559;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_8_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_8_V_ce0 = 1'b1;
    end else begin
        neust_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd1) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_8_V_we0 = 1'b1;
    end else begin
        neust_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        neust_9_V_address0 = neust_9_V_addr_reg_1579;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        neust_9_V_address0 = zext_ln169_fu_702_p1;
    end else begin
        neust_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3)))) begin
        neust_9_V_ce0 = 1'b1;
    end else begin
        neust_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (trunc_ln169_fu_762_p1 == 2'd1) & (icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        neust_9_V_we0 = 1'b1;
    end else begin
        neust_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (ap_predicate_op308_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln147_fu_676_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~(((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_V_3_fu_1185_p3 = ((icmp_ln165_reg_1542[0:0] === 1'b1) ? accu_0_V_fu_822_p2 : accu_0_V_2_fu_62);

assign accu_0_V_fu_822_p2 = ($signed(select_ln169_2_fu_800_p3) - $signed(sext_ln1333_fu_818_p1));

assign accu_1_V_3_fu_1178_p3 = ((icmp_ln165_reg_1542[0:0] === 1'b1) ? accu_1_V_fu_866_p2 : accu_1_V_2_fu_66);

assign accu_1_V_fu_866_p2 = ($signed(select_ln169_5_fu_844_p3) - $signed(sext_ln1333_1_fu_862_p1));

assign accu_2_V_3_fu_1171_p3 = ((icmp_ln165_reg_1542[0:0] === 1'b1) ? accu_2_V_fu_910_p2 : accu_2_V_2_fu_70);

assign accu_2_V_fu_910_p2 = ($signed(select_ln169_8_fu_888_p3) - $signed(sext_ln1333_2_fu_906_p1));

assign accu_3_V_3_fu_1164_p3 = ((icmp_ln165_reg_1542[0:0] === 1'b1) ? accu_3_V_fu_954_p2 : accu_3_V_2_fu_74);

assign accu_3_V_fu_954_p2 = ($signed(select_ln169_11_fu_932_p3) - $signed(sext_ln1333_3_fu_950_p1));

assign accu_4_V_3_fu_1157_p3 = ((icmp_ln165_reg_1542[0:0] === 1'b1) ? accu_4_V_fu_998_p2 : accu_4_V_2_fu_78);

assign accu_4_V_fu_998_p2 = ($signed(select_ln169_14_fu_976_p3) - $signed(sext_ln1333_4_fu_994_p1));

assign accu_5_V_3_fu_1150_p3 = ((icmp_ln165_reg_1542[0:0] === 1'b1) ? accu_5_V_fu_1042_p2 : accu_5_V_2_fu_82);

assign accu_5_V_fu_1042_p2 = ($signed(select_ln169_17_fu_1020_p3) - $signed(sext_ln1333_5_fu_1038_p1));

assign accu_6_V_3_fu_1143_p3 = ((icmp_ln165_reg_1542[0:0] === 1'b1) ? accu_6_V_fu_1086_p2 : accu_6_V_2_fu_86);

assign accu_6_V_fu_1086_p2 = ($signed(select_ln169_20_fu_1064_p3) - $signed(sext_ln1333_6_fu_1082_p1));

assign accu_7_V_3_fu_1136_p3 = ((icmp_ln165_reg_1542[0:0] === 1'b1) ? accu_7_V_fu_1130_p2 : accu_7_V_2_fu_90);

assign accu_7_V_fu_1130_p2 = ($signed(select_ln169_23_fu_1108_p3) - $signed(sext_ln1333_7_fu_1126_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op308_write_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op133_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_predicate_op133_read_state3 = ((icmp_ln150_reg_1533 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0));
end

always @ (*) begin
    ap_predicate_op308_write_state3 = ((icmp_ln165_reg_1542 == 1'd1) & (icmp_ln147_reg_1524 == 1'd0));
end

assign cntr_fu_1409_p2 = (8'd1 + trunc_ln208_fu_1405_p1);

assign i_fu_681_p2 = (i_0_i_reg_638 + 32'd1);

assign icmp_ln147_fu_676_p2 = ((i_0_i_reg_638 == shl_ln147_reg_1519) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_687_p2 = ((nf_0_i_fu_98 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_696_p2 = ((sf_1_fu_94 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_780_p2 = ((trunc_ln169_fu_762_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_794_p2 = ((trunc_ln169_fu_762_p1 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_766_p2 = ((trunc_ln169_fu_762_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_1425_p2 = ((nf_fu_1419_p2 == 32'd4) ? 1'b1 : 1'b0);

assign nf_fu_1419_p2 = (32'd1 + nf_0_i_fu_98);

assign out_V_V_din = 8'd0;

assign select_ln169_10_fu_924_p3 = ((icmp_ln169_1_fu_780_p2[0:0] === 1'b1) ? neust_11_V_q0 : select_ln169_9_fu_916_p3);

assign select_ln169_11_fu_932_p3 = ((icmp_ln169_2_fu_794_p2[0:0] === 1'b1) ? neust_19_V_q0 : select_ln169_10_fu_924_p3);

assign select_ln169_12_fu_960_p3 = ((icmp_ln169_fu_766_p2[0:0] === 1'b1) ? neust_4_V_q0 : neust_28_V_q0);

assign select_ln169_13_fu_968_p3 = ((icmp_ln169_1_fu_780_p2[0:0] === 1'b1) ? neust_12_V_q0 : select_ln169_12_fu_960_p3);

assign select_ln169_14_fu_976_p3 = ((icmp_ln169_2_fu_794_p2[0:0] === 1'b1) ? neust_20_V_q0 : select_ln169_13_fu_968_p3);

assign select_ln169_15_fu_1004_p3 = ((icmp_ln169_fu_766_p2[0:0] === 1'b1) ? neust_5_V_q0 : neust_29_V_q0);

assign select_ln169_16_fu_1012_p3 = ((icmp_ln169_1_fu_780_p2[0:0] === 1'b1) ? neust_13_V_q0 : select_ln169_15_fu_1004_p3);

assign select_ln169_17_fu_1020_p3 = ((icmp_ln169_2_fu_794_p2[0:0] === 1'b1) ? neust_21_V_q0 : select_ln169_16_fu_1012_p3);

assign select_ln169_18_fu_1048_p3 = ((icmp_ln169_fu_766_p2[0:0] === 1'b1) ? neust_6_V_q0 : neust_30_V_q0);

assign select_ln169_19_fu_1056_p3 = ((icmp_ln169_1_fu_780_p2[0:0] === 1'b1) ? neust_14_V_q0 : select_ln169_18_fu_1048_p3);

assign select_ln169_1_fu_786_p3 = ((icmp_ln169_1_fu_780_p2[0:0] === 1'b1) ? neust_8_V_q0 : select_ln169_fu_772_p3);

assign select_ln169_20_fu_1064_p3 = ((icmp_ln169_2_fu_794_p2[0:0] === 1'b1) ? neust_22_V_q0 : select_ln169_19_fu_1056_p3);

assign select_ln169_21_fu_1092_p3 = ((icmp_ln169_fu_766_p2[0:0] === 1'b1) ? neust_7_V_q0 : neust_31_V_q0);

assign select_ln169_22_fu_1100_p3 = ((icmp_ln169_1_fu_780_p2[0:0] === 1'b1) ? neust_15_V_q0 : select_ln169_21_fu_1092_p3);

assign select_ln169_23_fu_1108_p3 = ((icmp_ln169_2_fu_794_p2[0:0] === 1'b1) ? neust_23_V_q0 : select_ln169_22_fu_1100_p3);

assign select_ln169_2_fu_800_p3 = ((icmp_ln169_2_fu_794_p2[0:0] === 1'b1) ? neust_16_V_q0 : select_ln169_1_fu_786_p3);

assign select_ln169_3_fu_828_p3 = ((icmp_ln169_fu_766_p2[0:0] === 1'b1) ? neust_1_V_q0 : neust_25_V_q0);

assign select_ln169_4_fu_836_p3 = ((icmp_ln169_1_fu_780_p2[0:0] === 1'b1) ? neust_9_V_q0 : select_ln169_3_fu_828_p3);

assign select_ln169_5_fu_844_p3 = ((icmp_ln169_2_fu_794_p2[0:0] === 1'b1) ? neust_17_V_q0 : select_ln169_4_fu_836_p3);

assign select_ln169_6_fu_872_p3 = ((icmp_ln169_fu_766_p2[0:0] === 1'b1) ? neust_2_V_q0 : neust_26_V_q0);

assign select_ln169_7_fu_880_p3 = ((icmp_ln169_1_fu_780_p2[0:0] === 1'b1) ? neust_10_V_q0 : select_ln169_6_fu_872_p3);

assign select_ln169_8_fu_888_p3 = ((icmp_ln169_2_fu_794_p2[0:0] === 1'b1) ? neust_18_V_q0 : select_ln169_7_fu_880_p3);

assign select_ln169_9_fu_916_p3 = ((icmp_ln169_fu_766_p2[0:0] === 1'b1) ? neust_3_V_q0 : neust_27_V_q0);

assign select_ln169_fu_772_p3 = ((icmp_ln169_fu_766_p2[0:0] === 1'b1) ? neust_0_V_q0 : neust_24_V_q0);

assign select_ln204_1_fu_1270_p3 = ((tmp_1_fu_1262_p3[0:0] === 1'b1) ? accu_1_V_3_fu_1178_p3 : 16'd0);

assign select_ln204_2_fu_1290_p3 = ((tmp_2_fu_1282_p3[0:0] === 1'b1) ? accu_2_V_3_fu_1171_p3 : 16'd0);

assign select_ln204_3_fu_1310_p3 = ((tmp_3_fu_1302_p3[0:0] === 1'b1) ? accu_3_V_3_fu_1164_p3 : 16'd0);

assign select_ln204_4_fu_1330_p3 = ((tmp_4_fu_1322_p3[0:0] === 1'b1) ? accu_4_V_3_fu_1157_p3 : 16'd0);

assign select_ln204_5_fu_1350_p3 = ((tmp_5_fu_1342_p3[0:0] === 1'b1) ? accu_5_V_3_fu_1150_p3 : 16'd0);

assign select_ln204_6_fu_1370_p3 = ((tmp_6_fu_1362_p3[0:0] === 1'b1) ? accu_6_V_3_fu_1143_p3 : 16'd0);

assign select_ln204_7_fu_1390_p3 = ((tmp_7_fu_1382_p3[0:0] === 1'b1) ? accu_7_V_3_fu_1136_p3 : 16'd0);

assign select_ln204_fu_1250_p3 = ((tmp_fu_1242_p3[0:0] === 1'b1) ? accu_0_V_3_fu_1185_p3 : 16'd0);

assign select_ln212_fu_1431_p3 = ((icmp_ln212_fu_1425_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_1419_p2);

assign sext_ln1333_1_fu_862_p1 = $signed(trunc_ln1333_3_fu_852_p4);

assign sext_ln1333_2_fu_906_p1 = $signed(trunc_ln1333_5_fu_896_p4);

assign sext_ln1333_3_fu_950_p1 = $signed(trunc_ln1333_7_fu_940_p4);

assign sext_ln1333_4_fu_994_p1 = $signed(trunc_ln1333_9_fu_984_p4);

assign sext_ln1333_5_fu_1038_p1 = $signed(trunc_ln1333_s_fu_1028_p4);

assign sext_ln1333_6_fu_1082_p1 = $signed(trunc_ln1333_2_fu_1072_p4);

assign sext_ln1333_7_fu_1126_p1 = $signed(trunc_ln1333_4_fu_1116_p4);

assign sext_ln1333_fu_818_p1 = $signed(trunc_ln1333_1_fu_808_p4);

assign sf_fu_1192_p2 = (32'd1 + sf_1_load_reg_1537);

assign shl_ln147_fu_660_p2 = reps << 32'd2;

assign tmp_1_fu_1262_p3 = accu_1_V_3_fu_1178_p3[32'd15];

assign tmp_2_fu_1282_p3 = accu_2_V_3_fu_1171_p3[32'd15];

assign tmp_3_fu_1302_p3 = accu_3_V_3_fu_1164_p3[32'd15];

assign tmp_4_fu_1322_p3 = accu_4_V_3_fu_1157_p3[32'd15];

assign tmp_5_fu_1342_p3 = accu_5_V_3_fu_1150_p3[32'd15];

assign tmp_6_fu_1362_p3 = accu_6_V_3_fu_1143_p3[32'd15];

assign tmp_7_fu_1382_p3 = accu_7_V_3_fu_1136_p3[32'd15];

assign tmp_fu_1242_p3 = accu_0_V_3_fu_1185_p3[32'd15];

assign trunc_ln1333_1_fu_808_p4 = {{select_ln169_2_fu_800_p3[14:3]}};

assign trunc_ln1333_2_fu_1072_p4 = {{select_ln169_20_fu_1064_p3[14:3]}};

assign trunc_ln1333_3_fu_852_p4 = {{select_ln169_5_fu_844_p3[14:3]}};

assign trunc_ln1333_4_fu_1116_p4 = {{select_ln169_23_fu_1108_p3[14:3]}};

assign trunc_ln1333_5_fu_896_p4 = {{select_ln169_8_fu_888_p3[14:3]}};

assign trunc_ln1333_7_fu_940_p4 = {{select_ln169_11_fu_932_p3[14:3]}};

assign trunc_ln1333_9_fu_984_p4 = {{select_ln169_14_fu_976_p3[14:3]}};

assign trunc_ln1333_s_fu_1028_p4 = {{select_ln169_17_fu_1020_p3[14:3]}};

assign trunc_ln169_fu_762_p1 = nf_0_i_fu_98[1:0];

assign trunc_ln208_fu_1405_p1 = cntr_0_i_fu_102[7:0];

assign zext_ln169_fu_702_p1 = cntr_0_i_fu_102;

assign zext_ln209_fu_1415_p1 = cntr_fu_1409_p2;

always @ (posedge ap_clk) begin
    shl_ln147_reg_1519[1:0] <= 2'b00;
    cntr_0_i_fu_102[31:8] <= 24'b000000000000000000000000;
end

endmodule //Matrix_Vector_Activa
