/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:1.1-89.10" *)
module Sd1(sequence_in, clock, reset, detector_out, a, b, c, d, e, f, g);
  wire _00_;
  wire _01_;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:151.12-151.13" *)
  wire _02_;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:151.12-151.13" *)
  wire _03_;
  wire _04_;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:6.8-6.9" *)
  output a;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:7.11-7.22" *)
  wire \amy_jackson(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:7.11-7.22" *)
  wire \amy_jackson(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:7.11-7.22" *)
  wire \amy_jackson(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:6.10-6.11" *)
  output b;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:6.12-6.13" *)
  output c;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:3.7-3.12" *)
  input clock;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:14.11-14.24" *)
  wire \current_state(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:14.11-14.24" *)
  wire \current_state(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:14.11-14.24" *)
  wire \current_state(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:6.14-6.15" *)
  output d;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:8.12-8.24" *)
  output detector_out;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \detector_out_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \detector_out_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \detector_out_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \detector_out_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \detector_out_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \detector_out_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \detector_out_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \detector_out_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \detector_out_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \detector_out_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:6.16-6.17" *)
  output e;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \e_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \e_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \e_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \e_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \e_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \e_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \e_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \e_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \e_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \e_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:6.18-6.19" *)
  output f;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \f_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \f_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \f_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \f_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \f_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \f_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \f_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \f_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \f_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \f_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:6.20-6.21" *)
  output g;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \g_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \g_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \g_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \g_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \g_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \g_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \g_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \g_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \g_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \g_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:14.26-14.36" *)
  wire \next_state(0) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:14.26-14.36" *)
  wire \next_state(1) ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:14.26-14.36" *)
  wire \next_state(2) ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \next_state_LUT4_O.BA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \next_state_LUT4_O.BA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \next_state_LUT4_O.BAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \next_state_LUT4_O.BB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \next_state_LUT4_O.BB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \next_state_LUT4_O.BSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \next_state_LUT4_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \next_state_LUT4_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \next_state_LUT4_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \next_state_LUT4_O.I3 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \next_state_LUT4_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \next_state_LUT4_O.TA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \next_state_LUT4_O.TA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \next_state_LUT4_O.TAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \next_state_LUT4_O.TB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \next_state_LUT4_O.TB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \next_state_LUT4_O.TBS ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \next_state_LUT4_O.TSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \next_state_mux4x0_Q.A ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \next_state_mux4x0_Q.B ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \next_state_mux4x0_Q.C ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \next_state_mux4x0_Q.D ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \next_state_mux4x0_Q.Q ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \next_state_mux4x0_Q.S0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \next_state_mux4x0_Q.S1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \next_state_mux4x0_Q_1.A ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \next_state_mux4x0_Q_1.B ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \next_state_mux4x0_Q_1.C ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \next_state_mux4x0_Q_1.D ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \next_state_mux4x0_Q_1.Q ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \next_state_mux4x0_Q_1.S0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \next_state_mux4x0_Q_1.S1 ;
  wire next_state_mux4x0_Q_1_B;
  wire \next_state_mux4x0_Q_D(0) ;
  wire \next_state_mux4x0_Q_D(1) ;
  wire next_state_mux4x0_Q_S0;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \next_state_mux4x0_Q_S0_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \next_state_mux4x0_Q_S0_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \next_state_mux4x0_Q_S0_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \next_state_mux4x0_Q_S0_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \next_state_mux4x0_Q_S0_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \next_state_mux4x0_Q_S0_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \next_state_mux4x0_Q_S0_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \next_state_mux4x0_Q_S0_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \next_state_mux4x0_Q_S0_LUT2_O.XSL ;
  wire next_state_mux4x0_Q_S1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \next_state_mux4x0_Q_S1_LUT3_O.XSL ;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:4.7-4.12" *)
  input reset;
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:5.7-5.18" *)
  input sequence_in;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \sequence_in_LUT1_I0.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \sequence_in_LUT1_I0.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \sequence_in_LUT3_I0.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \sequence_in_LUT3_I0.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \sequence_in_LUT3_I0.I2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \sequence_in_LUT3_I0.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \sequence_in_LUT3_I0.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \sequence_in_LUT3_I0.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \sequence_in_LUT3_I0.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \sequence_in_LUT3_I0.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \sequence_in_LUT3_I0.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \sequence_in_LUT3_I0.XSL ;
  wire sequence_in_LUT3_I0_I1;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \sequence_in_LUT3_I0_I1_LUT2_O.I0 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \sequence_in_LUT3_I0_I1_LUT2_O.I1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \sequence_in_LUT3_I0_I1_LUT2_O.O ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \sequence_in_LUT3_I0_I1_LUT2_O.XA1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \sequence_in_LUT3_I0_I1_LUT2_O.XA2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \sequence_in_LUT3_I0_I1_LUT2_O.XAB ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \sequence_in_LUT3_I0_I1_LUT2_O.XB1 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \sequence_in_LUT3_I0_I1_LUT2_O.XB2 ;
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \sequence_in_LUT3_I0_I1_LUT2_O.XSL ;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:153.18-156.8" *)
  CLOCK_CELL _05_ (
    .I_PAD(clock),
    .O_CLK(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:158.15-162.8" *)
  GMUX_IP _06_ (
    .IP(_02_),
    .IS0(1'h0),
    .IZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:153.18-156.8" *)
  CLOCK_CELL _07_ (
    .I_PAD(reset),
    .O_CLK(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:158.15-162.8" *)
  GMUX_IP _08_ (
    .IP(_03_),
    .IS0(1'h0),
    .IZ(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _09_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (a)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _10_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _11_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _12_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _13_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (detector_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _14_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\amy_jackson(2) ),
    .O_EN(1'h1),
    .\O_PAD_$out (e)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _15_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\amy_jackson(1) ),
    .O_EN(1'h1),
    .\O_PAD_$out (f)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _16_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\amy_jackson(0) ),
    .O_EN(1'h1),
    .\O_PAD_$out (g)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _17_ (
    .I_DAT(\next_state_LUT4_O.TA2 ),
    .I_EN(1'h1),
    .\I_PAD_$inp (sequence_in),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:17.1-23.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) current_state_dffc_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\e_LUT3_O.XAB ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\current_state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:17.1-23.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) current_state_dffc_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\e_LUT3_O.XSL ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\current_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/vaman/trunk/fpga/sd1/sd1.v:17.1-23.4|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) current_state_dffc_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\e_LUT3_O.XA1 ),
    .QEN(1'h1),
    .QRT(_01_),
    .QST(1'h0),
    .QZ(\current_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \detector_out_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\current_state(1) ),
    .XAB(\current_state(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\current_state(2) ),
    .XZ(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \e_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\e_LUT3_O.XA1 ),
    .XA2(\e_LUT3_O.XA1 ),
    .XAB(\e_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\e_LUT3_O.XA1 ),
    .XSL(\e_LUT3_O.XSL ),
    .XZ(\amy_jackson(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \f_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\e_LUT3_O.XAB ),
    .XAB(\e_LUT3_O.XSL ),
    .XB1(\e_LUT3_O.XAB ),
    .XB2(\e_LUT3_O.XAB ),
    .XSL(\e_LUT3_O.XA1 ),
    .XZ(\amy_jackson(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \g_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\e_LUT3_O.XSL ),
    .XA2(\e_LUT3_O.XSL ),
    .XAB(\e_LUT3_O.XA1 ),
    .XB1(\e_LUT3_O.XSL ),
    .XB2(1'h0),
    .XSL(\e_LUT3_O.XAB ),
    .XZ(\amy_jackson(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \next_state_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\current_state(2) ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\current_state(1) ),
    .CZ(\e_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(\next_state_LUT4_O.TA2 ),
    .TAB(\current_state(2) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\current_state(0) ),
    .TSL(\current_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \next_state_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\next_state_LUT4_O.TA2 ),
    .XA2(1'h0),
    .XAB(next_state_mux4x0_Q_S1),
    .XB1(1'h1),
    .XB2(\next_state_mux4x0_Q_D(1) ),
    .XSL(next_state_mux4x0_Q_S0),
    .XZ(\e_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \next_state_mux4x0_Q_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(next_state_mux4x0_Q_1_B),
    .XAB(next_state_mux4x0_Q_S1),
    .XB1(\next_state_mux4x0_Q_D(1) ),
    .XB2(1'h1),
    .XSL(next_state_mux4x0_Q_S0),
    .XZ(\e_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \next_state_mux4x0_Q_S0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\current_state(2) ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\current_state(1) ),
    .XZ(next_state_mux4x0_Q_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \next_state_mux4x0_Q_S1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\current_state(0) ),
    .XA2(\current_state(0) ),
    .XAB(\current_state(2) ),
    .XB1(1'h0),
    .XB2(\current_state(0) ),
    .XSL(\current_state(1) ),
    .XZ(next_state_mux4x0_Q_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \sequence_in_LUT1_I0.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\next_state_LUT4_O.TA2 ),
    .FZ(\next_state_mux4x0_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \sequence_in_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\next_state_LUT4_O.TA2 ),
    .XAB(\current_state(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\sequence_in_LUT3_I0.XSL ),
    .XZ(next_state_mux4x0_Q_1_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \sequence_in_LUT3_I0_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\current_state(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\current_state(2) ),
    .XZ(\sequence_in_LUT3_I0.XSL )
  );
  assign \g_LUT3_O.XSL  = \e_LUT3_O.XAB ;
  assign \g_LUT3_O.XAB  = \e_LUT3_O.XA1 ;
  assign \g_LUT3_O.XA1  = \e_LUT3_O.XSL ;
  assign \g_LUT3_O.XA2  = \e_LUT3_O.XSL ;
  assign \g_LUT3_O.XB1  = \e_LUT3_O.XSL ;
  assign \g_LUT3_O.XB2  = 1'h0;
  assign \detector_out_LUT3_O.I2  = 1'h0;
  assign \detector_out_LUT3_O.I1  = 1'h0;
  assign \e_LUT3_O.O  = 1'h0;
  assign \e_LUT3_O.I0  = 1'h0;
  assign \e_LUT3_O.I1  = 1'h0;
  assign \e_LUT3_O.I2  = 1'h0;
  assign \e_LUT3_O.XA2  = \e_LUT3_O.XA1 ;
  assign \e_LUT3_O.XB1  = 1'h0;
  assign \e_LUT3_O.XB2  = \e_LUT3_O.XA1 ;
  assign \next_state_mux4x0_Q_S0_LUT2_O.O  = 1'h0;
  assign \next_state_mux4x0_Q_S0_LUT2_O.I0  = 1'h0;
  assign \next_state_mux4x0_Q_S0_LUT2_O.I1  = 1'h0;
  assign \next_state_mux4x0_Q_S0_LUT2_O.XSL  = \current_state(1) ;
  assign \next_state_mux4x0_Q_S0_LUT2_O.XAB  = \current_state(2) ;
  assign \next_state_mux4x0_Q_S0_LUT2_O.XA1  = 1'h1;
  assign \next_state_mux4x0_Q_S0_LUT2_O.XA2  = 1'h0;
  assign \next_state_mux4x0_Q_S0_LUT2_O.XB1  = 1'h1;
  assign \next_state_mux4x0_Q_S0_LUT2_O.XB2  = 1'h1;
  assign \detector_out_LUT3_O.I0  = 1'h0;
  assign \detector_out_LUT3_O.O  = 1'h0;
  assign \detector_out_LUT3_O.XB1  = 1'h0;
  assign \detector_out_LUT3_O.XB2  = 1'h0;
  assign \next_state_LUT4_O.O  = 1'h0;
  assign \next_state_LUT4_O.I0  = 1'h0;
  assign \next_state_LUT4_O.I1  = 1'h0;
  assign \next_state_LUT4_O.I2  = 1'h0;
  assign \next_state_LUT4_O.I3  = 1'h0;
  assign \next_state_LUT4_O.TSL  = \current_state(1) ;
  assign \next_state_LUT4_O.BSL  = \current_state(1) ;
  assign \next_state_LUT4_O.TAB  = \current_state(2) ;
  assign \next_state_LUT4_O.BAB  = \current_state(2) ;
  assign \next_state_LUT4_O.TBS  = \current_state(0) ;
  assign \next_state_LUT4_O.TA1  = 1'h0;
  assign \next_state_LUT4_O.TB1  = 1'h0;
  assign \next_state_LUT4_O.TB2  = 1'h0;
  assign \next_state_LUT4_O.BA1  = 1'h0;
  assign \next_state_LUT4_O.BA2  = 1'h0;
  assign \next_state_LUT4_O.BB1  = 1'h0;
  assign \next_state_LUT4_O.BB2  = 1'h0;
  assign \detector_out_LUT3_O.XA2  = \current_state(1) ;
  assign \detector_out_LUT3_O.XA1  = 1'h0;
  assign \detector_out_LUT3_O.XAB  = \current_state(0) ;
  assign \detector_out_LUT3_O.XSL  = \current_state(2) ;
  assign \next_state_mux4x0_Q.Q  = 1'h0;
  assign \next_state_mux4x0_Q.S0  = 1'h0;
  assign \next_state_mux4x0_Q.S1  = 1'h0;
  assign \next_state_mux4x0_Q.A  = 1'h0;
  assign \next_state_mux4x0_Q.B  = 1'h0;
  assign \next_state_mux4x0_Q.C  = 1'h0;
  assign \next_state_mux4x0_Q.D  = 1'h0;
  assign \next_state_mux4x0_Q_S1_LUT3_O.O  = 1'h0;
  assign \next_state_mux4x0_Q_S1_LUT3_O.I0  = 1'h0;
  assign \next_state_mux4x0_Q_S1_LUT3_O.I1  = 1'h0;
  assign \next_state_mux4x0_Q_S1_LUT3_O.I2  = 1'h0;
  assign \next_state_mux4x0_Q_S1_LUT3_O.XSL  = \current_state(1) ;
  assign \next_state_mux4x0_Q_S1_LUT3_O.XAB  = \current_state(2) ;
  assign \next_state_mux4x0_Q_S1_LUT3_O.XA1  = \current_state(0) ;
  assign \next_state_mux4x0_Q_S1_LUT3_O.XA2  = \current_state(0) ;
  assign \next_state_mux4x0_Q_S1_LUT3_O.XB1  = 1'h0;
  assign \next_state_mux4x0_Q_S1_LUT3_O.XB2  = \current_state(0) ;
  assign \f_LUT3_O.XB2  = \e_LUT3_O.XAB ;
  assign \f_LUT3_O.XB1  = \e_LUT3_O.XAB ;
  assign \f_LUT3_O.XA2  = \e_LUT3_O.XAB ;
  assign \f_LUT3_O.XA1  = 1'h0;
  assign \f_LUT3_O.XAB  = \e_LUT3_O.XSL ;
  assign \f_LUT3_O.XSL  = \e_LUT3_O.XA1 ;
  assign \f_LUT3_O.I2  = 1'h0;
  assign \f_LUT3_O.I1  = 1'h0;
  assign \next_state_mux4x0_Q_1.Q  = 1'h0;
  assign \next_state_mux4x0_Q_1.S0  = 1'h0;
  assign \next_state_mux4x0_Q_1.S1  = 1'h0;
  assign \next_state_mux4x0_Q_1.A  = 1'h0;
  assign \next_state_mux4x0_Q_1.B  = 1'h0;
  assign \next_state_mux4x0_Q_1.C  = 1'h0;
  assign \next_state_mux4x0_Q_1.D  = 1'h0;
  assign \sequence_in_LUT1_I0.O  = 1'h0;
  assign \sequence_in_LUT1_I0.I0  = 1'h0;
  assign \sequence_in_LUT3_I0.O  = 1'h0;
  assign \sequence_in_LUT3_I0.I0  = 1'h0;
  assign \sequence_in_LUT3_I0.I1  = 1'h0;
  assign \sequence_in_LUT3_I0.I2  = 1'h0;
  assign \sequence_in_LUT3_I0.XAB  = \current_state(1) ;
  assign \sequence_in_LUT3_I0.XA1  = 1'h0;
  assign \sequence_in_LUT3_I0.XA2  = \next_state_LUT4_O.TA2 ;
  assign \sequence_in_LUT3_I0.XB1  = 1'h0;
  assign \sequence_in_LUT3_I0.XB2  = 1'h0;
  assign \sequence_in_LUT3_I0_I1_LUT2_O.O  = 1'h0;
  assign \sequence_in_LUT3_I0_I1_LUT2_O.I0  = 1'h0;
  assign \sequence_in_LUT3_I0_I1_LUT2_O.I1  = 1'h0;
  assign \sequence_in_LUT3_I0_I1_LUT2_O.XSL  = \current_state(2) ;
  assign \sequence_in_LUT3_I0_I1_LUT2_O.XAB  = \current_state(0) ;
  assign \sequence_in_LUT3_I0_I1_LUT2_O.XA1  = 1'h1;
  assign \sequence_in_LUT3_I0_I1_LUT2_O.XA2  = 1'h0;
  assign \sequence_in_LUT3_I0_I1_LUT2_O.XB1  = 1'h0;
  assign \sequence_in_LUT3_I0_I1_LUT2_O.XB2  = 1'h0;
  assign \f_LUT3_O.I0  = 1'h0;
  assign \f_LUT3_O.O  = 1'h0;
  assign \g_LUT3_O.O  = 1'h0;
  assign \g_LUT3_O.I0  = 1'h0;
  assign \g_LUT3_O.I1  = 1'h0;
  assign \g_LUT3_O.I2  = 1'h0;
  assign \next_state(0)  = \e_LUT3_O.XA1 ;
  assign \next_state(1)  = \e_LUT3_O.XSL ;
  assign \next_state(2)  = \e_LUT3_O.XAB ;
  assign \next_state_mux4x0_Q_D(0)  = 1'h1;
  assign sequence_in_LUT3_I0_I1 = \sequence_in_LUT3_I0.XSL ;
endmodule
