strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd0296a4a10>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd0296a4b90>",
		fillcolor=firebrick,
		label="19:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd0296a4b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "19:NS"	[cond="['in']",
		label="!(in)",
		lineno=16];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd0296a4d50>",
		fillcolor=firebrick,
		label="17:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd0296a4d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['in']",
		label=in,
		lineno=16];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd0296a4ed0>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd029692090>",
		fillcolor=firebrick,
		label="23:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd029692090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:IF" -> "23:NS"	[cond="['in']",
		label=in,
		lineno=22];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd0296a4f10>",
		fillcolor=firebrick,
		label="25:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd0296a4f10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:IF" -> "25:NS"	[cond="['in']",
		label="!(in)",
		lineno=22];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd029692210>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"Leaf_12:AL"	[def_var="['next_state']",
		label="Leaf_12:AL"];
	"23:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd029692290>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd0296922d0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd029692310>",
		fillcolor=linen,
		label="14:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"13:BL" -> "14:CS"	[cond="[]",
		lineno=None];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd0296924d0>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CA" -> "21:BL"	[cond="[]",
		lineno=None];
	"19:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"25:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd029692410>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:CA" -> "15:BL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd0296925d0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"14:CS" -> "21:CA"	[cond="['present_state']",
		label=present_state,
		lineno=14];
	"14:CS" -> "15:CA"	[cond="['present_state']",
		label=present_state,
		lineno=14];
}
