module dual_port_RAM(data_a,data_b,clk,addr_a,addr_b,write_a,write_b,q_a,q_b);
input [7:0] data_a, data_b;
input clk;
input [5:0] addr_a,addr_b;
input write_a, write_b;
output reg [7:0] q_a,q_b;

reg [7:0] ram [63:0];

always @(posedge clk) begin
     if(write_a) 
        ram[addr_a] <= data_a;
     else 
        q_a <= ram[addr_a];
    
    end
always @(posedge clk) begin
     if(write_b) 
        ram[addr_b] <= data_b;
     else 
        q_b <= ram[addr_b];
      
    end
endmodule
