{"vcs1":{"timestamp_begin":1730905609.545714732, "rt":2.33, "ut":0.32, "st":0.26}}
{"vcselab":{"timestamp_begin":1730905611.967740111, "rt":1.17, "ut":0.26, "st":0.19}}
{"link":{"timestamp_begin":1730905613.235067930, "rt":0.40, "ut":0.15, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730905608.691372355}
{"VCS_COMP_START_TIME": 1730905608.691372355}
{"VCS_COMP_END_TIME": 1730905615.562217712}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329720}}
{"stitch_vcselab": {"peak_mem": 215160}}
