===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 12.4468 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.6869 ( 23.2%)    3.6869 ( 29.6%)  FIR Parser
    7.1151 ( 44.8%)    4.7881 ( 38.5%)  'firrtl.circuit' Pipeline
    1.5306 (  9.6%)    0.7667 (  6.2%)    'firrtl.module' Pipeline
    1.5283 (  9.6%)    0.7656 (  6.2%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0872 (  0.5%)    0.0872 (  0.7%)    InferWidths
    0.5581 (  3.5%)    0.5581 (  4.5%)    LowerFIRRTLTypes
    3.1102 ( 19.6%)    1.5604 ( 12.5%)    'firrtl.module' Pipeline
    1.6397 ( 10.3%)    0.8473 (  6.8%)      ExpandWhens
    1.4659 (  9.2%)    0.7554 (  6.1%)      SimpleCanonicalizer
    1.8116 ( 11.4%)    1.8116 ( 14.6%)    IMConstProp
    0.0319 (  0.2%)    0.0319 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.9634 (  6.1%)    0.9634 (  7.7%)  LowerFIRRTLToHW
    0.2312 (  1.5%)    0.2312 (  1.9%)  HWMemSimImpl
    1.8835 ( 11.9%)    0.9418 (  7.6%)  'hw.module' Pipeline
    0.0729 (  0.5%)    0.0370 (  0.3%)    HWCleanup
    0.7063 (  4.4%)    0.3641 (  2.9%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.0970 (  6.9%)    0.5586 (  4.5%)    SimpleCanonicalizer
    0.3767 (  2.4%)    0.3767 (  3.0%)  HWLegalizeNames
    0.3228 (  2.0%)    0.1623 (  1.3%)  'hw.module' Pipeline
    0.3191 (  2.0%)    0.1604 (  1.3%)    PrettifyVerilog
    1.2870 (  8.1%)    1.2870 ( 10.3%)  Output
    0.0049 (  0.0%)    0.0049 (  0.0%)  Rest
   15.8761 (100.0%)   12.4468 (100.0%)  Total

{
  totalTime: 12.482,
  maxMemory: 782082048
}
