/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~celloutsig_1_7z[0];
  assign celloutsig_1_18z = ~celloutsig_1_13z[0];
  assign celloutsig_1_11z = ~celloutsig_1_7z[3];
  assign celloutsig_0_9z = ~celloutsig_0_2z[7];
  assign celloutsig_0_11z = ~celloutsig_0_4z[0];
  assign celloutsig_0_12z = ~celloutsig_0_2z[6];
  assign celloutsig_0_14z = ~celloutsig_0_7z[8];
  assign celloutsig_0_1z = ~celloutsig_0_0z[2];
  reg [5:0] _08_;
  always_ff @(negedge celloutsig_1_13z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 6'h00;
    else _08_ <= { celloutsig_0_0z[7:4], celloutsig_0_12z, celloutsig_0_15z };
  assign out_data[5:0] = _08_;
  assign celloutsig_0_15z = ! { celloutsig_0_0z[3], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_25z = ! { celloutsig_0_7z[2:1], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_1z = ! in_data[111:109];
  assign celloutsig_1_2z = ! celloutsig_1_0z;
  assign celloutsig_0_3z = ! celloutsig_0_0z[13:1];
  assign celloutsig_0_0z = in_data[58:44] % { 1'h1, in_data[65:52] };
  assign celloutsig_0_4z = celloutsig_0_0z[8:6] % { 1'h1, celloutsig_0_0z[2:1] };
  assign celloutsig_0_5z = celloutsig_0_0z[2:0] % { 1'h1, in_data[56:55] };
  assign celloutsig_0_6z = & { celloutsig_0_1z, in_data[69:45] };
  assign celloutsig_0_8z = & { celloutsig_0_7z, in_data[71:66] };
  assign celloutsig_0_10z = & { celloutsig_0_1z, celloutsig_0_0z[9:5] };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z, in_data[169:165] };
  assign celloutsig_1_6z = & { celloutsig_1_4z[14:8], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[169:165] };
  assign celloutsig_1_13z = { celloutsig_1_4z[14:12], celloutsig_1_12z } >> { celloutsig_1_0z[4:2], celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_0z[9:2], celloutsig_0_1z } >> { in_data[85:81], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_2z = { celloutsig_0_0z[11:5], celloutsig_0_1z } >> in_data[24:17];
  assign celloutsig_1_4z = { in_data[151:149], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } >> in_data[130:114];
  assign celloutsig_1_7z = celloutsig_1_0z >> { celloutsig_1_0z[3:0], celloutsig_1_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_0z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_0z = in_data[163:159];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_11z, celloutsig_0_25z };
endmodule
