
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.86 seconds, memory usage 1519104kB, peak memory usage 1519104kB (SOL-9)
go compile
solution.v2
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/stockham_DIF/src/ntt.cpp (CIN-69)
# Error: solution file set: File '/home/yl7897/NTT_Xilinx/Catapult/stockham_DIF/src/ntt.cpp' not found in input file list
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Source file analysis completed (CIN-68)
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Pragma 'hls_design<>' detected on routine 'modulo_dev' (CIN-6)
Input file has changed
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Input file has changed
# Warning: last line of file ends without a newline (CRD-1)
Input file has changed
# Warning: last line of file ends without a newline (CRD-1)
# Error: solution file set: File '/home/yl7897/NTT_Xilinx/Catapult/stockham_DIF/src/ntt.cpp' not found in input file list
Pragma 'hls_design<top>' detected on routine 'DIT_RELOOP' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Input file has changed
solution file add ./src/ntt_tb.cpp -exclude true
# Error: solution file set: File '/home/yl7897/NTT_Xilinx/Catapult/stockham_DIF/src/ntt.cpp' not found in input file list
Input file has changed
# Error: solution file set: File '/home/yl7897/NTT_Xilinx/Catapult/stockham_DIF/src/ntt.cpp' not found in input file list
# Error: solution file set: File '/home/yl7897/NTT_Xilinx/Catapult/stockham_DIF/src/ntt.cpp' not found in input file list
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
/INPUTFILES/1
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)

# Messages from "go compile"

Synthesizing routine 'DIT_RELOOP' (CIN-13)
Found top design routine 'DIT_RELOOP' specified by directive (CIN-52)
Synthesizing routine 'modulo_dev' (CIN-13)
Inlining routine 'DIT_RELOOP' (CIN-14)
# Info: Starting transformation 'compile' on solution 'DIT_RELOOP.v2' (SOL-8)
go compile
Found design routine 'modulo_dev' specified by directive (CIN-52)
Generating synthesis internal form... (CIN-3)
Design 'DIT_RELOOP' was read (SOL-1)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Loop '/DIT_RELOOP/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Loop '/DIT_RELOOP/core/IDX_LOOP' iterated at most 2049 times. (LOOP-2)
Inlining routine 'operator>=<64, true>' (CIN-14)
Loop '/DIT_RELOOP/core/GROUP_LOOP' iterated at most 1025 times. (LOOP-2)
Inlining routine 'modulo_dev' (CIN-14)
Loop '/DIT_RELOOP/core/IDX_LOOP' iterated at most 1025 times. (LOOP-2)
Optimizing block '/DIT_RELOOP' ... (CIN-4)
Optimizing block '/DIT_RELOOP/modulo_dev' ... (CIN-4)
# Warning: Toplevel found in header $MGC_HOME/shared/include/ac_int.h, using $PROJECT_HOME/src/ntt.cpp for header dependencies.
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/DIT_RELOOP/core/IDX_LOOP' iterated at most 2049 times. (LOOP-2)
# Error: Package: CDesignChecker, Version: 8.2, Flow: generate
# Error: utility xref: Handle '' not found
Loop '/DIT_RELOOP/core/IDX_LOOP' iterated at most 1025 times. (LOOP-2)
Loop '/DIT_RELOOP/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Error: Script: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_checker.flo ...
# Info: Completed transformation 'analyze' on solution 'DIT_RELOOP.v2': elapsed time 3.37 seconds, memory usage 1519104kB, peak memory usage 1519104kB (SOL-9)
# Error: errors encountered while running flows, check $errorInfo for more details
# Info: Design complexity at end of 'analyze': Total ops = 67, Real ops = 26, Vars = 27 (SOL-21)
Design 'DIT_RELOOP' was read (SOL-1)
# Warning: Toplevel found in header $MGC_HOME/shared/include/ac_int.h, using $PROJECT_HOME/src/ntt.cpp for header dependencies.
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/DIT_RELOOP/core/GROUP_LOOP' iterated at most 1025 times. (LOOP-2)
Inlining routine 'modulo_dev' (CIN-14)
Synthesizing routine 'modulo_dev' (CIN-13)
Optimizing block '/DIT_RELOOP/modulo_dev' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)
Found top design routine 'DIT_RELOOP' specified by directive (CIN-52)
Found design routine 'modulo_dev' specified by directive (CIN-52)
Inlining routine 'DIT_RELOOP' (CIN-14)
Synthesizing routine 'DIT_RELOOP' (CIN-13)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'DIT_RELOOP.v2' (SOL-8)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Optimizing block '/DIT_RELOOP' ... (CIN-4)
