#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Sun Jan  7 16:21:41 2024
# Process ID: 33307
# Current directory: /home/aquiles/Arquitectura_de_computadoras/TP2_Arquietctura/TP2_Arquietctura.runs/synth_1
# Command line: vivado -log UART_Tx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_Tx.tcl
# Log file: /home/aquiles/Arquitectura_de_computadoras/TP2_Arquietctura/TP2_Arquietctura.runs/synth_1/UART_Tx.vds
# Journal file: /home/aquiles/Arquitectura_de_computadoras/TP2_Arquietctura/TP2_Arquietctura.runs/synth_1/vivado.jou
# Running On: aquiles, OS: Linux, CPU Frequency: 3302.375 MHz, CPU Physical cores: 4, Host memory: 12260 MB
#-----------------------------------------------------------
source UART_Tx.tcl -notrace
Command: synth_design -top UART_Tx -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1982.785 ; gain = 376.801 ; free physical = 732 ; free virtual = 6910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_Tx' [/home/aquiles/Arquitectura_de_computadoras/TP2_Arquietctura/TP2_Arquietctura.srcs/sources_1/new/UART_Tx.v:11]
INFO: [Synth 8-6155] done synthesizing module 'UART_Tx' (0#1) [/home/aquiles/Arquitectura_de_computadoras/TP2_Arquietctura/TP2_Arquietctura.srcs/sources_1/new/UART_Tx.v:11]
WARNING: [Synth 8-3330] design UART_Tx has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2047.723 ; gain = 441.738 ; free physical = 641 ; free virtual = 6822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.535 ; gain = 459.551 ; free physical = 639 ; free virtual = 6821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.535 ; gain = 459.551 ; free physical = 639 ; free virtual = 6821
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2065.535 ; gain = 0.000 ; free physical = 639 ; free virtual = 6821
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clock'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clock]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i_sw[0]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_sw[1]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_sw[2]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_sw[3]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_sw[4]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_sw[5]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_led[0]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_led[1]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_led[2]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_led[3]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_led[4]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_led[5]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_btn[1]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_reset'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_btn[0]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_btn[2]'. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/aquiles/Arquitectura_de_computadoras/TP1_Arquitectira_de_computadoras/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.473 ; gain = 0.000 ; free physical = 614 ; free virtual = 6809
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2138.473 ; gain = 0.000 ; free physical = 614 ; free virtual = 6809
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 573 ; free virtual = 6802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 573 ; free virtual = 6802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 573 ; free virtual = 6802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 572 ; free virtual = 6802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design UART_Tx has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 583 ; free virtual = 6790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 538 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 538 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 538 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 522 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 522 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 522 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 522 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 522 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 522 ; free virtual = 6767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |UART_Tx |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 522 ; free virtual = 6767
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2138.473 ; gain = 459.551 ; free physical = 525 ; free virtual = 6766
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.473 ; gain = 532.488 ; free physical = 525 ; free virtual = 6766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.473 ; gain = 0.000 ; free physical = 525 ; free virtual = 6766
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.473 ; gain = 0.000 ; free physical = 807 ; free virtual = 7049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 15fe4069
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 21 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2138.473 ; gain = 860.527 ; free physical = 807 ; free virtual = 7049
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1733.124; main = 1399.739; forked = 382.200
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3092.480; main = 2106.461; forked = 986.020
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/aquiles/Arquitectura_de_computadoras/TP2_Arquietctura/TP2_Arquietctura.runs/synth_1/UART_Tx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_Tx_utilization_synth.rpt -pb UART_Tx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 16:22:14 2024...
