// Seed: 3787916898
module module_0;
endmodule
module module_1;
  wire id_1;
  wire id_2;
  wire id_3;
  module_0();
endmodule
module module_2 #(
    parameter id_24 = 32'd30,
    parameter id_25 = 32'd29
) (
    output supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    output uwire id_3,
    output wand id_4,
    input wire id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri id_11,
    output uwire id_12,
    input tri1 id_13,
    output tri0 id_14,
    input wor id_15,
    output wand id_16,
    input tri id_17,
    input uwire id_18,
    input supply0 id_19,
    output supply0 id_20
);
  if (1) begin : id_22
    id_23(
        1, {~1'b0, 1, id_12}, 1, 1, 1, 1'd0, {id_14}, (id_15),
    );
  end else if (id_8) begin
    defparam id_24.id_25 = id_7 === id_17;
  end
  module_0();
  supply1 id_26 = id_19;
  wire id_27;
endmodule
