// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mem_write_top_rfi_C_mem_write_top_rfi_C,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.591000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=3897,HLS_SYN_LUT=5669,HLS_VERSION=2021_2}" *)

module mem_write_top_rfi_C (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        raw_data_im_o_stream_TDATA,
        raw_data_im_o_stream_TVALID,
        raw_data_im_o_stream_TREADY,
        raw_data_real_o_stream_TDATA,
        raw_data_real_o_stream_TVALID,
        raw_data_real_o_stream_TREADY,
        mad_R_o_stream_TDATA,
        mad_R_o_stream_TVALID,
        mad_R_o_stream_TREADY,
        raw_data_real_1_o_stream_TDATA,
        raw_data_real_1_o_stream_TVALID,
        raw_data_real_1_o_stream_TREADY,
        std_R_o_stream_TDATA,
        std_R_o_stream_TVALID,
        std_R_o_stream_TREADY,
        raw_data_im_1_o_stream_TDATA,
        raw_data_im_1_o_stream_TVALID,
        raw_data_im_1_o_stream_TREADY,
        mad_I_o_stream_TDATA,
        mad_I_o_stream_TVALID,
        mad_I_o_stream_TREADY,
        std_I_o_stream_TDATA,
        std_I_o_stream_TVALID,
        std_I_o_stream_TREADY,
        filtered_im_0_o_stream_TDATA,
        filtered_im_0_o_stream_TVALID,
        filtered_im_0_o_stream_TREADY,
        filtered_real_0_o_stream_TDATA,
        filtered_real_0_o_stream_TVALID,
        filtered_real_0_o_stream_TREADY,
        filtered_im_1_o_stream_TDATA,
        filtered_im_1_o_stream_TVALID,
        filtered_im_1_o_stream_TREADY,
        filtered_real_1_o_stream_TDATA,
        filtered_real_1_o_stream_TVALID,
        filtered_real_1_o_stream_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_pp0_stage0 = 14'd2;
parameter    ap_ST_fsm_pp0_stage1 = 14'd4;
parameter    ap_ST_fsm_pp0_stage2 = 14'd8;
parameter    ap_ST_fsm_pp0_stage3 = 14'd16;
parameter    ap_ST_fsm_pp0_stage4 = 14'd32;
parameter    ap_ST_fsm_pp0_stage5 = 14'd64;
parameter    ap_ST_fsm_pp0_stage6 = 14'd128;
parameter    ap_ST_fsm_pp0_stage7 = 14'd256;
parameter    ap_ST_fsm_pp0_stage8 = 14'd512;
parameter    ap_ST_fsm_pp0_stage9 = 14'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 14'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 14'd4096;
parameter    ap_ST_fsm_state21 = 14'd8192;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input  [63:0] raw_data_im_o_stream_TDATA;
input   raw_data_im_o_stream_TVALID;
output   raw_data_im_o_stream_TREADY;
input  [63:0] raw_data_real_o_stream_TDATA;
input   raw_data_real_o_stream_TVALID;
output   raw_data_real_o_stream_TREADY;
input  [63:0] mad_R_o_stream_TDATA;
input   mad_R_o_stream_TVALID;
output   mad_R_o_stream_TREADY;
input  [63:0] raw_data_real_1_o_stream_TDATA;
input   raw_data_real_1_o_stream_TVALID;
output   raw_data_real_1_o_stream_TREADY;
input  [63:0] std_R_o_stream_TDATA;
input   std_R_o_stream_TVALID;
output   std_R_o_stream_TREADY;
input  [63:0] raw_data_im_1_o_stream_TDATA;
input   raw_data_im_1_o_stream_TVALID;
output   raw_data_im_1_o_stream_TREADY;
input  [63:0] mad_I_o_stream_TDATA;
input   mad_I_o_stream_TVALID;
output   mad_I_o_stream_TREADY;
input  [63:0] std_I_o_stream_TDATA;
input   std_I_o_stream_TVALID;
output   std_I_o_stream_TREADY;
input  [63:0] filtered_im_0_o_stream_TDATA;
input   filtered_im_0_o_stream_TVALID;
output   filtered_im_0_o_stream_TREADY;
input  [63:0] filtered_real_0_o_stream_TDATA;
input   filtered_real_0_o_stream_TVALID;
output   filtered_real_0_o_stream_TREADY;
input  [63:0] filtered_im_1_o_stream_TDATA;
input   filtered_im_1_o_stream_TVALID;
output   filtered_im_1_o_stream_TREADY;
input  [63:0] filtered_real_1_o_stream_TDATA;
input   filtered_real_1_o_stream_TVALID;
output   filtered_real_1_o_stream_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

wire   [0:0] ap_local_deadlock;
 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] raw_data_im_o_mem;
wire   [63:0] raw_data_real_o_mem;
wire   [63:0] mad_R_o_mem;
wire   [63:0] raw_data_real_1_o_mem;
wire   [63:0] std_R_o_mem;
wire   [63:0] raw_data_im_1_o_mem;
wire   [63:0] mad_I_o_mem;
wire   [63:0] std_I_o_mem;
wire   [63:0] filtered_im_0_o_mem;
wire   [63:0] filtered_real_0_o_mem;
wire   [63:0] filtered_im_1_o_mem;
wire   [63:0] filtered_real_1_o_mem;
reg   [31:0] current_rate_10;
reg   [31:0] current_factor_10;
reg   [31:0] current_rate_9;
reg   [31:0] current_factor_9;
reg   [31:0] current_rate_6;
reg   [31:0] current_factor_6;
reg   [31:0] current_rate_2;
reg   [31:0] current_factor_2;
reg   [31:0] current_rate_4;
reg   [31:0] current_factor_4;
reg   [31:0] current_rate_3;
reg   [31:0] current_factor_3;
reg   [31:0] current_rate_1;
reg   [31:0] current_factor_1;
reg   [31:0] current_rate_11;
reg   [31:0] current_factor_11;
reg   [31:0] current_rate_8;
reg   [31:0] current_factor_8;
reg   [31:0] current_rate;
reg   [31:0] current_factor;
reg   [31:0] current_rate_5;
reg   [31:0] current_factor_5;
reg   [31:0] current_rate_7;
reg   [31:0] current_factor_7;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] and_ln58_reg_2104;
reg   [0:0] icmp_ln59_reg_2108;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] and_ln58_1_reg_2126;
reg   [0:0] icmp_ln59_1_reg_2130;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
reg   [0:0] and_ln58_2_reg_2148;
reg   [0:0] icmp_ln59_2_reg_2152;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
reg   [0:0] and_ln58_3_reg_2170;
reg   [0:0] icmp_ln59_3_reg_2174;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
reg   [0:0] and_ln58_4_reg_2192;
reg   [0:0] icmp_ln59_4_reg_2196;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
reg   [0:0] and_ln58_5_reg_2214;
reg   [0:0] icmp_ln59_5_reg_2218;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] and_ln58_6_reg_2236;
reg   [0:0] icmp_ln59_6_reg_2240;
reg   [0:0] and_ln58_7_reg_2258;
reg   [0:0] icmp_ln59_7_reg_2262;
reg   [0:0] and_ln58_8_reg_2280;
reg   [0:0] icmp_ln59_8_reg_2284;
reg   [0:0] and_ln58_9_reg_2302;
reg   [0:0] icmp_ln59_9_reg_2306;
reg   [0:0] and_ln58_10_reg_2324;
reg   [0:0] icmp_ln59_10_reg_2328;
reg   [0:0] and_ln58_11_reg_2340;
reg   [0:0] icmp_ln59_11_reg_2344;
reg    raw_data_im_o_stream_TDATA_blk_n;
reg    raw_data_real_o_stream_TDATA_blk_n;
reg    mad_R_o_stream_TDATA_blk_n;
reg    raw_data_real_1_o_stream_TDATA_blk_n;
reg    std_R_o_stream_TDATA_blk_n;
reg    raw_data_im_1_o_stream_TDATA_blk_n;
reg    mad_I_o_stream_TDATA_blk_n;
reg    std_I_o_stream_TDATA_blk_n;
reg    filtered_im_0_o_stream_TDATA_blk_n;
reg    filtered_real_0_o_stream_TDATA_blk_n;
reg    filtered_im_1_o_stream_TDATA_blk_n;
reg    filtered_real_1_o_stream_TDATA_blk_n;
reg   [63:0] filtered_real_1_o_mem_read_reg_2044;
reg   [63:0] filtered_im_1_o_mem_read_reg_2049;
reg   [63:0] filtered_real_0_o_mem_read_reg_2054;
reg   [63:0] filtered_im_0_o_mem_read_reg_2059;
reg   [63:0] std_I_o_mem_read_reg_2064;
reg   [63:0] mad_I_o_mem_read_reg_2069;
reg   [63:0] raw_data_im_1_o_mem_read_reg_2074;
reg   [63:0] std_R_o_mem_read_reg_2079;
reg   [63:0] raw_data_real_1_o_mem_read_reg_2084;
reg   [63:0] mad_R_o_mem_read_reg_2089;
reg   [63:0] raw_data_real_o_mem_read_reg_2094;
reg   [63:0] raw_data_im_o_mem_read_reg_2099;
wire   [0:0] and_ln58_fu_738_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [63:0] gmem_WDATA;
wire    gmem_ARREADY;
wire    gmem_RVALID;
wire   [63:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [8:0] gmem_RFIFONUM;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg    ap_predicate_op459_writeresp_state14;
reg    ap_block_state14_pp0_stage0_iter1;
reg    ap_predicate_op465_write_state14;
reg    ap_predicate_op468_writereq_state14;
reg    ap_block_state14_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln59_fu_744_p2;
reg   [60:0] trunc_ln_reg_2112;
wire    ap_block_state3_pp0_stage1_iter0;
reg    ap_predicate_op111_writereq_state3;
reg    ap_block_state3_io;
reg    ap_predicate_op469_writeresp_state15;
reg    ap_block_state15_pp0_stage1_iter1;
reg    ap_predicate_op475_write_state15;
reg    ap_block_state15_io;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] and_ln58_1_fu_843_p2;
wire   [0:0] icmp_ln59_1_fu_849_p2;
reg   [60:0] trunc_ln61_1_reg_2134;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_predicate_op134_write_state4;
reg    ap_predicate_op137_writereq_state4;
reg    ap_block_state4_io;
reg    ap_predicate_op476_writeresp_state16;
reg    ap_block_state16_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
wire   [0:0] and_ln58_2_fu_948_p2;
wire   [0:0] icmp_ln59_2_fu_954_p2;
reg   [60:0] trunc_ln61_2_reg_2156;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_predicate_op161_write_state5;
reg    ap_predicate_op164_writereq_state5;
reg    ap_block_state5_io;
reg    ap_predicate_op482_writeresp_state17;
reg    ap_block_state17_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
wire   [0:0] and_ln58_3_fu_1053_p2;
wire   [0:0] icmp_ln59_3_fu_1059_p2;
reg   [60:0] trunc_ln61_3_reg_2178;
reg    ap_block_state6_pp0_stage4_iter0;
reg    ap_predicate_op189_write_state6;
reg    ap_predicate_op192_writereq_state6;
reg    ap_block_state6_io;
reg    ap_predicate_op487_writeresp_state18;
reg    ap_block_state18_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
wire   [0:0] and_ln58_4_fu_1158_p2;
wire   [0:0] icmp_ln59_4_fu_1164_p2;
reg   [60:0] trunc_ln61_4_reg_2200;
reg    ap_block_state7_pp0_stage5_iter0;
reg    ap_predicate_op218_write_state7;
reg    ap_predicate_op221_writereq_state7;
reg    ap_block_state7_io;
reg    ap_predicate_op491_writeresp_state19;
reg    ap_block_state19_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
wire   [0:0] and_ln58_5_fu_1263_p2;
wire   [0:0] icmp_ln59_5_fu_1269_p2;
reg   [60:0] trunc_ln61_5_reg_2222;
reg    ap_block_state8_pp0_stage6_iter0;
reg    ap_predicate_op248_write_state8;
reg    ap_predicate_op251_writereq_state8;
reg    ap_block_state8_io;
reg    ap_predicate_op494_writeresp_state20;
reg    ap_block_state20_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
wire   [0:0] and_ln58_6_fu_1368_p2;
wire   [0:0] icmp_ln59_6_fu_1374_p2;
reg   [60:0] trunc_ln61_6_reg_2244;
reg    ap_predicate_op273_writeresp_state9;
reg    ap_block_state9_pp0_stage7_iter0;
reg    ap_predicate_op280_write_state9;
reg    ap_predicate_op283_writereq_state9;
reg    ap_block_state9_io;
reg    ap_block_pp0_stage7_11001;
wire   [0:0] and_ln58_7_fu_1473_p2;
wire   [0:0] icmp_ln59_7_fu_1479_p2;
reg   [60:0] trunc_ln61_7_reg_2266;
reg    ap_predicate_op305_writeresp_state10;
reg    ap_block_state10_pp0_stage8_iter0;
reg    ap_predicate_op312_write_state10;
reg    ap_predicate_op315_writereq_state10;
reg    ap_block_state10_io;
reg    ap_block_pp0_stage8_11001;
wire   [0:0] and_ln58_8_fu_1578_p2;
wire   [0:0] icmp_ln59_8_fu_1584_p2;
reg   [60:0] trunc_ln61_8_reg_2288;
reg    ap_predicate_op337_writeresp_state11;
reg    ap_block_state11_pp0_stage9_iter0;
reg    ap_predicate_op344_write_state11;
reg    ap_predicate_op347_writereq_state11;
reg    ap_block_state11_io;
reg    ap_block_pp0_stage9_11001;
wire   [0:0] and_ln58_9_fu_1683_p2;
wire   [0:0] icmp_ln59_9_fu_1689_p2;
reg   [60:0] trunc_ln61_9_reg_2310;
reg    ap_predicate_op369_writeresp_state12;
reg    ap_block_state12_pp0_stage10_iter0;
reg    ap_predicate_op376_write_state12;
reg    ap_predicate_op379_writereq_state12;
reg    ap_block_state12_io;
reg    ap_block_pp0_stage10_11001;
wire   [0:0] and_ln58_10_fu_1788_p2;
wire   [0:0] icmp_ln59_10_fu_1794_p2;
reg   [60:0] trunc_ln61_s_reg_2332;
wire   [0:0] and_ln58_11_fu_1883_p2;
wire   [0:0] icmp_ln59_11_fu_1889_p2;
reg   [60:0] trunc_ln61_10_reg_2348;
reg   [63:0] tmp_10_reg_2356;
reg    ap_predicate_op426_writeresp_state13;
reg    ap_block_state13_pp0_stage11_iter0;
reg    ap_predicate_op438_write_state13;
reg    ap_predicate_op443_writereq_state13;
reg    ap_block_state13_io;
reg    ap_block_pp0_stage11_11001;
reg   [63:0] tmp_11_reg_2367;
wire   [0:0] shouldContinue_fu_2028_p2;
reg    ap_block_pp0_stage11_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_block_pp0_stage6_subdone;
reg   [0:0] ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i25_reg_575;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i39_reg_588;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i53_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i67_reg_614;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i81_reg_627;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i95_reg_640;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i109_reg_653;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i123_reg_666;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i137_reg_679;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i151_reg_692;
reg   [0:0] ap_phi_reg_pp0_iter0_retval_0_i165_reg_705;
wire  signed [63:0] sext_ln61_1_fu_813_p1;
wire  signed [63:0] sext_ln61_3_fu_918_p1;
wire  signed [63:0] sext_ln61_5_fu_1023_p1;
wire  signed [63:0] sext_ln61_7_fu_1128_p1;
wire  signed [63:0] sext_ln61_9_fu_1233_p1;
wire  signed [63:0] sext_ln61_11_fu_1338_p1;
wire  signed [63:0] sext_ln61_13_fu_1443_p1;
wire  signed [63:0] sext_ln61_15_fu_1548_p1;
wire  signed [63:0] sext_ln61_17_fu_1653_p1;
wire  signed [63:0] sext_ln61_19_fu_1758_p1;
wire  signed [63:0] sext_ln61_21_fu_1958_p1;
wire  signed [63:0] sext_ln61_23_fu_2034_p1;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage8_01001;
reg    ap_block_pp0_stage9_01001;
reg    ap_block_pp0_stage10_01001;
reg    ap_block_pp0_stage11_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
wire   [31:0] add_ln62_fu_777_p2;
wire   [0:0] icmp_ln71_fu_789_p2;
wire   [31:0] add_ln73_fu_801_p2;
wire   [31:0] add_ln62_1_fu_882_p2;
wire   [0:0] icmp_ln71_1_fu_894_p2;
wire   [31:0] add_ln73_1_fu_906_p2;
wire   [31:0] add_ln62_2_fu_987_p2;
wire   [0:0] icmp_ln71_2_fu_999_p2;
wire   [31:0] add_ln73_2_fu_1011_p2;
wire   [31:0] add_ln62_3_fu_1092_p2;
wire   [0:0] icmp_ln71_3_fu_1104_p2;
wire   [31:0] add_ln73_3_fu_1116_p2;
wire   [31:0] add_ln62_4_fu_1197_p2;
wire   [0:0] icmp_ln71_4_fu_1209_p2;
wire   [31:0] add_ln73_4_fu_1221_p2;
wire   [31:0] add_ln62_5_fu_1302_p2;
wire   [0:0] icmp_ln71_5_fu_1314_p2;
wire   [31:0] add_ln73_5_fu_1326_p2;
wire   [31:0] add_ln62_6_fu_1407_p2;
wire   [0:0] icmp_ln71_6_fu_1419_p2;
wire   [31:0] add_ln73_6_fu_1431_p2;
wire   [31:0] add_ln62_7_fu_1512_p2;
wire   [0:0] icmp_ln71_7_fu_1524_p2;
wire   [31:0] add_ln73_7_fu_1536_p2;
wire   [31:0] add_ln62_8_fu_1617_p2;
wire   [0:0] icmp_ln71_8_fu_1629_p2;
wire   [31:0] add_ln73_8_fu_1641_p2;
wire   [31:0] add_ln62_9_fu_1722_p2;
wire   [0:0] icmp_ln71_9_fu_1734_p2;
wire   [31:0] add_ln73_9_fu_1746_p2;
wire   [31:0] add_ln62_10_fu_1827_p2;
wire   [0:0] icmp_ln71_10_fu_1839_p2;
wire   [31:0] add_ln73_10_fu_1851_p2;
wire   [31:0] add_ln62_11_fu_1922_p2;
wire   [0:0] icmp_ln71_11_fu_1934_p2;
wire   [31:0] add_ln73_11_fu_1946_p2;
wire   [0:0] icmp_ln58_fu_722_p2;
wire   [0:0] icmp_ln58_1_fu_732_p2;
wire   [34:0] shl_ln_fu_750_p3;
wire  signed [63:0] sext_ln61_fu_758_p1;
wire   [63:0] add_ln61_fu_762_p2;
wire   [0:0] icmp_ln58_2_fu_827_p2;
wire   [0:0] icmp_ln58_3_fu_837_p2;
wire   [34:0] shl_ln61_1_fu_855_p3;
wire  signed [63:0] sext_ln61_2_fu_863_p1;
wire   [63:0] add_ln61_1_fu_867_p2;
wire   [0:0] icmp_ln58_4_fu_932_p2;
wire   [0:0] icmp_ln58_5_fu_942_p2;
wire   [34:0] shl_ln61_2_fu_960_p3;
wire  signed [63:0] sext_ln61_4_fu_968_p1;
wire   [63:0] add_ln61_2_fu_972_p2;
wire   [0:0] icmp_ln58_6_fu_1037_p2;
wire   [0:0] icmp_ln58_7_fu_1047_p2;
wire   [34:0] shl_ln61_3_fu_1065_p3;
wire  signed [63:0] sext_ln61_6_fu_1073_p1;
wire   [63:0] add_ln61_3_fu_1077_p2;
wire   [0:0] icmp_ln58_8_fu_1142_p2;
wire   [0:0] icmp_ln58_9_fu_1152_p2;
wire   [34:0] shl_ln61_4_fu_1170_p3;
wire  signed [63:0] sext_ln61_8_fu_1178_p1;
wire   [63:0] add_ln61_4_fu_1182_p2;
wire   [0:0] icmp_ln58_10_fu_1247_p2;
wire   [0:0] icmp_ln58_11_fu_1257_p2;
wire   [34:0] shl_ln61_5_fu_1275_p3;
wire  signed [63:0] sext_ln61_10_fu_1283_p1;
wire   [63:0] add_ln61_5_fu_1287_p2;
wire   [0:0] icmp_ln58_12_fu_1352_p2;
wire   [0:0] icmp_ln58_13_fu_1362_p2;
wire   [34:0] shl_ln61_6_fu_1380_p3;
wire  signed [63:0] sext_ln61_12_fu_1388_p1;
wire   [63:0] add_ln61_6_fu_1392_p2;
wire   [0:0] icmp_ln58_14_fu_1457_p2;
wire   [0:0] icmp_ln58_15_fu_1467_p2;
wire   [34:0] shl_ln61_7_fu_1485_p3;
wire  signed [63:0] sext_ln61_14_fu_1493_p1;
wire   [63:0] add_ln61_7_fu_1497_p2;
wire   [0:0] icmp_ln58_16_fu_1562_p2;
wire   [0:0] icmp_ln58_17_fu_1572_p2;
wire   [34:0] shl_ln61_8_fu_1590_p3;
wire  signed [63:0] sext_ln61_16_fu_1598_p1;
wire   [63:0] add_ln61_8_fu_1602_p2;
wire   [0:0] icmp_ln58_18_fu_1667_p2;
wire   [0:0] icmp_ln58_19_fu_1677_p2;
wire   [34:0] shl_ln61_9_fu_1695_p3;
wire  signed [63:0] sext_ln61_18_fu_1703_p1;
wire   [63:0] add_ln61_9_fu_1707_p2;
wire   [0:0] icmp_ln58_20_fu_1772_p2;
wire   [0:0] icmp_ln58_21_fu_1782_p2;
wire   [34:0] shl_ln61_s_fu_1800_p3;
wire  signed [63:0] sext_ln61_20_fu_1808_p1;
wire   [63:0] add_ln61_10_fu_1812_p2;
wire   [0:0] icmp_ln58_22_fu_1867_p2;
wire   [0:0] icmp_ln58_23_fu_1877_p2;
wire   [34:0] shl_ln61_10_fu_1895_p3;
wire  signed [63:0] sext_ln61_22_fu_1903_p1;
wire   [63:0] add_ln61_11_fu_1907_p2;
wire   [0:0] or_ln152_fu_1968_p2;
wire   [0:0] or_ln152_2_fu_1980_p2;
wire   [0:0] or_ln152_3_fu_1986_p2;
wire   [0:0] or_ln152_1_fu_1974_p2;
wire   [0:0] or_ln152_5_fu_1998_p2;
wire   [0:0] or_ln152_7_fu_2010_p2;
wire   [0:0] or_ln152_8_fu_2016_p2;
wire   [0:0] or_ln152_6_fu_2004_p2;
wire   [0:0] or_ln152_9_fu_2022_p2;
wire   [0:0] or_ln152_4_fu_1992_p2;
wire    ap_CS_fsm_state21;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_raw_data_im_o_stream_U_apdone_blk;
wire   [63:0] raw_data_im_o_stream_TDATA_int_regslice;
wire    raw_data_im_o_stream_TVALID_int_regslice;
reg    raw_data_im_o_stream_TREADY_int_regslice;
wire    regslice_both_raw_data_im_o_stream_U_ack_in;
wire    regslice_both_raw_data_real_o_stream_U_apdone_blk;
wire   [63:0] raw_data_real_o_stream_TDATA_int_regslice;
wire    raw_data_real_o_stream_TVALID_int_regslice;
reg    raw_data_real_o_stream_TREADY_int_regslice;
wire    regslice_both_raw_data_real_o_stream_U_ack_in;
wire    regslice_both_mad_R_o_stream_U_apdone_blk;
wire   [63:0] mad_R_o_stream_TDATA_int_regslice;
wire    mad_R_o_stream_TVALID_int_regslice;
reg    mad_R_o_stream_TREADY_int_regslice;
wire    regslice_both_mad_R_o_stream_U_ack_in;
wire    regslice_both_raw_data_real_1_o_stream_U_apdone_blk;
wire   [63:0] raw_data_real_1_o_stream_TDATA_int_regslice;
wire    raw_data_real_1_o_stream_TVALID_int_regslice;
reg    raw_data_real_1_o_stream_TREADY_int_regslice;
wire    regslice_both_raw_data_real_1_o_stream_U_ack_in;
wire    regslice_both_std_R_o_stream_U_apdone_blk;
wire   [63:0] std_R_o_stream_TDATA_int_regslice;
wire    std_R_o_stream_TVALID_int_regslice;
reg    std_R_o_stream_TREADY_int_regslice;
wire    regslice_both_std_R_o_stream_U_ack_in;
wire    regslice_both_raw_data_im_1_o_stream_U_apdone_blk;
wire   [63:0] raw_data_im_1_o_stream_TDATA_int_regslice;
wire    raw_data_im_1_o_stream_TVALID_int_regslice;
reg    raw_data_im_1_o_stream_TREADY_int_regslice;
wire    regslice_both_raw_data_im_1_o_stream_U_ack_in;
wire    regslice_both_mad_I_o_stream_U_apdone_blk;
wire   [63:0] mad_I_o_stream_TDATA_int_regslice;
wire    mad_I_o_stream_TVALID_int_regslice;
reg    mad_I_o_stream_TREADY_int_regslice;
wire    regslice_both_mad_I_o_stream_U_ack_in;
wire    regslice_both_std_I_o_stream_U_apdone_blk;
wire   [63:0] std_I_o_stream_TDATA_int_regslice;
wire    std_I_o_stream_TVALID_int_regslice;
reg    std_I_o_stream_TREADY_int_regslice;
wire    regslice_both_std_I_o_stream_U_ack_in;
wire    regslice_both_filtered_im_0_o_stream_U_apdone_blk;
wire   [63:0] filtered_im_0_o_stream_TDATA_int_regslice;
wire    filtered_im_0_o_stream_TVALID_int_regslice;
reg    filtered_im_0_o_stream_TREADY_int_regslice;
wire    regslice_both_filtered_im_0_o_stream_U_ack_in;
wire    regslice_both_filtered_real_0_o_stream_U_apdone_blk;
wire   [63:0] filtered_real_0_o_stream_TDATA_int_regslice;
wire    filtered_real_0_o_stream_TVALID_int_regslice;
reg    filtered_real_0_o_stream_TREADY_int_regslice;
wire    regslice_both_filtered_real_0_o_stream_U_ack_in;
wire    regslice_both_filtered_im_1_o_stream_U_apdone_blk;
wire   [63:0] filtered_im_1_o_stream_TDATA_int_regslice;
wire    filtered_im_1_o_stream_TVALID_int_regslice;
reg    filtered_im_1_o_stream_TREADY_int_regslice;
wire    regslice_both_filtered_im_1_o_stream_U_ack_in;
wire    regslice_both_filtered_real_1_o_stream_U_apdone_blk;
wire   [63:0] filtered_real_1_o_stream_TDATA_int_regslice;
wire    filtered_real_1_o_stream_TVALID_int_regslice;
reg    filtered_real_1_o_stream_TREADY_int_regslice;
wire    regslice_both_filtered_real_1_o_stream_U_ack_in;
reg    ap_condition_1127;
reg    ap_condition_1133;
reg    ap_condition_1139;
reg    ap_condition_1145;
reg    ap_condition_1091;
reg    ap_condition_1097;
reg    ap_condition_1103;
reg    ap_condition_1109;
reg    ap_condition_1115;
reg    ap_condition_1121;
reg    ap_condition_1084;
reg    ap_condition_1140;
reg    ap_condition_1122;
reg    ap_condition_1085;
reg    ap_condition_1128;
reg    ap_condition_1104;
reg    ap_condition_1116;
reg    ap_condition_1110;
reg    ap_condition_1146;
reg    ap_condition_1098;
reg    ap_condition_1151;
reg    ap_condition_1134;
reg    ap_condition_1092;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 current_rate_10 = 32'd0;
#0 current_factor_10 = 32'd0;
#0 current_rate_9 = 32'd0;
#0 current_factor_9 = 32'd0;
#0 current_rate_6 = 32'd0;
#0 current_factor_6 = 32'd0;
#0 current_rate_2 = 32'd0;
#0 current_factor_2 = 32'd0;
#0 current_rate_4 = 32'd0;
#0 current_factor_4 = 32'd0;
#0 current_rate_3 = 32'd0;
#0 current_factor_3 = 32'd0;
#0 current_rate_1 = 32'd0;
#0 current_factor_1 = 32'd0;
#0 current_rate_11 = 32'd0;
#0 current_factor_11 = 32'd0;
#0 current_rate_8 = 32'd0;
#0 current_factor_8 = 32'd0;
#0 current_rate = 32'd0;
#0 current_factor = 32'd0;
#0 current_rate_5 = 32'd0;
#0 current_factor_5 = 32'd0;
#0 current_rate_7 = 32'd0;
#0 current_factor_7 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

mem_write_top_rfi_C_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .raw_data_im_o_mem(raw_data_im_o_mem),
    .raw_data_real_o_mem(raw_data_real_o_mem),
    .mad_R_o_mem(mad_R_o_mem),
    .raw_data_real_1_o_mem(raw_data_real_1_o_mem),
    .std_R_o_mem(std_R_o_mem),
    .raw_data_im_1_o_mem(raw_data_im_1_o_mem),
    .mad_I_o_mem(mad_I_o_mem),
    .std_I_o_mem(std_I_o_mem),
    .filtered_im_0_o_mem(filtered_im_0_o_mem),
    .filtered_real_0_o_mem(filtered_real_0_o_mem),
    .filtered_im_1_o_mem(filtered_im_1_o_mem),
    .filtered_real_1_o_mem(filtered_real_1_o_mem),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

mem_write_top_rfi_C_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(8'd255),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_raw_data_im_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(raw_data_im_o_stream_TDATA),
    .vld_in(raw_data_im_o_stream_TVALID),
    .ack_in(regslice_both_raw_data_im_o_stream_U_ack_in),
    .data_out(raw_data_im_o_stream_TDATA_int_regslice),
    .vld_out(raw_data_im_o_stream_TVALID_int_regslice),
    .ack_out(raw_data_im_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_raw_data_im_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_raw_data_real_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(raw_data_real_o_stream_TDATA),
    .vld_in(raw_data_real_o_stream_TVALID),
    .ack_in(regslice_both_raw_data_real_o_stream_U_ack_in),
    .data_out(raw_data_real_o_stream_TDATA_int_regslice),
    .vld_out(raw_data_real_o_stream_TVALID_int_regslice),
    .ack_out(raw_data_real_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_raw_data_real_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_mad_R_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(mad_R_o_stream_TDATA),
    .vld_in(mad_R_o_stream_TVALID),
    .ack_in(regslice_both_mad_R_o_stream_U_ack_in),
    .data_out(mad_R_o_stream_TDATA_int_regslice),
    .vld_out(mad_R_o_stream_TVALID_int_regslice),
    .ack_out(mad_R_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_mad_R_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_raw_data_real_1_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(raw_data_real_1_o_stream_TDATA),
    .vld_in(raw_data_real_1_o_stream_TVALID),
    .ack_in(regslice_both_raw_data_real_1_o_stream_U_ack_in),
    .data_out(raw_data_real_1_o_stream_TDATA_int_regslice),
    .vld_out(raw_data_real_1_o_stream_TVALID_int_regslice),
    .ack_out(raw_data_real_1_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_raw_data_real_1_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_std_R_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(std_R_o_stream_TDATA),
    .vld_in(std_R_o_stream_TVALID),
    .ack_in(regslice_both_std_R_o_stream_U_ack_in),
    .data_out(std_R_o_stream_TDATA_int_regslice),
    .vld_out(std_R_o_stream_TVALID_int_regslice),
    .ack_out(std_R_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_std_R_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_raw_data_im_1_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(raw_data_im_1_o_stream_TDATA),
    .vld_in(raw_data_im_1_o_stream_TVALID),
    .ack_in(regslice_both_raw_data_im_1_o_stream_U_ack_in),
    .data_out(raw_data_im_1_o_stream_TDATA_int_regslice),
    .vld_out(raw_data_im_1_o_stream_TVALID_int_regslice),
    .ack_out(raw_data_im_1_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_raw_data_im_1_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_mad_I_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(mad_I_o_stream_TDATA),
    .vld_in(mad_I_o_stream_TVALID),
    .ack_in(regslice_both_mad_I_o_stream_U_ack_in),
    .data_out(mad_I_o_stream_TDATA_int_regslice),
    .vld_out(mad_I_o_stream_TVALID_int_regslice),
    .ack_out(mad_I_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_mad_I_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_std_I_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(std_I_o_stream_TDATA),
    .vld_in(std_I_o_stream_TVALID),
    .ack_in(regslice_both_std_I_o_stream_U_ack_in),
    .data_out(std_I_o_stream_TDATA_int_regslice),
    .vld_out(std_I_o_stream_TVALID_int_regslice),
    .ack_out(std_I_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_std_I_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_filtered_im_0_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(filtered_im_0_o_stream_TDATA),
    .vld_in(filtered_im_0_o_stream_TVALID),
    .ack_in(regslice_both_filtered_im_0_o_stream_U_ack_in),
    .data_out(filtered_im_0_o_stream_TDATA_int_regslice),
    .vld_out(filtered_im_0_o_stream_TVALID_int_regslice),
    .ack_out(filtered_im_0_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_filtered_im_0_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_filtered_real_0_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(filtered_real_0_o_stream_TDATA),
    .vld_in(filtered_real_0_o_stream_TVALID),
    .ack_in(regslice_both_filtered_real_0_o_stream_U_ack_in),
    .data_out(filtered_real_0_o_stream_TDATA_int_regslice),
    .vld_out(filtered_real_0_o_stream_TVALID_int_regslice),
    .ack_out(filtered_real_0_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_filtered_real_0_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_filtered_im_1_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(filtered_im_1_o_stream_TDATA),
    .vld_in(filtered_im_1_o_stream_TVALID),
    .ack_in(regslice_both_filtered_im_1_o_stream_U_ack_in),
    .data_out(filtered_im_1_o_stream_TDATA_int_regslice),
    .vld_out(filtered_im_1_o_stream_TVALID_int_regslice),
    .ack_out(filtered_im_1_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_filtered_im_1_o_stream_U_apdone_blk)
);

mem_write_top_rfi_C_regslice_both #(
    .DataWidth( 64 ))
regslice_both_filtered_real_1_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(filtered_real_1_o_stream_TDATA),
    .vld_in(filtered_real_1_o_stream_TVALID),
    .ack_in(regslice_both_filtered_real_1_o_stream_U_ack_in),
    .data_out(filtered_real_1_o_stream_TDATA_int_regslice),
    .vld_out(filtered_real_1_o_stream_TVALID_int_regslice),
    .ack_out(filtered_real_1_o_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_filtered_real_1_o_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1127)) begin
        if ((1'd0 == and_ln58_7_fu_1473_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i109_reg_653 <= 1'd0;
        end else if ((1'd1 == and_ln58_7_fu_1473_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i109_reg_653 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1133)) begin
        if ((1'd0 == and_ln58_8_fu_1578_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i123_reg_666 <= 1'd0;
        end else if ((1'd1 == and_ln58_8_fu_1578_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i123_reg_666 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1139)) begin
        if ((1'd0 == and_ln58_9_fu_1683_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i137_reg_679 <= 1'd0;
        end else if ((1'd1 == and_ln58_9_fu_1683_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i137_reg_679 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1145)) begin
        if ((1'd0 == and_ln58_10_fu_1788_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i151_reg_692 <= 1'd0;
        end else if ((1'd1 == and_ln58_10_fu_1788_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i151_reg_692 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1145)) begin
        if ((1'd0 == and_ln58_11_fu_1883_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i165_reg_705 <= 1'd0;
        end else if ((1'd1 == and_ln58_11_fu_1883_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i165_reg_705 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1091)) begin
        if ((1'd0 == and_ln58_1_fu_843_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i25_reg_575 <= 1'd0;
        end else if ((1'd1 == and_ln58_1_fu_843_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i25_reg_575 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1097)) begin
        if ((1'd0 == and_ln58_2_fu_948_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i39_reg_588 <= 1'd0;
        end else if ((1'd1 == and_ln58_2_fu_948_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i39_reg_588 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1103)) begin
        if ((1'd0 == and_ln58_3_fu_1053_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i53_reg_601 <= 1'd0;
        end else if ((1'd1 == and_ln58_3_fu_1053_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i53_reg_601 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1109)) begin
        if ((1'd0 == and_ln58_4_fu_1158_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i67_reg_614 <= 1'd0;
        end else if ((1'd1 == and_ln58_4_fu_1158_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i67_reg_614 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1115)) begin
        if ((1'd0 == and_ln58_5_fu_1263_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i81_reg_627 <= 1'd0;
        end else if ((1'd1 == and_ln58_5_fu_1263_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i81_reg_627 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1121)) begin
        if ((1'd0 == and_ln58_6_fu_1368_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i95_reg_640 <= 1'd0;
        end else if ((1'd1 == and_ln58_6_fu_1368_p2)) begin
            ap_phi_reg_pp0_iter0_retval_0_i95_reg_640 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1084)) begin
        if ((1'd0 == and_ln58_fu_738_p2)) begin
            ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562 <= 1'd0;
        end else if ((1'd1 == and_ln58_fu_738_p2)) begin
            ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1140)) begin
        if ((icmp_ln71_9_fu_1734_p2 == 1'd1)) begin
            current_rate <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate <= add_ln62_9_fu_1722_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1122)) begin
        if ((icmp_ln71_6_fu_1419_p2 == 1'd1)) begin
            current_rate_1 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_1 <= add_ln62_6_fu_1407_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1085)) begin
        if ((icmp_ln71_fu_789_p2 == 1'd1)) begin
            current_rate_10 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_10 <= add_ln62_fu_777_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1128)) begin
        if ((icmp_ln71_7_fu_1524_p2 == 1'd1)) begin
            current_rate_11 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_11 <= add_ln62_7_fu_1512_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1104)) begin
        if ((icmp_ln71_3_fu_1104_p2 == 1'd1)) begin
            current_rate_2 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_2 <= add_ln62_3_fu_1092_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1116)) begin
        if ((icmp_ln71_5_fu_1314_p2 == 1'd1)) begin
            current_rate_3 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_3 <= add_ln62_5_fu_1302_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1110)) begin
        if ((icmp_ln71_4_fu_1209_p2 == 1'd1)) begin
            current_rate_4 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_4 <= add_ln62_4_fu_1197_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1146)) begin
        if ((icmp_ln71_10_fu_1839_p2 == 1'd1)) begin
            current_rate_5 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_5 <= add_ln62_10_fu_1827_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1098)) begin
        if ((icmp_ln71_2_fu_999_p2 == 1'd1)) begin
            current_rate_6 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_6 <= add_ln62_2_fu_987_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1151)) begin
        if ((icmp_ln71_11_fu_1934_p2 == 1'd1)) begin
            current_rate_7 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_7 <= add_ln62_11_fu_1922_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1134)) begin
        if ((icmp_ln71_8_fu_1629_p2 == 1'd1)) begin
            current_rate_8 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_8 <= add_ln62_8_fu_1617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((icmp_ln71_1_fu_894_p2 == 1'd1)) begin
            current_rate_9 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            current_rate_9 <= add_ln62_1_fu_882_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        and_ln58_10_reg_2324 <= and_ln58_10_fu_1788_p2;
        and_ln58_11_reg_2340 <= and_ln58_11_fu_1883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln58_1_reg_2126 <= and_ln58_1_fu_843_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        and_ln58_2_reg_2148 <= and_ln58_2_fu_948_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        and_ln58_3_reg_2170 <= and_ln58_3_fu_1053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        and_ln58_4_reg_2192 <= and_ln58_4_fu_1158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        and_ln58_5_reg_2214 <= and_ln58_5_fu_1263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        and_ln58_6_reg_2236 <= and_ln58_6_fu_1368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        and_ln58_7_reg_2258 <= and_ln58_7_fu_1473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        and_ln58_8_reg_2280 <= and_ln58_8_fu_1578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        and_ln58_9_reg_2302 <= and_ln58_9_fu_1683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln58_reg_2104 <= and_ln58_fu_738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln58_9_fu_1683_p2) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_9_fu_1734_p2 == 1'd1))) begin
        current_factor <= add_ln73_9_fu_1746_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln58_6_fu_1368_p2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_6_fu_1419_p2 == 1'd1))) begin
        current_factor_1 <= add_ln73_6_fu_1431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln58_fu_738_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_fu_789_p2 == 1'd1))) begin
        current_factor_10 <= add_ln73_fu_801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln58_7_fu_1473_p2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_7_fu_1524_p2 == 1'd1))) begin
        current_factor_11 <= add_ln73_7_fu_1536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln58_3_fu_1053_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_3_fu_1104_p2 == 1'd1))) begin
        current_factor_2 <= add_ln73_3_fu_1116_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == and_ln58_5_fu_1263_p2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_5_fu_1314_p2 == 1'd1))) begin
        current_factor_3 <= add_ln73_5_fu_1326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln58_4_fu_1158_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_4_fu_1209_p2 == 1'd1))) begin
        current_factor_4 <= add_ln73_4_fu_1221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_10_fu_1788_p2) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_10_fu_1839_p2 == 1'd1))) begin
        current_factor_5 <= add_ln73_10_fu_1851_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln58_2_fu_948_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_2_fu_999_p2 == 1'd1))) begin
        current_factor_6 <= add_ln73_2_fu_1011_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_11_fu_1883_p2) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_11_fu_1934_p2 == 1'd1))) begin
        current_factor_7 <= add_ln73_11_fu_1946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'd1 == and_ln58_8_fu_1578_p2) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_8_fu_1629_p2 == 1'd1))) begin
        current_factor_8 <= add_ln73_8_fu_1641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln58_1_fu_843_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln71_1_fu_894_p2 == 1'd1))) begin
        current_factor_9 <= add_ln73_1_fu_906_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        filtered_im_0_o_mem_read_reg_2059 <= filtered_im_0_o_mem;
        filtered_im_1_o_mem_read_reg_2049 <= filtered_im_1_o_mem;
        filtered_real_0_o_mem_read_reg_2054 <= filtered_real_0_o_mem;
        filtered_real_1_o_mem_read_reg_2044 <= filtered_real_1_o_mem;
        mad_I_o_mem_read_reg_2069 <= mad_I_o_mem;
        mad_R_o_mem_read_reg_2089 <= mad_R_o_mem;
        raw_data_im_1_o_mem_read_reg_2074 <= raw_data_im_1_o_mem;
        raw_data_im_o_mem_read_reg_2099 <= raw_data_im_o_mem;
        raw_data_real_1_o_mem_read_reg_2084 <= raw_data_real_1_o_mem;
        raw_data_real_o_mem_read_reg_2094 <= raw_data_real_o_mem;
        std_I_o_mem_read_reg_2064 <= std_I_o_mem;
        std_R_o_mem_read_reg_2079 <= std_R_o_mem;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_10_fu_1788_p2) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        icmp_ln59_10_reg_2328 <= icmp_ln59_10_fu_1794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_11_fu_1883_p2) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        icmp_ln59_11_reg_2344 <= icmp_ln59_11_fu_1889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln58_1_fu_843_p2) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln59_1_reg_2130 <= icmp_ln59_1_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln58_2_fu_948_p2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln59_2_reg_2152 <= icmp_ln59_2_fu_954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln58_3_fu_1053_p2) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        icmp_ln59_3_reg_2174 <= icmp_ln59_3_fu_1059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln58_4_fu_1158_p2) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        icmp_ln59_4_reg_2196 <= icmp_ln59_4_fu_1164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == and_ln58_5_fu_1263_p2) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        icmp_ln59_5_reg_2218 <= icmp_ln59_5_fu_1269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln58_6_fu_1368_p2) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        icmp_ln59_6_reg_2240 <= icmp_ln59_6_fu_1374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln58_7_fu_1473_p2) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        icmp_ln59_7_reg_2262 <= icmp_ln59_7_fu_1479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'd1 == and_ln58_8_fu_1578_p2) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        icmp_ln59_8_reg_2284 <= icmp_ln59_8_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln58_9_fu_1683_p2) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        icmp_ln59_9_reg_2306 <= icmp_ln59_9_fu_1689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln58_fu_738_p2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln59_reg_2108 <= icmp_ln59_fu_744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'd1 == and_ln58_10_reg_2324) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        tmp_10_reg_2356 <= filtered_im_1_o_stream_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'd1 == and_ln58_11_reg_2340) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        tmp_11_reg_2367 <= filtered_real_1_o_stream_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_11_fu_1889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_11_fu_1883_p2) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        trunc_ln61_10_reg_2348 <= {{add_ln61_11_fu_1907_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_1_fu_849_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln58_1_fu_843_p2) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        trunc_ln61_1_reg_2134 <= {{add_ln61_1_fu_867_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_2_fu_954_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln58_2_fu_948_p2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        trunc_ln61_2_reg_2156 <= {{add_ln61_2_fu_972_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_3_fu_1059_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln58_3_fu_1053_p2) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        trunc_ln61_3_reg_2178 <= {{add_ln61_3_fu_1077_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_4_fu_1164_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln58_4_fu_1158_p2) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        trunc_ln61_4_reg_2200 <= {{add_ln61_4_fu_1182_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_5_fu_1269_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == and_ln58_5_fu_1263_p2) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        trunc_ln61_5_reg_2222 <= {{add_ln61_5_fu_1287_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_6_fu_1374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln58_6_fu_1368_p2) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        trunc_ln61_6_reg_2244 <= {{add_ln61_6_fu_1392_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_7_fu_1479_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln58_7_fu_1473_p2) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        trunc_ln61_7_reg_2266 <= {{add_ln61_7_fu_1497_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_8_fu_1584_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'd1 == and_ln58_8_fu_1578_p2) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        trunc_ln61_8_reg_2288 <= {{add_ln61_8_fu_1602_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_9_fu_1689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln58_9_fu_1683_p2) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        trunc_ln61_9_reg_2310 <= {{add_ln61_9_fu_1707_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_10_fu_1794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_10_fu_1788_p2) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        trunc_ln61_s_reg_2332 <= {{add_ln61_10_fu_1812_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln59_fu_744_p2 == 1'd1) & (1'd1 == and_ln58_fu_738_p2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln_reg_2112 <= {{add_ln61_fu_762_p2[63:3]}};
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if (((shouldContinue_fu_2028_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_8_reg_2280) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        filtered_im_0_o_stream_TDATA_blk_n = filtered_im_0_o_stream_TVALID_int_regslice;
    end else begin
        filtered_im_0_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_8_reg_2280) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        filtered_im_0_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        filtered_im_0_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'd1 == and_ln58_10_reg_2324) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        filtered_im_1_o_stream_TDATA_blk_n = filtered_im_1_o_stream_TVALID_int_regslice;
    end else begin
        filtered_im_1_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'd1 == and_ln58_10_reg_2324) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        filtered_im_1_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        filtered_im_1_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'd1 == and_ln58_9_reg_2302) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        filtered_real_0_o_stream_TDATA_blk_n = filtered_real_0_o_stream_TVALID_int_regslice;
    end else begin
        filtered_real_0_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'd1 == and_ln58_9_reg_2302) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        filtered_real_0_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        filtered_real_0_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'd1 == and_ln58_11_reg_2340) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        filtered_real_1_o_stream_TDATA_blk_n = filtered_real_1_o_stream_TVALID_int_regslice;
    end else begin
        filtered_real_1_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'd1 == and_ln58_11_reg_2340) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        filtered_real_1_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        filtered_real_1_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op468_writereq_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem_AWADDR = sext_ln61_23_fu_2034_p1;
    end else if (((ap_predicate_op443_writereq_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_21_fu_1958_p1;
    end else if (((ap_predicate_op379_writereq_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_19_fu_1758_p1;
    end else if (((ap_predicate_op347_writereq_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_17_fu_1653_p1;
    end else if (((ap_predicate_op315_writereq_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_15_fu_1548_p1;
    end else if (((ap_predicate_op283_writereq_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_13_fu_1443_p1;
    end else if (((ap_predicate_op251_writereq_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_11_fu_1338_p1;
    end else if (((ap_predicate_op221_writereq_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_9_fu_1233_p1;
    end else if (((ap_predicate_op192_writereq_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_7_fu_1128_p1;
    end else if (((ap_predicate_op164_writereq_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_5_fu_1023_p1;
    end else if (((ap_predicate_op137_writereq_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_3_fu_918_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op111_writereq_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_AWADDR = sext_ln61_1_fu_813_p1;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op443_writereq_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op379_writereq_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op347_writereq_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op315_writereq_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op283_writereq_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op251_writereq_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op221_writereq_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op192_writereq_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op164_writereq_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op137_writereq_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op468_writereq_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op111_writereq_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op426_writeresp_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op369_writeresp_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op337_writeresp_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op305_writeresp_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op273_writeresp_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op494_writeresp_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op491_writeresp_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op487_writeresp_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op482_writeresp_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op476_writeresp_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op459_writeresp_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op469_writeresp_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op475_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        gmem_WDATA = tmp_11_reg_2367;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op465_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        gmem_WDATA = tmp_10_reg_2356;
    end else if (((ap_predicate_op438_write_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = filtered_real_0_o_stream_TDATA_int_regslice;
    end else if (((ap_predicate_op376_write_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = filtered_im_0_o_stream_TDATA_int_regslice;
    end else if (((ap_predicate_op344_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = std_I_o_stream_TDATA_int_regslice;
    end else if (((ap_predicate_op312_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = mad_I_o_stream_TDATA_int_regslice;
    end else if (((ap_predicate_op280_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = raw_data_im_1_o_stream_TDATA_int_regslice;
    end else if (((ap_predicate_op248_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = std_R_o_stream_TDATA_int_regslice;
    end else if (((ap_predicate_op218_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = raw_data_real_1_o_stream_TDATA_int_regslice;
    end else if (((ap_predicate_op189_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = mad_R_o_stream_TDATA_int_regslice;
    end else if (((ap_predicate_op161_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = raw_data_real_o_stream_TDATA_int_regslice;
    end else if (((ap_predicate_op134_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        gmem_WDATA = raw_data_im_o_stream_TDATA_int_regslice;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op438_write_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op376_write_state12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op344_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op312_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op280_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op248_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op218_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op189_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op161_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op134_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_predicate_op475_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op465_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln59_11_reg_2344 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln58_11_reg_2340) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln59_10_reg_2328 == 1'd1) & (1'd1 == and_ln58_10_reg_2324) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln59_5_reg_2218 == 1'd1) & (1'd1 == and_ln58_5_reg_2214) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln59_9_reg_2306 == 1'd1) & (1'd1 == and_ln58_9_reg_2302) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln59_4_reg_2196 == 1'd1) & (1'd1 == and_ln58_4_reg_2192) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln59_8_reg_2284 == 1'd1) & (1'd1 == and_ln58_8_reg_2280) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln59_3_reg_2174 == 1'd1) & (1'd1 == and_ln58_3_reg_2170) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln59_7_reg_2262 == 1'd1) & (1'd1 == and_ln58_7_reg_2258) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln59_2_reg_2152 == 1'd1) & (1'd1 == and_ln58_2_reg_2148) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln59_6_reg_2240 == 1'd1) & (1'd1 == and_ln58_6_reg_2236) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln59_1_reg_2130 == 1'd1) & (1'd1 == and_ln58_1_reg_2126) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln59_reg_2108 == 1'd1) & (1'd1 == and_ln58_reg_2104) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln59_5_reg_2218 == 1'd1) & (1'd1 == and_ln58_5_reg_2214) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln59_4_reg_2196 == 1'd1) & (1'd1 == and_ln58_4_reg_2192) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln59_11_reg_2344 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln58_11_reg_2340) & (1'b0 == ap_block_pp0_stage6)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln59_3_reg_2174 == 1'd1) & (1'd1 == and_ln58_3_reg_2170) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln59_10_reg_2328 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln58_10_reg_2324) & (1'b0 == ap_block_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln59_2_reg_2152 == 1'd1) & (1'd1 == and_ln58_2_reg_2148) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln59_9_reg_2306 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln58_9_reg_2302) & (1'b0 == ap_block_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln59_1_reg_2130 == 1'd1) & (1'd1 == and_ln58_1_reg_2126) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln59_8_reg_2284 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln58_8_reg_2280) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln59_reg_2108 == 1'd1) & (1'd1 == and_ln58_reg_2104) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln59_7_reg_2262 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln58_7_reg_2258) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln59_6_reg_2240 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln58_6_reg_2236) & (1'b0 == ap_block_pp0_stage1)))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln59_10_reg_2328 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln58_10_reg_2324) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln59_9_reg_2306 == 1'd1) & (1'd1 == and_ln58_9_reg_2302) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln59_4_reg_2196 == 1'd1) & (1'd1 == and_ln58_4_reg_2192) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln59_8_reg_2284 == 1'd1) & (1'd1 == and_ln58_8_reg_2280) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln59_3_reg_2174 == 1'd1) & (1'd1 == and_ln58_3_reg_2170) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln59_7_reg_2262 == 1'd1) & (1'd1 == and_ln58_7_reg_2258) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln59_2_reg_2152 == 1'd1) & (1'd1 == and_ln58_2_reg_2148) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln59_6_reg_2240 == 1'd1) & (1'd1 == and_ln58_6_reg_2236) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln59_1_reg_2130 == 1'd1) & (1'd1 == and_ln58_1_reg_2126) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln59_5_reg_2218 == 1'd1) & (1'd1 == and_ln58_5_reg_2214) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln59_reg_2108 == 1'd1) & (1'd1 == and_ln58_reg_2104) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln59_11_reg_2344 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln58_11_reg_2340) & (1'b0 == ap_block_pp0_stage1)))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'd1 == and_ln58_6_reg_2236) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mad_I_o_stream_TDATA_blk_n = mad_I_o_stream_TVALID_int_regslice;
    end else begin
        mad_I_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'd1 == and_ln58_6_reg_2236) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mad_I_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        mad_I_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln58_2_reg_2148) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mad_R_o_stream_TDATA_blk_n = mad_R_o_stream_TVALID_int_regslice;
    end else begin
        mad_R_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln58_2_reg_2148) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mad_R_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        mad_R_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln58_5_reg_2214) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        raw_data_im_1_o_stream_TDATA_blk_n = raw_data_im_1_o_stream_TVALID_int_regslice;
    end else begin
        raw_data_im_1_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln58_5_reg_2214) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        raw_data_im_1_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        raw_data_im_1_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln58_reg_2104) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        raw_data_im_o_stream_TDATA_blk_n = raw_data_im_o_stream_TVALID_int_regslice;
    end else begin
        raw_data_im_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln58_reg_2104) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        raw_data_im_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        raw_data_im_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == and_ln58_3_reg_2170) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        raw_data_real_1_o_stream_TDATA_blk_n = raw_data_real_1_o_stream_TVALID_int_regslice;
    end else begin
        raw_data_real_1_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == and_ln58_3_reg_2170) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        raw_data_real_1_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        raw_data_real_1_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln58_1_reg_2126) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        raw_data_real_o_stream_TDATA_blk_n = raw_data_real_o_stream_TVALID_int_regslice;
    end else begin
        raw_data_real_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln58_1_reg_2126) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        raw_data_real_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        raw_data_real_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln58_7_reg_2258) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        std_I_o_stream_TDATA_blk_n = std_I_o_stream_TVALID_int_regslice;
    end else begin
        std_I_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln58_7_reg_2258) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        std_I_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        std_I_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln58_4_reg_2192) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        std_R_o_stream_TDATA_blk_n = std_R_o_stream_TVALID_int_regslice;
    end else begin
        std_R_o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln58_4_reg_2192) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        std_R_o_stream_TREADY_int_regslice = 1'b1;
    end else begin
        std_R_o_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((~((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0)) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln61_10_fu_1812_p2 = ($signed(sext_ln61_20_fu_1808_p1) + $signed(filtered_im_1_o_mem_read_reg_2049));

assign add_ln61_11_fu_1907_p2 = ($signed(sext_ln61_22_fu_1903_p1) + $signed(filtered_real_1_o_mem_read_reg_2044));

assign add_ln61_1_fu_867_p2 = ($signed(sext_ln61_2_fu_863_p1) + $signed(raw_data_real_o_mem_read_reg_2094));

assign add_ln61_2_fu_972_p2 = ($signed(sext_ln61_4_fu_968_p1) + $signed(mad_R_o_mem_read_reg_2089));

assign add_ln61_3_fu_1077_p2 = ($signed(sext_ln61_6_fu_1073_p1) + $signed(raw_data_real_1_o_mem_read_reg_2084));

assign add_ln61_4_fu_1182_p2 = ($signed(sext_ln61_8_fu_1178_p1) + $signed(std_R_o_mem_read_reg_2079));

assign add_ln61_5_fu_1287_p2 = ($signed(sext_ln61_10_fu_1283_p1) + $signed(raw_data_im_1_o_mem_read_reg_2074));

assign add_ln61_6_fu_1392_p2 = ($signed(sext_ln61_12_fu_1388_p1) + $signed(mad_I_o_mem_read_reg_2069));

assign add_ln61_7_fu_1497_p2 = ($signed(sext_ln61_14_fu_1493_p1) + $signed(std_I_o_mem_read_reg_2064));

assign add_ln61_8_fu_1602_p2 = ($signed(sext_ln61_16_fu_1598_p1) + $signed(filtered_im_0_o_mem_read_reg_2059));

assign add_ln61_9_fu_1707_p2 = ($signed(sext_ln61_18_fu_1703_p1) + $signed(filtered_real_0_o_mem_read_reg_2054));

assign add_ln61_fu_762_p2 = ($signed(sext_ln61_fu_758_p1) + $signed(raw_data_im_o_mem_read_reg_2099));

assign add_ln62_10_fu_1827_p2 = (current_rate_5 + 32'd1);

assign add_ln62_11_fu_1922_p2 = (current_rate_7 + 32'd1);

assign add_ln62_1_fu_882_p2 = (current_rate_9 + 32'd1);

assign add_ln62_2_fu_987_p2 = (current_rate_6 + 32'd1);

assign add_ln62_3_fu_1092_p2 = (current_rate_2 + 32'd1);

assign add_ln62_4_fu_1197_p2 = (current_rate_4 + 32'd1);

assign add_ln62_5_fu_1302_p2 = (current_rate_3 + 32'd1);

assign add_ln62_6_fu_1407_p2 = (current_rate_1 + 32'd1);

assign add_ln62_7_fu_1512_p2 = (current_rate_11 + 32'd1);

assign add_ln62_8_fu_1617_p2 = (current_rate_8 + 32'd1);

assign add_ln62_9_fu_1722_p2 = (current_rate + 32'd1);

assign add_ln62_fu_777_p2 = (current_rate_10 + 32'd1);

assign add_ln73_10_fu_1851_p2 = (current_factor_5 + 32'd1);

assign add_ln73_11_fu_1946_p2 = (current_factor_7 + 32'd1);

assign add_ln73_1_fu_906_p2 = (current_factor_9 + 32'd1);

assign add_ln73_2_fu_1011_p2 = (current_factor_6 + 32'd1);

assign add_ln73_3_fu_1116_p2 = (current_factor_2 + 32'd1);

assign add_ln73_4_fu_1221_p2 = (current_factor_4 + 32'd1);

assign add_ln73_5_fu_1326_p2 = (current_factor_3 + 32'd1);

assign add_ln73_6_fu_1431_p2 = (current_factor_1 + 32'd1);

assign add_ln73_7_fu_1536_p2 = (current_factor_11 + 32'd1);

assign add_ln73_8_fu_1641_p2 = (current_factor_8 + 32'd1);

assign add_ln73_9_fu_1746_p2 = (current_factor + 32'd1);

assign add_ln73_fu_801_p2 = (current_factor_10 + 32'd1);

assign and_ln58_10_fu_1788_p2 = (icmp_ln58_21_fu_1782_p2 & icmp_ln58_20_fu_1772_p2);

assign and_ln58_11_fu_1883_p2 = (icmp_ln58_23_fu_1877_p2 & icmp_ln58_22_fu_1867_p2);

assign and_ln58_1_fu_843_p2 = (icmp_ln58_3_fu_837_p2 & icmp_ln58_2_fu_827_p2);

assign and_ln58_2_fu_948_p2 = (icmp_ln58_5_fu_942_p2 & icmp_ln58_4_fu_932_p2);

assign and_ln58_3_fu_1053_p2 = (icmp_ln58_7_fu_1047_p2 & icmp_ln58_6_fu_1037_p2);

assign and_ln58_4_fu_1158_p2 = (icmp_ln58_9_fu_1152_p2 & icmp_ln58_8_fu_1142_p2);

assign and_ln58_5_fu_1263_p2 = (icmp_ln58_11_fu_1257_p2 & icmp_ln58_10_fu_1247_p2);

assign and_ln58_6_fu_1368_p2 = (icmp_ln58_13_fu_1362_p2 & icmp_ln58_12_fu_1352_p2);

assign and_ln58_7_fu_1473_p2 = (icmp_ln58_15_fu_1467_p2 & icmp_ln58_14_fu_1457_p2);

assign and_ln58_8_fu_1578_p2 = (icmp_ln58_17_fu_1572_p2 & icmp_ln58_16_fu_1562_p2);

assign and_ln58_9_fu_1683_p2 = (icmp_ln58_19_fu_1677_p2 & icmp_ln58_18_fu_1667_p2);

assign and_ln58_fu_738_p2 = (icmp_ln58_fu_722_p2 & icmp_ln58_1_fu_732_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd13];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_predicate_op459_writeresp_state14 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((ap_predicate_op459_writeresp_state14 == 1'b1) & (gmem_BVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((ap_predicate_op459_writeresp_state14 == 1'b1) & (gmem_BVALID == 1'b0))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op369_writeresp_state12 == 1'b1) & (gmem_BVALID == 1'b0)) | ((filtered_im_0_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_8_reg_2280))));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((ap_predicate_op369_writeresp_state12 == 1'b1) & (gmem_BVALID == 1'b0)) | ((filtered_im_0_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_8_reg_2280))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((ap_predicate_op369_writeresp_state12 == 1'b1) & (gmem_BVALID == 1'b0)) | ((filtered_im_0_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_8_reg_2280))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op426_writeresp_state13 == 1'b1) & (gmem_BVALID == 1'b0)) | ((filtered_real_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_11_reg_2340)) | ((filtered_im_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_10_reg_2324)) | ((filtered_real_0_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_9_reg_2302))));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((ap_predicate_op426_writeresp_state13 == 1'b1) & (gmem_BVALID == 1'b0)) | ((filtered_real_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_11_reg_2340)) | ((filtered_im_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_10_reg_2324)) | ((filtered_real_0_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_9_reg_2302))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((ap_predicate_op426_writeresp_state13 == 1'b1) & (gmem_BVALID == 1'b0)) | ((filtered_real_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_11_reg_2340)) | ((filtered_im_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_10_reg_2324)) | ((filtered_real_0_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_9_reg_2302))));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_predicate_op469_writeresp_state15 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((ap_predicate_op469_writeresp_state15 == 1'b1) & (gmem_BVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((ap_predicate_op469_writeresp_state15 == 1'b1) & (gmem_BVALID == 1'b0)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_predicate_op476_writeresp_state16 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((raw_data_im_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_reg_2104) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_predicate_op476_writeresp_state16 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((raw_data_im_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_reg_2104)))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_predicate_op476_writeresp_state16 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((raw_data_im_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_reg_2104)))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((ap_predicate_op482_writeresp_state17 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((raw_data_real_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_1_reg_2126) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_predicate_op482_writeresp_state17 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((raw_data_real_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_1_reg_2126)))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_predicate_op482_writeresp_state17 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((raw_data_real_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_1_reg_2126)))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = (((ap_predicate_op487_writeresp_state18 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((mad_R_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_2_reg_2148) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_predicate_op487_writeresp_state18 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state6_io) | ((mad_R_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_2_reg_2148)))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_predicate_op487_writeresp_state18 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state6_io) | ((mad_R_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_2_reg_2148)))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = (((ap_predicate_op491_writeresp_state19 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((raw_data_real_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_3_reg_2170) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_predicate_op491_writeresp_state19 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((raw_data_real_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_3_reg_2170)))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_predicate_op491_writeresp_state19 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((raw_data_real_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_3_reg_2170)))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = (((ap_predicate_op494_writeresp_state20 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((std_R_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_4_reg_2192) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_predicate_op494_writeresp_state20 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state8_io) | ((std_R_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_4_reg_2192)))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_predicate_op494_writeresp_state20 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state8_io) | ((std_R_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_4_reg_2192)))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op273_writeresp_state9 == 1'b1) & (gmem_BVALID == 1'b0)) | ((raw_data_im_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_5_reg_2214))));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((ap_predicate_op273_writeresp_state9 == 1'b1) & (gmem_BVALID == 1'b0)) | ((raw_data_im_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_5_reg_2214))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((ap_predicate_op273_writeresp_state9 == 1'b1) & (gmem_BVALID == 1'b0)) | ((raw_data_im_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_5_reg_2214))));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op305_writeresp_state10 == 1'b1) & (gmem_BVALID == 1'b0)) | ((mad_I_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_6_reg_2236))));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((ap_predicate_op305_writeresp_state10 == 1'b1) & (gmem_BVALID == 1'b0)) | ((mad_I_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_6_reg_2236))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((ap_predicate_op305_writeresp_state10 == 1'b1) & (gmem_BVALID == 1'b0)) | ((mad_I_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_6_reg_2236))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op337_writeresp_state11 == 1'b1) & (gmem_BVALID == 1'b0)) | ((std_I_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_7_reg_2258))));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((ap_predicate_op337_writeresp_state11 == 1'b1) & (gmem_BVALID == 1'b0)) | ((std_I_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_7_reg_2258))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((ap_predicate_op337_writeresp_state11 == 1'b1) & (gmem_BVALID == 1'b0)) | ((std_I_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_7_reg_2258))));
end

always @ (*) begin
    ap_block_state10_io = (((ap_predicate_op315_writereq_state10 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op312_write_state10 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state10_pp0_stage8_iter0 = (((ap_predicate_op305_writeresp_state10 == 1'b1) & (gmem_BVALID == 1'b0)) | ((mad_I_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_6_reg_2236)));
end

always @ (*) begin
    ap_block_state11_io = (((ap_predicate_op347_writereq_state11 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op344_write_state11 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage9_iter0 = (((ap_predicate_op337_writeresp_state11 == 1'b1) & (gmem_BVALID == 1'b0)) | ((std_I_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_7_reg_2258)));
end

always @ (*) begin
    ap_block_state12_io = (((ap_predicate_op379_writereq_state12 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op376_write_state12 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state12_pp0_stage10_iter0 = (((ap_predicate_op369_writeresp_state12 == 1'b1) & (gmem_BVALID == 1'b0)) | ((filtered_im_0_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_8_reg_2280)));
end

always @ (*) begin
    ap_block_state13_io = (((ap_predicate_op443_writereq_state13 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op438_write_state13 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0 = (((ap_predicate_op426_writeresp_state13 == 1'b1) & (gmem_BVALID == 1'b0)) | ((filtered_real_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_11_reg_2340)) | ((filtered_im_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_10_reg_2324)) | ((filtered_real_0_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_9_reg_2302)));
end

always @ (*) begin
    ap_block_state14_io = (((ap_predicate_op468_writereq_state14 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op465_write_state14 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter1 = ((ap_predicate_op459_writeresp_state14 == 1'b1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state15_io = ((ap_predicate_op475_write_state15 == 1'b1) & (gmem_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage1_iter1 = ((ap_predicate_op469_writeresp_state15 == 1'b1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage2_iter1 = ((ap_predicate_op476_writeresp_state16 == 1'b1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage3_iter1 = ((ap_predicate_op482_writeresp_state17 == 1'b1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage4_iter1 = ((ap_predicate_op487_writeresp_state18 == 1'b1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage5_iter1 = ((ap_predicate_op491_writeresp_state19 == 1'b1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage6_iter1 = ((ap_predicate_op494_writeresp_state20 == 1'b1) & (gmem_BVALID == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((ap_predicate_op111_writereq_state3 == 1'b1) & (gmem_AWREADY == 1'b0));
end

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = (((ap_predicate_op137_writereq_state4 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op134_write_state4 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = ((raw_data_im_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_reg_2104));
end

always @ (*) begin
    ap_block_state5_io = (((ap_predicate_op164_writereq_state5 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op161_write_state5 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = ((raw_data_real_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_1_reg_2126));
end

always @ (*) begin
    ap_block_state6_io = (((ap_predicate_op192_writereq_state6 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op189_write_state6 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = ((mad_R_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_2_reg_2148));
end

always @ (*) begin
    ap_block_state7_io = (((ap_predicate_op221_writereq_state7 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op218_write_state7 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = ((raw_data_real_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_3_reg_2170));
end

always @ (*) begin
    ap_block_state8_io = (((ap_predicate_op251_writereq_state8 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op248_write_state8 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state8_pp0_stage6_iter0 = ((std_R_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_4_reg_2192));
end

always @ (*) begin
    ap_block_state9_io = (((ap_predicate_op283_writereq_state9 == 1'b1) & (gmem_AWREADY == 1'b0)) | ((ap_predicate_op280_write_state9 == 1'b1) & (gmem_WREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage7_iter0 = (((ap_predicate_op273_writeresp_state9 == 1'b1) & (gmem_BVALID == 1'b0)) | ((raw_data_im_1_o_stream_TVALID_int_regslice == 1'b0) & (1'd1 == and_ln58_5_reg_2214)));
end

always @ (*) begin
    ap_condition_1084 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1085 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln58_fu_738_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1091 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1092 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln58_1_fu_843_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1097 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1098 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln58_2_fu_948_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1103 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1104 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln58_3_fu_1053_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1109 = ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1110 = ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln58_4_fu_1158_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1115 = ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1116 = ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == and_ln58_5_fu_1263_p2) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1121 = ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1122 = ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln58_6_fu_1368_p2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1127 = ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1128 = ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln58_7_fu_1473_p2) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1133 = ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1134 = ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'd1 == and_ln58_8_fu_1578_p2) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1139 = ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1140 = ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'd1 == and_ln58_9_fu_1683_p2) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1145 = ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1146 = ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_10_fu_1788_p2) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1151 = ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'd1 == and_ln58_11_fu_1883_p2) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_predicate_op111_writereq_state3 = ((icmp_ln59_reg_2108 == 1'd1) & (1'd1 == and_ln58_reg_2104));
end

always @ (*) begin
    ap_predicate_op134_write_state4 = ((icmp_ln59_reg_2108 == 1'd1) & (1'd1 == and_ln58_reg_2104));
end

always @ (*) begin
    ap_predicate_op137_writereq_state4 = ((icmp_ln59_1_reg_2130 == 1'd1) & (1'd1 == and_ln58_1_reg_2126));
end

always @ (*) begin
    ap_predicate_op161_write_state5 = ((icmp_ln59_1_reg_2130 == 1'd1) & (1'd1 == and_ln58_1_reg_2126));
end

always @ (*) begin
    ap_predicate_op164_writereq_state5 = ((icmp_ln59_2_reg_2152 == 1'd1) & (1'd1 == and_ln58_2_reg_2148));
end

always @ (*) begin
    ap_predicate_op189_write_state6 = ((icmp_ln59_2_reg_2152 == 1'd1) & (1'd1 == and_ln58_2_reg_2148));
end

always @ (*) begin
    ap_predicate_op192_writereq_state6 = ((icmp_ln59_3_reg_2174 == 1'd1) & (1'd1 == and_ln58_3_reg_2170));
end

always @ (*) begin
    ap_predicate_op218_write_state7 = ((icmp_ln59_3_reg_2174 == 1'd1) & (1'd1 == and_ln58_3_reg_2170));
end

always @ (*) begin
    ap_predicate_op221_writereq_state7 = ((icmp_ln59_4_reg_2196 == 1'd1) & (1'd1 == and_ln58_4_reg_2192));
end

always @ (*) begin
    ap_predicate_op248_write_state8 = ((icmp_ln59_4_reg_2196 == 1'd1) & (1'd1 == and_ln58_4_reg_2192));
end

always @ (*) begin
    ap_predicate_op251_writereq_state8 = ((icmp_ln59_5_reg_2218 == 1'd1) & (1'd1 == and_ln58_5_reg_2214));
end

always @ (*) begin
    ap_predicate_op273_writeresp_state9 = ((icmp_ln59_reg_2108 == 1'd1) & (1'd1 == and_ln58_reg_2104));
end

always @ (*) begin
    ap_predicate_op280_write_state9 = ((icmp_ln59_5_reg_2218 == 1'd1) & (1'd1 == and_ln58_5_reg_2214));
end

always @ (*) begin
    ap_predicate_op283_writereq_state9 = ((icmp_ln59_6_reg_2240 == 1'd1) & (1'd1 == and_ln58_6_reg_2236));
end

always @ (*) begin
    ap_predicate_op305_writeresp_state10 = ((icmp_ln59_1_reg_2130 == 1'd1) & (1'd1 == and_ln58_1_reg_2126));
end

always @ (*) begin
    ap_predicate_op312_write_state10 = ((icmp_ln59_6_reg_2240 == 1'd1) & (1'd1 == and_ln58_6_reg_2236));
end

always @ (*) begin
    ap_predicate_op315_writereq_state10 = ((icmp_ln59_7_reg_2262 == 1'd1) & (1'd1 == and_ln58_7_reg_2258));
end

always @ (*) begin
    ap_predicate_op337_writeresp_state11 = ((icmp_ln59_2_reg_2152 == 1'd1) & (1'd1 == and_ln58_2_reg_2148));
end

always @ (*) begin
    ap_predicate_op344_write_state11 = ((icmp_ln59_7_reg_2262 == 1'd1) & (1'd1 == and_ln58_7_reg_2258));
end

always @ (*) begin
    ap_predicate_op347_writereq_state11 = ((icmp_ln59_8_reg_2284 == 1'd1) & (1'd1 == and_ln58_8_reg_2280));
end

always @ (*) begin
    ap_predicate_op369_writeresp_state12 = ((icmp_ln59_3_reg_2174 == 1'd1) & (1'd1 == and_ln58_3_reg_2170));
end

always @ (*) begin
    ap_predicate_op376_write_state12 = ((icmp_ln59_8_reg_2284 == 1'd1) & (1'd1 == and_ln58_8_reg_2280));
end

always @ (*) begin
    ap_predicate_op379_writereq_state12 = ((icmp_ln59_9_reg_2306 == 1'd1) & (1'd1 == and_ln58_9_reg_2302));
end

always @ (*) begin
    ap_predicate_op426_writeresp_state13 = ((icmp_ln59_4_reg_2196 == 1'd1) & (1'd1 == and_ln58_4_reg_2192));
end

always @ (*) begin
    ap_predicate_op438_write_state13 = ((icmp_ln59_9_reg_2306 == 1'd1) & (1'd1 == and_ln58_9_reg_2302));
end

always @ (*) begin
    ap_predicate_op443_writereq_state13 = ((icmp_ln59_10_reg_2328 == 1'd1) & (1'd1 == and_ln58_10_reg_2324));
end

always @ (*) begin
    ap_predicate_op459_writeresp_state14 = ((icmp_ln59_5_reg_2218 == 1'd1) & (1'd1 == and_ln58_5_reg_2214));
end

always @ (*) begin
    ap_predicate_op465_write_state14 = ((icmp_ln59_10_reg_2328 == 1'd1) & (1'd1 == and_ln58_10_reg_2324));
end

always @ (*) begin
    ap_predicate_op468_writereq_state14 = ((icmp_ln59_11_reg_2344 == 1'd1) & (1'd1 == and_ln58_11_reg_2340));
end

always @ (*) begin
    ap_predicate_op469_writeresp_state15 = ((icmp_ln59_6_reg_2240 == 1'd1) & (1'd1 == and_ln58_6_reg_2236));
end

always @ (*) begin
    ap_predicate_op475_write_state15 = ((icmp_ln59_11_reg_2344 == 1'd1) & (1'd1 == and_ln58_11_reg_2340));
end

always @ (*) begin
    ap_predicate_op476_writeresp_state16 = ((icmp_ln59_7_reg_2262 == 1'd1) & (1'd1 == and_ln58_7_reg_2258));
end

always @ (*) begin
    ap_predicate_op482_writeresp_state17 = ((icmp_ln59_8_reg_2284 == 1'd1) & (1'd1 == and_ln58_8_reg_2280));
end

always @ (*) begin
    ap_predicate_op487_writeresp_state18 = ((icmp_ln59_9_reg_2306 == 1'd1) & (1'd1 == and_ln58_9_reg_2302));
end

always @ (*) begin
    ap_predicate_op491_writeresp_state19 = ((icmp_ln59_10_reg_2328 == 1'd1) & (1'd1 == and_ln58_10_reg_2324));
end

always @ (*) begin
    ap_predicate_op494_writeresp_state20 = ((icmp_ln59_11_reg_2344 == 1'd1) & (1'd1 == and_ln58_11_reg_2340));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign filtered_im_0_o_stream_TREADY = regslice_both_filtered_im_0_o_stream_U_ack_in;

assign filtered_im_1_o_stream_TREADY = regslice_both_filtered_im_1_o_stream_U_ack_in;

assign filtered_real_0_o_stream_TREADY = regslice_both_filtered_real_0_o_stream_U_ack_in;

assign filtered_real_1_o_stream_TREADY = regslice_both_filtered_real_1_o_stream_U_ack_in;

assign icmp_ln58_10_fu_1247_p2 = (($signed(current_rate_3) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_11_fu_1257_p2 = (($signed(current_factor_3) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_12_fu_1352_p2 = (($signed(current_rate_1) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_13_fu_1362_p2 = (($signed(current_factor_1) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_14_fu_1457_p2 = (($signed(current_rate_11) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_15_fu_1467_p2 = (($signed(current_factor_11) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_16_fu_1562_p2 = (($signed(current_rate_8) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_17_fu_1572_p2 = (($signed(current_factor_8) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_18_fu_1667_p2 = (($signed(current_rate) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_19_fu_1677_p2 = (($signed(current_factor) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_1_fu_732_p2 = (($signed(current_factor_10) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_20_fu_1772_p2 = (($signed(current_rate_5) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_21_fu_1782_p2 = (($signed(current_factor_5) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_22_fu_1867_p2 = (($signed(current_rate_7) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_23_fu_1877_p2 = (($signed(current_factor_7) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_2_fu_827_p2 = (($signed(current_rate_9) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_3_fu_837_p2 = (($signed(current_factor_9) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_4_fu_932_p2 = (($signed(current_rate_6) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_5_fu_942_p2 = (($signed(current_factor_6) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_6_fu_1037_p2 = (($signed(current_rate_2) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_7_fu_1047_p2 = (($signed(current_factor_2) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_8_fu_1142_p2 = (($signed(current_rate_4) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln58_9_fu_1152_p2 = (($signed(current_factor_4) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_722_p2 = (($signed(current_rate_10) < $signed(32'd409600)) ? 1'b1 : 1'b0);

assign icmp_ln59_10_fu_1794_p2 = ((current_factor_5 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_11_fu_1889_p2 = ((current_factor_7 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_849_p2 = ((current_factor_9 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_954_p2 = ((current_factor_6 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_1059_p2 = ((current_factor_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_1164_p2 = ((current_factor_4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_1269_p2 = ((current_factor_3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_1374_p2 = ((current_factor_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_1479_p2 = ((current_factor_11 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_8_fu_1584_p2 = ((current_factor_8 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_9_fu_1689_p2 = ((current_factor == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_744_p2 = ((current_factor_10 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_10_fu_1839_p2 = (($signed(add_ln62_10_fu_1827_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_11_fu_1934_p2 = (($signed(add_ln62_11_fu_1922_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_894_p2 = (($signed(add_ln62_1_fu_882_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_2_fu_999_p2 = (($signed(add_ln62_2_fu_987_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_3_fu_1104_p2 = (($signed(add_ln62_3_fu_1092_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_4_fu_1209_p2 = (($signed(add_ln62_4_fu_1197_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_5_fu_1314_p2 = (($signed(add_ln62_5_fu_1302_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_6_fu_1419_p2 = (($signed(add_ln62_6_fu_1407_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_7_fu_1524_p2 = (($signed(add_ln62_7_fu_1512_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_8_fu_1629_p2 = (($signed(add_ln62_8_fu_1617_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_9_fu_1734_p2 = (($signed(add_ln62_9_fu_1722_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_789_p2 = (($signed(add_ln62_fu_777_p2) > $signed(32'd409599)) ? 1'b1 : 1'b0);

assign mad_I_o_stream_TREADY = regslice_both_mad_I_o_stream_U_ack_in;

assign mad_R_o_stream_TREADY = regslice_both_mad_R_o_stream_U_ack_in;

assign or_ln152_1_fu_1974_p2 = (or_ln152_fu_1968_p2 | ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562);

assign or_ln152_2_fu_1980_p2 = (ap_phi_reg_pp0_iter0_retval_0_i81_reg_627 | ap_phi_reg_pp0_iter0_retval_0_i67_reg_614);

assign or_ln152_3_fu_1986_p2 = (or_ln152_2_fu_1980_p2 | ap_phi_reg_pp0_iter0_retval_0_i53_reg_601);

assign or_ln152_4_fu_1992_p2 = (or_ln152_3_fu_1986_p2 | or_ln152_1_fu_1974_p2);

assign or_ln152_5_fu_1998_p2 = (ap_phi_reg_pp0_iter0_retval_0_i123_reg_666 | ap_phi_reg_pp0_iter0_retval_0_i109_reg_653);

assign or_ln152_6_fu_2004_p2 = (or_ln152_5_fu_1998_p2 | ap_phi_reg_pp0_iter0_retval_0_i95_reg_640);

assign or_ln152_7_fu_2010_p2 = (ap_phi_reg_pp0_iter0_retval_0_i165_reg_705 | ap_phi_reg_pp0_iter0_retval_0_i151_reg_692);

assign or_ln152_8_fu_2016_p2 = (or_ln152_7_fu_2010_p2 | ap_phi_reg_pp0_iter0_retval_0_i137_reg_679);

assign or_ln152_9_fu_2022_p2 = (or_ln152_8_fu_2016_p2 | or_ln152_6_fu_2004_p2);

assign or_ln152_fu_1968_p2 = (ap_phi_reg_pp0_iter0_retval_0_i39_reg_588 | ap_phi_reg_pp0_iter0_retval_0_i25_reg_575);

assign raw_data_im_1_o_stream_TREADY = regslice_both_raw_data_im_1_o_stream_U_ack_in;

assign raw_data_im_o_stream_TREADY = regslice_both_raw_data_im_o_stream_U_ack_in;

assign raw_data_real_1_o_stream_TREADY = regslice_both_raw_data_real_1_o_stream_U_ack_in;

assign raw_data_real_o_stream_TREADY = regslice_both_raw_data_real_o_stream_U_ack_in;

assign sext_ln61_10_fu_1283_p1 = $signed(shl_ln61_5_fu_1275_p3);

assign sext_ln61_11_fu_1338_p1 = $signed(trunc_ln61_5_reg_2222);

assign sext_ln61_12_fu_1388_p1 = $signed(shl_ln61_6_fu_1380_p3);

assign sext_ln61_13_fu_1443_p1 = $signed(trunc_ln61_6_reg_2244);

assign sext_ln61_14_fu_1493_p1 = $signed(shl_ln61_7_fu_1485_p3);

assign sext_ln61_15_fu_1548_p1 = $signed(trunc_ln61_7_reg_2266);

assign sext_ln61_16_fu_1598_p1 = $signed(shl_ln61_8_fu_1590_p3);

assign sext_ln61_17_fu_1653_p1 = $signed(trunc_ln61_8_reg_2288);

assign sext_ln61_18_fu_1703_p1 = $signed(shl_ln61_9_fu_1695_p3);

assign sext_ln61_19_fu_1758_p1 = $signed(trunc_ln61_9_reg_2310);

assign sext_ln61_1_fu_813_p1 = $signed(trunc_ln_reg_2112);

assign sext_ln61_20_fu_1808_p1 = $signed(shl_ln61_s_fu_1800_p3);

assign sext_ln61_21_fu_1958_p1 = $signed(trunc_ln61_s_reg_2332);

assign sext_ln61_22_fu_1903_p1 = $signed(shl_ln61_10_fu_1895_p3);

assign sext_ln61_23_fu_2034_p1 = $signed(trunc_ln61_10_reg_2348);

assign sext_ln61_2_fu_863_p1 = $signed(shl_ln61_1_fu_855_p3);

assign sext_ln61_3_fu_918_p1 = $signed(trunc_ln61_1_reg_2134);

assign sext_ln61_4_fu_968_p1 = $signed(shl_ln61_2_fu_960_p3);

assign sext_ln61_5_fu_1023_p1 = $signed(trunc_ln61_2_reg_2156);

assign sext_ln61_6_fu_1073_p1 = $signed(shl_ln61_3_fu_1065_p3);

assign sext_ln61_7_fu_1128_p1 = $signed(trunc_ln61_3_reg_2178);

assign sext_ln61_8_fu_1178_p1 = $signed(shl_ln61_4_fu_1170_p3);

assign sext_ln61_9_fu_1233_p1 = $signed(trunc_ln61_4_reg_2200);

assign sext_ln61_fu_758_p1 = $signed(shl_ln_fu_750_p3);

assign shl_ln61_10_fu_1895_p3 = {{current_rate_7}, {3'd0}};

assign shl_ln61_1_fu_855_p3 = {{current_rate_9}, {3'd0}};

assign shl_ln61_2_fu_960_p3 = {{current_rate_6}, {3'd0}};

assign shl_ln61_3_fu_1065_p3 = {{current_rate_2}, {3'd0}};

assign shl_ln61_4_fu_1170_p3 = {{current_rate_4}, {3'd0}};

assign shl_ln61_5_fu_1275_p3 = {{current_rate_3}, {3'd0}};

assign shl_ln61_6_fu_1380_p3 = {{current_rate_1}, {3'd0}};

assign shl_ln61_7_fu_1485_p3 = {{current_rate_11}, {3'd0}};

assign shl_ln61_8_fu_1590_p3 = {{current_rate_8}, {3'd0}};

assign shl_ln61_9_fu_1695_p3 = {{current_rate}, {3'd0}};

assign shl_ln61_s_fu_1800_p3 = {{current_rate_5}, {3'd0}};

assign shl_ln_fu_750_p3 = {{current_rate_10}, {3'd0}};

assign shouldContinue_fu_2028_p2 = (or_ln152_9_fu_2022_p2 | or_ln152_4_fu_1992_p2);

assign std_I_o_stream_TREADY = regslice_both_std_I_o_stream_U_ack_in;

assign std_R_o_stream_TREADY = regslice_both_std_R_o_stream_U_ack_in;

endmodule //mem_write_top_rfi_C
