// Seed: 1743229611
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input uwire _id_0,
    input uwire id_1
);
  wire [id_0 : 1 'b0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_1 = id_1;
endmodule
module module_3 #(
    parameter id_0 = 32'd72
) (
    input  tri   _id_0,
    input  uwire id_1,
    output tri1  id_2
);
  assign id_2 = id_1;
  parameter id_4 = -1;
  wire [1 : -1] id_5;
  wire id_6;
  wire id_7;
  bit id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7
  );
  wire [id_0 : -1] id_9;
  initial begin : LABEL_0
    if (~1) id_8 <= -1;
  end
endmodule
