library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ALU is
	port (
		A		: in std_logic_vector(31 downto 0);
		B		: in std_logic_vector(31 downto 0);
		Op		: in std_logic_vector(3 downto 0);
		R		: out std_logic_vector(31 downto 0)
		);
end entity;

architecture Behavioral of ALU is



begin

	case (Op) is
		when "0000" =>
			R <= ;

end architecture;