# 格雷码转二进制
```verilog
generate
    for(genvar i=0; i<Length; i=i+1) begin
        assign bin[i] = ^(gray >> i);
    end 
endgenerate
```

# 二进制转格雷码
```verilog
assign gray = bin>>1 ^ bin;
```

