// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Mon Jun 17 14:59:50 2024
// Host        : cr047.office.dreamchip.de running 64-bit Red Hat Enterprise Linux release 8.9 (Ootpa)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_neorv32_vivado_ip_0_0_sim_netlist.v
// Design      : design_1_neorv32_vivado_ip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_neorv32_vivado_ip_0_0,neorv32_vivado_ip,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "neorv32_vivado_ip,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    resetn,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    gpio_o,
    gpio_i,
    uart0_txd_o,
    uart0_rxd_i,
    uart0_rts_o,
    uart0_cts_i,
    mtime_time_o,
    xirq_i,
    msw_irq_i,
    mext_irq_i);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s0_axis:s1_axis:m_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_i, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 resetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_i, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  output [63:0]gpio_o;
  input [63:0]gpio_i;
  output uart0_txd_o;
  input uart0_rxd_i;
  output uart0_rts_o;
  input uart0_cts_i;
  output [63:0]mtime_time_o;
  input [31:0]xirq_i;
  input msw_irq_i;
  input mext_irq_i;

  wire \<const0> ;
  wire clk;
  wire [63:0]gpio_i;
  wire [7:0]\^gpio_o ;
  wire [31:0]\^m_axi_araddr ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [15:2]\^m_axi_awaddr ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [31:0]xirq_i;

  assign gpio_o[63] = \<const0> ;
  assign gpio_o[62] = \<const0> ;
  assign gpio_o[61] = \<const0> ;
  assign gpio_o[60] = \<const0> ;
  assign gpio_o[59] = \<const0> ;
  assign gpio_o[58] = \<const0> ;
  assign gpio_o[57] = \<const0> ;
  assign gpio_o[56] = \<const0> ;
  assign gpio_o[55] = \<const0> ;
  assign gpio_o[54] = \<const0> ;
  assign gpio_o[53] = \<const0> ;
  assign gpio_o[52] = \<const0> ;
  assign gpio_o[51] = \<const0> ;
  assign gpio_o[50] = \<const0> ;
  assign gpio_o[49] = \<const0> ;
  assign gpio_o[48] = \<const0> ;
  assign gpio_o[47] = \<const0> ;
  assign gpio_o[46] = \<const0> ;
  assign gpio_o[45] = \<const0> ;
  assign gpio_o[44] = \<const0> ;
  assign gpio_o[43] = \<const0> ;
  assign gpio_o[42] = \<const0> ;
  assign gpio_o[41] = \<const0> ;
  assign gpio_o[40] = \<const0> ;
  assign gpio_o[39] = \<const0> ;
  assign gpio_o[38] = \<const0> ;
  assign gpio_o[37] = \<const0> ;
  assign gpio_o[36] = \<const0> ;
  assign gpio_o[35] = \<const0> ;
  assign gpio_o[34] = \<const0> ;
  assign gpio_o[33] = \<const0> ;
  assign gpio_o[32] = \<const0> ;
  assign gpio_o[31] = \<const0> ;
  assign gpio_o[30] = \<const0> ;
  assign gpio_o[29] = \<const0> ;
  assign gpio_o[28] = \<const0> ;
  assign gpio_o[27] = \<const0> ;
  assign gpio_o[26] = \<const0> ;
  assign gpio_o[25] = \<const0> ;
  assign gpio_o[24] = \<const0> ;
  assign gpio_o[23] = \<const0> ;
  assign gpio_o[22] = \<const0> ;
  assign gpio_o[21] = \<const0> ;
  assign gpio_o[20] = \<const0> ;
  assign gpio_o[19] = \<const0> ;
  assign gpio_o[18] = \<const0> ;
  assign gpio_o[17] = \<const0> ;
  assign gpio_o[16] = \<const0> ;
  assign gpio_o[15] = \<const0> ;
  assign gpio_o[14] = \<const0> ;
  assign gpio_o[13] = \<const0> ;
  assign gpio_o[12] = \<const0> ;
  assign gpio_o[11] = \<const0> ;
  assign gpio_o[10] = \<const0> ;
  assign gpio_o[9] = \<const0> ;
  assign gpio_o[8] = \<const0> ;
  assign gpio_o[7:0] = \^gpio_o [7:0];
  assign m_axi_araddr[31:16] = \^m_axi_araddr [31:16];
  assign m_axi_araddr[15:2] = \^m_axi_awaddr [15:2];
  assign m_axi_araddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_awaddr[31:16] = \^m_axi_araddr [31:16];
  assign m_axi_awaddr[15:2] = \^m_axi_awaddr [15:2];
  assign m_axi_awaddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip U0
       (.ADDRARDADDR(\^m_axi_awaddr [15:4]),
        .clk(clk),
        .\dbus_req_o[data] (m_axi_wdata),
        .gpio_i(gpio_i[7:0]),
        .gpio_o(\^gpio_o ),
        .m_axi_araddr({\^m_axi_araddr [31],\^m_axi_araddr [27],\^m_axi_araddr [25:16],\^m_axi_araddr [1:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\mar_reg[26] (\^m_axi_araddr [26]),
        .\mar_reg[28] (\^m_axi_araddr [28]),
        .\mar_reg[29] (\^m_axi_araddr [29]),
        .\mar_reg[2] (\^m_axi_awaddr [2]),
        .\mar_reg[30] (\^m_axi_araddr [30]),
        .\mar_reg[3] (\^m_axi_awaddr [3]),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway
   (\main_rsp[err] ,
    \keeper_reg[busy]__0 ,
    wdata_i,
    \cpu_d_rsp[err] ,
    m_axi_rresp_1_sp_1,
    \keeper_reg[cnt][4]_0 ,
    port_sel_reg,
    clk,
    rstn_sys,
    \keeper_reg[err]_0 ,
    \keeper_reg[busy]_0 ,
    arbiter_err_reg,
    m_axi_rresp);
  output \main_rsp[err] ;
  output \keeper_reg[busy]__0 ;
  output [0:0]wdata_i;
  output \cpu_d_rsp[err] ;
  output m_axi_rresp_1_sp_1;
  output \keeper_reg[cnt][4]_0 ;
  input port_sel_reg;
  input clk;
  input rstn_sys;
  input \keeper_reg[err]_0 ;
  input \keeper_reg[busy]_0 ;
  input arbiter_err_reg;
  input [1:0]m_axi_rresp;

  wire arbiter_err_reg;
  wire clk;
  wire \cpu_d_rsp[err] ;
  wire \keeper[cnt][2]_i_1_n_0 ;
  wire \keeper[cnt][3]_i_1_n_0 ;
  wire \keeper[cnt][4]_i_1_n_0 ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]__0 ;
  wire [4:0]\keeper_reg[cnt] ;
  wire \keeper_reg[cnt][4]_0 ;
  wire \keeper_reg[err]_0 ;
  wire \keeper_reg[halt_n_0_] ;
  wire [1:0]m_axi_rresp;
  wire m_axi_rresp_1_sn_1;
  wire \main_rsp[err] ;
  wire [1:0]p_0_in;
  wire port_sel_reg;
  wire rstn_sys;
  wire [0:0]wdata_i;

  assign m_axi_rresp_1_sp_1 = m_axi_rresp_1_sn_1;
  LUT2 #(
    .INIT(4'h8)) 
    arbiter_err_i_1
       (.I0(\main_rsp[err] ),
        .I1(arbiter_err_reg),
        .O(\cpu_d_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \keeper[cnt][0]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \keeper[cnt][1]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hE1FF)) 
    \keeper[cnt][2]_i_1 
       (.I0(\keeper_reg[cnt] [0]),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [2]),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \keeper[cnt][3]_i_1 
       (.I0(\keeper_reg[cnt] [1]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [2]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \keeper[cnt][4]_i_1 
       (.I0(\keeper_reg[cnt] [2]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [1]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[cnt] [4]),
        .I5(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \keeper[err]_i_4 
       (.I0(\keeper_reg[cnt] [4]),
        .I1(\keeper_reg[cnt] [2]),
        .I2(\keeper_reg[cnt] [0]),
        .I3(\keeper_reg[cnt] [1]),
        .I4(\keeper_reg[cnt] [3]),
        .I5(\keeper_reg[halt_n_0_] ),
        .O(\keeper_reg[cnt][4]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \keeper[err]_i_5 
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rresp[0]),
        .O(m_axi_rresp_1_sn_1));
  FDCE \keeper_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[busy]_0 ),
        .Q(\keeper_reg[busy]__0 ));
  FDCE \keeper_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\keeper_reg[cnt] [0]));
  FDCE \keeper_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\keeper_reg[cnt] [1]));
  FDCE \keeper_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][2]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [2]));
  FDCE \keeper_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][3]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [3]));
  FDCE \keeper_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][4]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [4]));
  FDCE \keeper_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[err]_0 ),
        .Q(\main_rsp[err] ));
  FDCE \keeper_reg[halt] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(port_sel_reg),
        .Q(\keeper_reg[halt_n_0_] ));
  LUT2 #(
    .INIT(4'h2)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5 
       (.I0(\main_rsp[err] ),
        .I1(arbiter_err_reg),
        .O(wdata_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch
   (\arbiter_reg[b_req]__0 ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \FSM_onehot_arbiter_reg[state][2]_1 ,
    \FSM_onehot_arbiter_reg[state][2]_2 ,
    clk,
    rstn_sys,
    \arbiter_reg[b_req]0 ,
    \FSM_onehot_arbiter_reg[state][2]_3 ,
    \main_rsp[err] ,
    \keeper_reg[busy] ,
    misaligned,
    \ctrl_o[lsu_req] ,
    arbiter_err_reg,
    arbiter_err_reg_0,
    arbiter_err_reg_1);
  output \arbiter_reg[b_req]__0 ;
  output \FSM_onehot_arbiter_reg[state][2]_0 ;
  output [0:0]\FSM_onehot_arbiter_reg[state][2]_1 ;
  output \FSM_onehot_arbiter_reg[state][2]_2 ;
  input clk;
  input rstn_sys;
  input \arbiter_reg[b_req]0 ;
  input \FSM_onehot_arbiter_reg[state][2]_3 ;
  input \main_rsp[err] ;
  input \keeper_reg[busy] ;
  input misaligned;
  input \ctrl_o[lsu_req] ;
  input arbiter_err_reg;
  input arbiter_err_reg_0;
  input arbiter_err_reg_1;

  wire \FSM_onehot_arbiter[state][1]_i_1_n_0 ;
  wire \FSM_onehot_arbiter[state][2]_i_1_n_0 ;
  wire \FSM_onehot_arbiter[state][2]_i_2_n_0 ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire [0:0]\FSM_onehot_arbiter_reg[state][2]_1 ;
  wire \FSM_onehot_arbiter_reg[state][2]_2 ;
  wire \FSM_onehot_arbiter_reg[state][2]_3 ;
  wire arbiter_err_reg;
  wire arbiter_err_reg_0;
  wire arbiter_err_reg_1;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [0:0]\arbiter_reg[state] ;
  wire clk;
  wire \ctrl_o[lsu_req] ;
  wire \keeper_reg[busy] ;
  wire \m_axi_araddr[31]_INST_0_i_2_n_0 ;
  wire \main_rsp[err] ;
  wire misaligned;
  wire rstn_sys;

  LUT6 #(
    .INIT(64'h0000FFFF00AE0000)) 
    \FSM_onehot_arbiter[state][1]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I4(\FSM_onehot_arbiter[state][2]_i_2_n_0 ),
        .I5(\arbiter_reg[state] ),
        .O(\FSM_onehot_arbiter[state][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00510000)) 
    \FSM_onehot_arbiter[state][2]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\arbiter_reg[state] ),
        .I4(\FSM_onehot_arbiter[state][2]_i_2_n_0 ),
        .I5(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .O(\FSM_onehot_arbiter[state][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \FSM_onehot_arbiter[state][2]_i_2 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_3 ),
        .I2(\main_rsp[err] ),
        .I3(\arbiter_reg[state] ),
        .I4(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .O(\FSM_onehot_arbiter[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter[state][1]_i_1_n_0 ),
        .Q(\arbiter_reg[state] ));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_arbiter_reg[state][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \arbiter[a_req]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\arbiter_reg[state] ),
        .O(\arbiter_reg[a_req]0 ));
  FDCE \arbiter_reg[a_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[a_req]0 ),
        .Q(\arbiter_reg[a_req]__0 ));
  FDCE \arbiter_reg[b_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[b_req]0 ),
        .Q(\arbiter_reg[b_req]__0 ));
  LUT6 #(
    .INIT(64'h4444444455555545)) 
    \m_axi_araddr[31]_INST_0_i_1 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I1(\m_axi_araddr[31]_INST_0_i_2_n_0 ),
        .I2(arbiter_err_reg),
        .I3(arbiter_err_reg_0),
        .I4(arbiter_err_reg_1),
        .I5(\arbiter_reg[b_req]__0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \m_axi_araddr[31]_INST_0_i_2 
       (.I0(\arbiter_reg[state] ),
        .I1(\arbiter_reg[a_req]__0 ),
        .I2(\ctrl_o[lsu_req] ),
        .I3(misaligned),
        .O(\m_axi_araddr[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111010)) 
    m_axi_awvalid_INST_0_i_3
       (.I0(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I1(\arbiter_reg[state] ),
        .I2(\keeper_reg[busy] ),
        .I3(misaligned),
        .I4(\ctrl_o[lsu_req] ),
        .I5(\arbiter_reg[a_req]__0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu
   (misaligned,
    \execute_engine_reg[ir][13]_rep ,
    \execute_engine_reg[ir] ,
    m_axi_rready,
    \wb_core[we] ,
    port_sel_reg,
    \fetch_engine_reg[pc][15] ,
    \mar_reg[2] ,
    ADDRARDADDR,
    \iodev_req[10][stb] ,
    D,
    \mar_reg[26] ,
    \mar_reg[29] ,
    \mar_reg[28] ,
    \mar_reg[30] ,
    E,
    \mar_reg[3] ,
    \mar_reg[2]_0 ,
    \iodev_req[11][stb] ,
    \bus_req_o_reg[data][0] ,
    Q,
    \iodev_req[12][stb] ,
    \mar_reg[3]_0 ,
    \bus_req_o_reg[data][0]_0 ,
    \fifo_read_sync.half_o_reg ,
    WEA,
    m_axi_wstrb,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][0] ,
    \timeout_cnt_reg[6] ,
    m_axi_bresp_0_sp_1,
    \m_axi_bresp[0]_0 ,
    \w_pnt_reg[0] ,
    m_axi_bready,
    \mar_reg[31] ,
    rden0,
    \dout_reg[7] ,
    \bus_req_o_reg[rw] ,
    \iodev_req[3][stb] ,
    \mar_reg[2]_1 ,
    \r_pnt_reg[0] ,
    \bus_req_o_reg[rw]_0 ,
    \bus_req_o_reg[rw]_1 ,
    \bus_rsp_o[data][18]_i_2 ,
    \irq_enable_reg[0] ,
    m_axi_araddr,
    \mar_reg[1] ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1] ,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    \w_pnt_reg[1] ,
    \execute_engine_reg[ir][13]_rep__0 ,
    \ctrl_o[lsu_req] ,
    \w_pnt_reg[1]_0 ,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    m_axi_bready_0,
    mem_ram_b0_reg_1,
    p_3_in,
    \bus_rsp_o_reg[data][15] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    pending_reg,
    pending_reg_0,
    pending,
    w_pnt,
    r_pnt,
    \w_pnt_reg[0]_0 ,
    gpio_o,
    \bus_rsp_o_reg[data][7] ,
    cg_en_9,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][7]_1 ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    p_2_in,
    \imem_rom.rdata_reg_9 ,
    m_axi_bresp,
    m_axi_bvalid,
    pending_reg_1,
    m_axi_rvalid,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]__0 ,
    \main_rsp[data] ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[30] ,
    arbiter_req_reg,
    wdata_i,
    firq_i,
    \trap_ctrl_reg[irq_pnd][2] ,
    mti_i,
    \main_rsp[err] ,
    \FSM_sequential_execute_engine_reg[state][3] ,
    \ctrl_reg[alu_op][1] );
  output misaligned;
  output \execute_engine_reg[ir][13]_rep ;
  output [0:0]\execute_engine_reg[ir] ;
  output m_axi_rready;
  output \wb_core[we] ;
  output port_sel_reg;
  output \fetch_engine_reg[pc][15] ;
  output \mar_reg[2] ;
  output [13:0]ADDRARDADDR;
  output \iodev_req[10][stb] ;
  output [4:0]D;
  output \mar_reg[26] ;
  output \mar_reg[29] ;
  output \mar_reg[28] ;
  output \mar_reg[30] ;
  output [0:0]E;
  output \mar_reg[3] ;
  output \mar_reg[2]_0 ;
  output \iodev_req[11][stb] ;
  output \bus_req_o_reg[data][0] ;
  output [31:0]Q;
  output \iodev_req[12][stb] ;
  output [1:0]\mar_reg[3]_0 ;
  output \bus_req_o_reg[data][0]_0 ;
  output [26:0]\fifo_read_sync.half_o_reg ;
  output [0:0]WEA;
  output [3:0]m_axi_wstrb;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output \timeout_cnt_reg[6] ;
  output m_axi_bresp_0_sp_1;
  output \m_axi_bresp[0]_0 ;
  output \w_pnt_reg[0] ;
  output m_axi_bready;
  output \mar_reg[31] ;
  output rden0;
  output [7:0]\dout_reg[7] ;
  output [0:0]\bus_req_o_reg[rw] ;
  output \iodev_req[3][stb] ;
  output \mar_reg[2]_1 ;
  output [0:0]\r_pnt_reg[0] ;
  output [0:0]\bus_req_o_reg[rw]_0 ;
  output [31:0]\bus_req_o_reg[rw]_1 ;
  output \bus_rsp_o[data][18]_i_2 ;
  output \irq_enable_reg[0] ;
  output [13:0]m_axi_araddr;
  output [0:0]\mar_reg[1] ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1] ;
  output \FSM_sequential_fetch_engine_reg[state][0] ;
  output \w_pnt_reg[1] ;
  output \execute_engine_reg[ir][13]_rep__0 ;
  output \ctrl_o[lsu_req] ;
  output \w_pnt_reg[1]_0 ;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input m_axi_bready_0;
  input mem_ram_b0_reg_1;
  input [0:0]p_3_in;
  input [9:0]\bus_rsp_o_reg[data][15] ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input pending_reg;
  input [0:0]pending_reg_0;
  input pending;
  input w_pnt;
  input r_pnt;
  input \w_pnt_reg[0]_0 ;
  input [7:0]gpio_o;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input cg_en_9;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[sim_mode]__0 ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][0] ;
  input \bus_rsp_o_reg[data][1] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][7]_1 ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input [0:0]p_2_in;
  input \imem_rom.rdata_reg_9 ;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_reg_1;
  input m_axi_rvalid;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]__0 ;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[23] ;
  input \rdata_o_reg[30] ;
  input arbiter_req_reg;
  input [0:0]wdata_i;
  input [2:0]firq_i;
  input [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  input mti_i;
  input \main_rsp[err] ;
  input \FSM_sequential_execute_engine_reg[state][3] ;
  input \ctrl_reg[alu_op][1] ;

  wire [13:0]ADDRARDADDR;
  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine_reg[state][3] ;
  wire \FSM_sequential_fetch_engine_reg[state][0] ;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [31:1]alu_res;
  wire arbiter_err;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire arbiter_req_reg;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire [0:0]\bus_req_o_reg[rw] ;
  wire [0:0]\bus_req_o_reg[rw]_0 ;
  wire [31:0]\bus_req_o_reg[rw]_1 ;
  wire \bus_rsp_o[data][18]_i_2 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire [9:0]\bus_rsp_o_reg[data][15] ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire \bus_rsp_o_reg[data][4] ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][7]_1 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire cg_en_9;
  wire clk;
  wire cp_valid_1;
  wire [31:0]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [31:2]\cpu_i_req[addr] ;
  wire [31:0]csr_rdata;
  wire [1:0]\ctrl[alu_cp_trig] ;
  wire [2:0]\ctrl[alu_op] ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [2:1]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_mo_we] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rs2] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_o[lsu_req] ;
  wire \ctrl_reg[alu_op][1] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\dout_reg[7] ;
  wire [0:0]\execute_engine_reg[ir] ;
  wire \execute_engine_reg[ir][13]_rep ;
  wire \execute_engine_reg[ir][13]_rep__0 ;
  wire [31:1]\execute_engine_reg[link_pc] ;
  wire \fetch_engine_reg[pc][15] ;
  wire [26:0]\fifo_read_sync.half_o_reg ;
  wire [2:0]firq_i;
  wire [7:0]gpio_o;
  wire \imem_rom.rdata_reg_9 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire \irq_enable_reg[0] ;
  wire [13:0]m_axi_araddr;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire \m_axi_bresp[0]_0 ;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [3:0]m_axi_wstrb;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire [0:0]\mar_reg[1] ;
  wire \mar_reg[26] ;
  wire \mar_reg[28] ;
  wire \mar_reg[29] ;
  wire \mar_reg[2] ;
  wire \mar_reg[2]_0 ;
  wire \mar_reg[2]_1 ;
  wire \mar_reg[30] ;
  wire \mar_reg[31] ;
  wire \mar_reg[3] ;
  wire [1:0]\mar_reg[3]_0 ;
  wire mem_ram_b0_reg_1;
  wire [31:0]mem_rdata;
  wire misaligned;
  wire mti_i;
  wire [32:0]\mul[add] ;
  wire neorv32_cpu_alu_inst_n_103;
  wire neorv32_cpu_alu_inst_n_104;
  wire neorv32_cpu_alu_inst_n_105;
  wire neorv32_cpu_alu_inst_n_106;
  wire neorv32_cpu_alu_inst_n_107;
  wire neorv32_cpu_alu_inst_n_108;
  wire neorv32_cpu_alu_inst_n_109;
  wire neorv32_cpu_alu_inst_n_110;
  wire neorv32_cpu_alu_inst_n_111;
  wire neorv32_cpu_alu_inst_n_112;
  wire neorv32_cpu_alu_inst_n_113;
  wire neorv32_cpu_alu_inst_n_114;
  wire neorv32_cpu_alu_inst_n_115;
  wire neorv32_cpu_alu_inst_n_116;
  wire neorv32_cpu_alu_inst_n_117;
  wire neorv32_cpu_alu_inst_n_118;
  wire neorv32_cpu_alu_inst_n_119;
  wire neorv32_cpu_alu_inst_n_120;
  wire neorv32_cpu_alu_inst_n_121;
  wire neorv32_cpu_alu_inst_n_122;
  wire neorv32_cpu_alu_inst_n_123;
  wire neorv32_cpu_alu_inst_n_124;
  wire neorv32_cpu_alu_inst_n_125;
  wire neorv32_cpu_alu_inst_n_126;
  wire neorv32_cpu_alu_inst_n_127;
  wire neorv32_cpu_alu_inst_n_128;
  wire neorv32_cpu_alu_inst_n_129;
  wire neorv32_cpu_alu_inst_n_130;
  wire neorv32_cpu_alu_inst_n_131;
  wire neorv32_cpu_alu_inst_n_132;
  wire neorv32_cpu_alu_inst_n_133;
  wire neorv32_cpu_alu_inst_n_134;
  wire neorv32_cpu_alu_inst_n_135;
  wire neorv32_cpu_alu_inst_n_136;
  wire neorv32_cpu_alu_inst_n_137;
  wire neorv32_cpu_alu_inst_n_138;
  wire neorv32_cpu_alu_inst_n_139;
  wire neorv32_cpu_alu_inst_n_140;
  wire neorv32_cpu_alu_inst_n_141;
  wire neorv32_cpu_alu_inst_n_142;
  wire neorv32_cpu_alu_inst_n_143;
  wire neorv32_cpu_alu_inst_n_144;
  wire neorv32_cpu_alu_inst_n_145;
  wire neorv32_cpu_alu_inst_n_146;
  wire neorv32_cpu_alu_inst_n_147;
  wire neorv32_cpu_alu_inst_n_148;
  wire neorv32_cpu_alu_inst_n_149;
  wire neorv32_cpu_alu_inst_n_150;
  wire neorv32_cpu_alu_inst_n_151;
  wire neorv32_cpu_alu_inst_n_152;
  wire neorv32_cpu_alu_inst_n_153;
  wire neorv32_cpu_alu_inst_n_154;
  wire neorv32_cpu_alu_inst_n_155;
  wire neorv32_cpu_alu_inst_n_156;
  wire neorv32_cpu_alu_inst_n_157;
  wire neorv32_cpu_alu_inst_n_158;
  wire neorv32_cpu_alu_inst_n_159;
  wire neorv32_cpu_alu_inst_n_160;
  wire neorv32_cpu_alu_inst_n_161;
  wire neorv32_cpu_alu_inst_n_162;
  wire neorv32_cpu_alu_inst_n_163;
  wire neorv32_cpu_alu_inst_n_164;
  wire neorv32_cpu_alu_inst_n_36;
  wire neorv32_cpu_alu_inst_n_37;
  wire neorv32_cpu_alu_inst_n_38;
  wire neorv32_cpu_alu_inst_n_39;
  wire neorv32_cpu_alu_inst_n_40;
  wire neorv32_cpu_alu_inst_n_41;
  wire neorv32_cpu_alu_inst_n_42;
  wire neorv32_cpu_alu_inst_n_43;
  wire neorv32_cpu_alu_inst_n_44;
  wire neorv32_cpu_alu_inst_n_45;
  wire neorv32_cpu_alu_inst_n_46;
  wire neorv32_cpu_alu_inst_n_47;
  wire neorv32_cpu_alu_inst_n_48;
  wire neorv32_cpu_alu_inst_n_49;
  wire neorv32_cpu_alu_inst_n_50;
  wire neorv32_cpu_alu_inst_n_51;
  wire neorv32_cpu_alu_inst_n_52;
  wire neorv32_cpu_alu_inst_n_53;
  wire neorv32_cpu_alu_inst_n_54;
  wire neorv32_cpu_alu_inst_n_55;
  wire neorv32_cpu_alu_inst_n_56;
  wire neorv32_cpu_alu_inst_n_57;
  wire neorv32_cpu_alu_inst_n_58;
  wire neorv32_cpu_alu_inst_n_59;
  wire neorv32_cpu_alu_inst_n_60;
  wire neorv32_cpu_alu_inst_n_61;
  wire neorv32_cpu_alu_inst_n_62;
  wire neorv32_cpu_alu_inst_n_63;
  wire neorv32_cpu_alu_inst_n_64;
  wire neorv32_cpu_alu_inst_n_65;
  wire neorv32_cpu_alu_inst_n_66;
  wire neorv32_cpu_alu_inst_n_67;
  wire neorv32_cpu_alu_inst_n_68;
  wire neorv32_cpu_alu_inst_n_69;
  wire neorv32_cpu_alu_inst_n_70;
  wire neorv32_cpu_control_inst_n_114;
  wire neorv32_cpu_control_inst_n_115;
  wire neorv32_cpu_control_inst_n_116;
  wire neorv32_cpu_control_inst_n_117;
  wire neorv32_cpu_control_inst_n_118;
  wire neorv32_cpu_control_inst_n_119;
  wire neorv32_cpu_control_inst_n_120;
  wire neorv32_cpu_control_inst_n_155;
  wire neorv32_cpu_control_inst_n_156;
  wire neorv32_cpu_control_inst_n_157;
  wire neorv32_cpu_control_inst_n_158;
  wire neorv32_cpu_control_inst_n_159;
  wire neorv32_cpu_control_inst_n_16;
  wire neorv32_cpu_control_inst_n_160;
  wire neorv32_cpu_control_inst_n_161;
  wire neorv32_cpu_control_inst_n_162;
  wire neorv32_cpu_control_inst_n_163;
  wire neorv32_cpu_control_inst_n_164;
  wire neorv32_cpu_control_inst_n_165;
  wire neorv32_cpu_control_inst_n_166;
  wire neorv32_cpu_control_inst_n_167;
  wire neorv32_cpu_control_inst_n_168;
  wire neorv32_cpu_control_inst_n_169;
  wire neorv32_cpu_control_inst_n_17;
  wire neorv32_cpu_control_inst_n_170;
  wire neorv32_cpu_control_inst_n_171;
  wire neorv32_cpu_control_inst_n_172;
  wire neorv32_cpu_control_inst_n_173;
  wire neorv32_cpu_control_inst_n_174;
  wire neorv32_cpu_control_inst_n_175;
  wire neorv32_cpu_control_inst_n_176;
  wire neorv32_cpu_control_inst_n_177;
  wire neorv32_cpu_control_inst_n_178;
  wire neorv32_cpu_control_inst_n_179;
  wire neorv32_cpu_control_inst_n_18;
  wire neorv32_cpu_control_inst_n_180;
  wire neorv32_cpu_control_inst_n_181;
  wire neorv32_cpu_control_inst_n_182;
  wire neorv32_cpu_control_inst_n_183;
  wire neorv32_cpu_control_inst_n_184;
  wire neorv32_cpu_control_inst_n_185;
  wire neorv32_cpu_control_inst_n_186;
  wire neorv32_cpu_control_inst_n_189;
  wire neorv32_cpu_control_inst_n_190;
  wire neorv32_cpu_control_inst_n_191;
  wire neorv32_cpu_control_inst_n_192;
  wire neorv32_cpu_control_inst_n_193;
  wire neorv32_cpu_control_inst_n_194;
  wire neorv32_cpu_control_inst_n_195;
  wire neorv32_cpu_control_inst_n_196;
  wire neorv32_cpu_control_inst_n_197;
  wire neorv32_cpu_control_inst_n_198;
  wire neorv32_cpu_control_inst_n_199;
  wire neorv32_cpu_control_inst_n_20;
  wire neorv32_cpu_control_inst_n_200;
  wire neorv32_cpu_control_inst_n_201;
  wire neorv32_cpu_control_inst_n_202;
  wire neorv32_cpu_control_inst_n_203;
  wire neorv32_cpu_control_inst_n_204;
  wire neorv32_cpu_control_inst_n_205;
  wire neorv32_cpu_control_inst_n_206;
  wire neorv32_cpu_control_inst_n_207;
  wire neorv32_cpu_control_inst_n_208;
  wire neorv32_cpu_control_inst_n_209;
  wire neorv32_cpu_control_inst_n_210;
  wire neorv32_cpu_control_inst_n_211;
  wire neorv32_cpu_control_inst_n_212;
  wire neorv32_cpu_control_inst_n_213;
  wire neorv32_cpu_control_inst_n_214;
  wire neorv32_cpu_control_inst_n_215;
  wire neorv32_cpu_control_inst_n_216;
  wire neorv32_cpu_control_inst_n_217;
  wire neorv32_cpu_control_inst_n_218;
  wire neorv32_cpu_control_inst_n_219;
  wire neorv32_cpu_control_inst_n_220;
  wire neorv32_cpu_control_inst_n_221;
  wire neorv32_cpu_control_inst_n_222;
  wire neorv32_cpu_control_inst_n_223;
  wire neorv32_cpu_control_inst_n_224;
  wire neorv32_cpu_control_inst_n_225;
  wire neorv32_cpu_control_inst_n_226;
  wire neorv32_cpu_control_inst_n_227;
  wire neorv32_cpu_control_inst_n_228;
  wire neorv32_cpu_control_inst_n_229;
  wire neorv32_cpu_control_inst_n_230;
  wire neorv32_cpu_control_inst_n_231;
  wire neorv32_cpu_control_inst_n_232;
  wire neorv32_cpu_control_inst_n_233;
  wire neorv32_cpu_control_inst_n_234;
  wire neorv32_cpu_control_inst_n_235;
  wire neorv32_cpu_control_inst_n_236;
  wire neorv32_cpu_control_inst_n_237;
  wire neorv32_cpu_control_inst_n_238;
  wire neorv32_cpu_control_inst_n_239;
  wire neorv32_cpu_control_inst_n_240;
  wire neorv32_cpu_control_inst_n_241;
  wire neorv32_cpu_control_inst_n_242;
  wire neorv32_cpu_control_inst_n_243;
  wire neorv32_cpu_control_inst_n_244;
  wire neorv32_cpu_control_inst_n_245;
  wire neorv32_cpu_control_inst_n_246;
  wire neorv32_cpu_control_inst_n_247;
  wire neorv32_cpu_control_inst_n_248;
  wire neorv32_cpu_control_inst_n_249;
  wire neorv32_cpu_control_inst_n_250;
  wire neorv32_cpu_control_inst_n_251;
  wire neorv32_cpu_control_inst_n_252;
  wire neorv32_cpu_control_inst_n_253;
  wire neorv32_cpu_control_inst_n_254;
  wire neorv32_cpu_control_inst_n_289;
  wire neorv32_cpu_control_inst_n_290;
  wire neorv32_cpu_control_inst_n_291;
  wire neorv32_cpu_control_inst_n_294;
  wire neorv32_cpu_control_inst_n_295;
  wire neorv32_cpu_control_inst_n_296;
  wire neorv32_cpu_control_inst_n_297;
  wire neorv32_cpu_control_inst_n_298;
  wire neorv32_cpu_control_inst_n_299;
  wire neorv32_cpu_control_inst_n_300;
  wire neorv32_cpu_control_inst_n_301;
  wire neorv32_cpu_control_inst_n_302;
  wire neorv32_cpu_control_inst_n_303;
  wire neorv32_cpu_control_inst_n_304;
  wire neorv32_cpu_control_inst_n_305;
  wire neorv32_cpu_control_inst_n_306;
  wire neorv32_cpu_control_inst_n_307;
  wire neorv32_cpu_control_inst_n_308;
  wire neorv32_cpu_control_inst_n_309;
  wire neorv32_cpu_control_inst_n_310;
  wire neorv32_cpu_control_inst_n_311;
  wire neorv32_cpu_control_inst_n_312;
  wire neorv32_cpu_control_inst_n_313;
  wire neorv32_cpu_control_inst_n_314;
  wire neorv32_cpu_control_inst_n_315;
  wire neorv32_cpu_control_inst_n_316;
  wire neorv32_cpu_control_inst_n_317;
  wire neorv32_cpu_control_inst_n_318;
  wire neorv32_cpu_control_inst_n_319;
  wire neorv32_cpu_control_inst_n_320;
  wire neorv32_cpu_control_inst_n_321;
  wire neorv32_cpu_control_inst_n_322;
  wire neorv32_cpu_control_inst_n_323;
  wire neorv32_cpu_control_inst_n_324;
  wire neorv32_cpu_control_inst_n_325;
  wire neorv32_cpu_control_inst_n_326;
  wire neorv32_cpu_control_inst_n_327;
  wire neorv32_cpu_control_inst_n_328;
  wire neorv32_cpu_control_inst_n_329;
  wire neorv32_cpu_control_inst_n_330;
  wire neorv32_cpu_control_inst_n_331;
  wire neorv32_cpu_control_inst_n_332;
  wire neorv32_cpu_control_inst_n_333;
  wire neorv32_cpu_control_inst_n_334;
  wire neorv32_cpu_control_inst_n_335;
  wire neorv32_cpu_control_inst_n_336;
  wire neorv32_cpu_control_inst_n_337;
  wire neorv32_cpu_control_inst_n_338;
  wire neorv32_cpu_control_inst_n_339;
  wire neorv32_cpu_control_inst_n_340;
  wire neorv32_cpu_control_inst_n_341;
  wire neorv32_cpu_control_inst_n_342;
  wire neorv32_cpu_control_inst_n_343;
  wire neorv32_cpu_control_inst_n_344;
  wire neorv32_cpu_control_inst_n_345;
  wire neorv32_cpu_control_inst_n_346;
  wire neorv32_cpu_control_inst_n_347;
  wire neorv32_cpu_control_inst_n_348;
  wire neorv32_cpu_control_inst_n_349;
  wire neorv32_cpu_control_inst_n_350;
  wire neorv32_cpu_control_inst_n_351;
  wire neorv32_cpu_control_inst_n_352;
  wire neorv32_cpu_control_inst_n_353;
  wire neorv32_cpu_control_inst_n_354;
  wire neorv32_cpu_control_inst_n_355;
  wire neorv32_cpu_control_inst_n_356;
  wire neorv32_cpu_control_inst_n_357;
  wire neorv32_cpu_control_inst_n_358;
  wire neorv32_cpu_control_inst_n_359;
  wire neorv32_cpu_control_inst_n_51;
  wire neorv32_cpu_control_inst_n_52;
  wire neorv32_cpu_control_inst_n_56;
  wire neorv32_cpu_control_inst_n_60;
  wire neorv32_cpu_control_inst_n_65;
  wire neorv32_cpu_control_inst_n_99;
  wire [1:0]\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ;
  wire neorv32_cpu_lsu_inst_n_2;
  wire neorv32_cpu_lsu_inst_n_201;
  wire neorv32_cpu_regfile_inst_n_100;
  wire neorv32_cpu_regfile_inst_n_101;
  wire neorv32_cpu_regfile_inst_n_102;
  wire neorv32_cpu_regfile_inst_n_103;
  wire neorv32_cpu_regfile_inst_n_104;
  wire neorv32_cpu_regfile_inst_n_105;
  wire neorv32_cpu_regfile_inst_n_106;
  wire neorv32_cpu_regfile_inst_n_107;
  wire neorv32_cpu_regfile_inst_n_108;
  wire neorv32_cpu_regfile_inst_n_109;
  wire neorv32_cpu_regfile_inst_n_110;
  wire neorv32_cpu_regfile_inst_n_111;
  wire neorv32_cpu_regfile_inst_n_112;
  wire neorv32_cpu_regfile_inst_n_113;
  wire neorv32_cpu_regfile_inst_n_114;
  wire neorv32_cpu_regfile_inst_n_115;
  wire neorv32_cpu_regfile_inst_n_116;
  wire neorv32_cpu_regfile_inst_n_117;
  wire neorv32_cpu_regfile_inst_n_118;
  wire neorv32_cpu_regfile_inst_n_119;
  wire neorv32_cpu_regfile_inst_n_120;
  wire neorv32_cpu_regfile_inst_n_121;
  wire neorv32_cpu_regfile_inst_n_124;
  wire neorv32_cpu_regfile_inst_n_64;
  wire neorv32_cpu_regfile_inst_n_65;
  wire neorv32_cpu_regfile_inst_n_66;
  wire neorv32_cpu_regfile_inst_n_67;
  wire neorv32_cpu_regfile_inst_n_68;
  wire neorv32_cpu_regfile_inst_n_69;
  wire neorv32_cpu_regfile_inst_n_70;
  wire neorv32_cpu_regfile_inst_n_71;
  wire neorv32_cpu_regfile_inst_n_72;
  wire neorv32_cpu_regfile_inst_n_73;
  wire neorv32_cpu_regfile_inst_n_74;
  wire neorv32_cpu_regfile_inst_n_75;
  wire neorv32_cpu_regfile_inst_n_76;
  wire neorv32_cpu_regfile_inst_n_77;
  wire neorv32_cpu_regfile_inst_n_78;
  wire neorv32_cpu_regfile_inst_n_79;
  wire neorv32_cpu_regfile_inst_n_80;
  wire neorv32_cpu_regfile_inst_n_81;
  wire neorv32_cpu_regfile_inst_n_82;
  wire neorv32_cpu_regfile_inst_n_83;
  wire neorv32_cpu_regfile_inst_n_84;
  wire neorv32_cpu_regfile_inst_n_85;
  wire neorv32_cpu_regfile_inst_n_86;
  wire neorv32_cpu_regfile_inst_n_87;
  wire neorv32_cpu_regfile_inst_n_88;
  wire neorv32_cpu_regfile_inst_n_89;
  wire neorv32_cpu_regfile_inst_n_91;
  wire neorv32_cpu_regfile_inst_n_92;
  wire neorv32_cpu_regfile_inst_n_93;
  wire neorv32_cpu_regfile_inst_n_94;
  wire neorv32_cpu_regfile_inst_n_95;
  wire neorv32_cpu_regfile_inst_n_96;
  wire neorv32_cpu_regfile_inst_n_97;
  wire neorv32_cpu_regfile_inst_n_98;
  wire neorv32_cpu_regfile_inst_n_99;
  wire [0:0]opa;
  wire [4:0]opa_addr;
  wire [1:0]p_0_in;
  wire [30:16]p_0_in_0;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire p_8_in;
  wire pending;
  wire pending_reg;
  wire [0:0]pending_reg_0;
  wire pending_reg_1;
  wire port_sel_reg;
  wire r_pnt;
  wire [0:0]\r_pnt_reg[0] ;
  wire \r_pnt_reg[1] ;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[30] ;
  wire rden0;
  wire [31:0]rf_wdata;
  wire rf_we;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg] ;
  wire \timeout_cnt_reg[6] ;
  wire [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[1] ;
  wire \w_pnt_reg[1]_0 ;
  wire \wb_core[we] ;
  wire [0:0]wdata_i;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu neorv32_cpu_alu_inst
       (.CO(neorv32_cpu_alu_inst_n_37),
        .D({neorv32_cpu_control_inst_n_295,neorv32_cpu_control_inst_n_296,neorv32_cpu_control_inst_n_297,neorv32_cpu_control_inst_n_298,neorv32_cpu_control_inst_n_299,neorv32_cpu_control_inst_n_300,neorv32_cpu_control_inst_n_301,neorv32_cpu_control_inst_n_302,neorv32_cpu_control_inst_n_303,neorv32_cpu_control_inst_n_304,neorv32_cpu_control_inst_n_305,neorv32_cpu_control_inst_n_306,neorv32_cpu_control_inst_n_307,neorv32_cpu_control_inst_n_308,neorv32_cpu_control_inst_n_309,neorv32_cpu_control_inst_n_310,neorv32_cpu_control_inst_n_311,neorv32_cpu_control_inst_n_312,neorv32_cpu_control_inst_n_313,neorv32_cpu_control_inst_n_314,neorv32_cpu_control_inst_n_315,neorv32_cpu_control_inst_n_316,neorv32_cpu_control_inst_n_317,neorv32_cpu_control_inst_n_318,neorv32_cpu_control_inst_n_319,neorv32_cpu_control_inst_n_320,neorv32_cpu_control_inst_n_321,neorv32_cpu_control_inst_n_322,neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326}),
        .DI(neorv32_cpu_control_inst_n_18),
        .Q(p_8_in),
        .S(neorv32_cpu_regfile_inst_n_124),
        .\_inferred__4/i__carry (neorv32_cpu_control_inst_n_189),
        .\_inferred__4/i__carry__7 (neorv32_cpu_control_inst_n_190),
        .alu_add(alu_add[31:1]),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en] (neorv32_cpu_alu_inst_n_70),
        .\ctrl_reg[rs2_abs][31] ({neorv32_cpu_control_inst_n_328,neorv32_cpu_control_inst_n_329,neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359}),
        .\div_reg[sign_mod] (neorv32_cpu_regfile_inst_n_89),
        .\div_reg[sign_mod]_0 (\ctrl[alu_cp_trig] ),
        .\divider_core_serial.div_reg[quotient][30] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_control_inst_n_155,neorv32_cpu_control_inst_n_156,neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186}),
        .\divider_core_serial.div_reg[remainder][0] (neorv32_cpu_control_inst_n_17),
        .\execute_engine_reg[ir] ({\ctrl[ir_funct3] [2],\execute_engine_reg[ir] }),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][31] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\multiplier_core_serial.mul_reg[prod][63] ({neorv32_cpu_control_inst_n_191,neorv32_cpu_control_inst_n_192,neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218,neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226,neorv32_cpu_control_inst_n_227,neorv32_cpu_control_inst_n_228,neorv32_cpu_control_inst_n_229,neorv32_cpu_control_inst_n_230,neorv32_cpu_control_inst_n_231,neorv32_cpu_control_inst_n_232,neorv32_cpu_control_inst_n_233,neorv32_cpu_control_inst_n_234,neorv32_cpu_control_inst_n_235,neorv32_cpu_control_inst_n_236,neorv32_cpu_control_inst_n_237,neorv32_cpu_control_inst_n_238,neorv32_cpu_control_inst_n_239,neorv32_cpu_control_inst_n_240,neorv32_cpu_control_inst_n_241,neorv32_cpu_control_inst_n_242,neorv32_cpu_control_inst_n_243,neorv32_cpu_control_inst_n_244,neorv32_cpu_control_inst_n_245,neorv32_cpu_control_inst_n_246,neorv32_cpu_control_inst_n_247,neorv32_cpu_control_inst_n_248,neorv32_cpu_control_inst_n_249,neorv32_cpu_control_inst_n_250,neorv32_cpu_control_inst_n_251,neorv32_cpu_control_inst_n_252,neorv32_cpu_control_inst_n_253,neorv32_cpu_control_inst_n_254}),
        .\register_file_fpga.reg_file_reg_i_138 (\execute_engine_reg[ir][13]_rep__0 ),
        .\register_file_fpga.reg_file_reg_i_151 (\execute_engine_reg[ir][13]_rep ),
        .\register_file_fpga.reg_file_reg_i_210 (neorv32_cpu_control_inst_n_16),
        .\register_file_fpga.reg_file_reg_i_70 (\ctrl[alu_op] [1:0]),
        .\register_file_fpga.reg_file_reg_i_74 (\ctrl_reg[alu_op][1] ),
        .rs2_o(rs2[31:1]),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[cnt][1]_0 (p_0_in),
        .\serial_shifter.shifter_reg[cnt][2] (neorv32_cpu_control_inst_n_291),
        .\serial_shifter.shifter_reg[cnt][3] (neorv32_cpu_control_inst_n_290),
        .\serial_shifter.shifter_reg[cnt][4] (neorv32_cpu_control_inst_n_289),
        .\serial_shifter.shifter_reg[done_ff]__0 (neorv32_cpu_alu_inst_n_134),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (neorv32_cpu_alu_inst_n_135),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (neorv32_cpu_alu_inst_n_136),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (neorv32_cpu_alu_inst_n_145),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (neorv32_cpu_alu_inst_n_146),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (neorv32_cpu_alu_inst_n_147),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (neorv32_cpu_alu_inst_n_148),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (neorv32_cpu_alu_inst_n_149),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (neorv32_cpu_alu_inst_n_150),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (neorv32_cpu_alu_inst_n_151),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (neorv32_cpu_alu_inst_n_152),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (neorv32_cpu_alu_inst_n_153),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (neorv32_cpu_alu_inst_n_154),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (neorv32_cpu_alu_inst_n_137),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (neorv32_cpu_alu_inst_n_155),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (neorv32_cpu_alu_inst_n_156),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (neorv32_cpu_alu_inst_n_157),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (neorv32_cpu_alu_inst_n_158),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (neorv32_cpu_alu_inst_n_159),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (neorv32_cpu_alu_inst_n_160),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (neorv32_cpu_alu_inst_n_161),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (neorv32_cpu_alu_inst_n_162),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (neorv32_cpu_alu_inst_n_163),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (neorv32_cpu_alu_inst_n_164),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (neorv32_cpu_alu_inst_n_138),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (neorv32_cpu_alu_inst_n_139),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (neorv32_cpu_alu_inst_n_140),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (neorv32_cpu_alu_inst_n_141),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (neorv32_cpu_alu_inst_n_142),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (neorv32_cpu_alu_inst_n_143),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (neorv32_cpu_alu_inst_n_144),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[exc_buf][1] (neorv32_cpu_alu_inst_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control neorv32_cpu_control_inst
       (.ADDRARDADDR(ADDRARDADDR[13:11]),
        .CO(neorv32_cpu_alu_inst_n_37),
        .D({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .DI(neorv32_cpu_control_inst_n_18),
        .DOADO(rs1),
        .DOBDO(rs2),
        .E(\ctrl[lsu_mo_we] ),
        .\FSM_onehot_ctrl_reg[state][1] (neorv32_cpu_control_inst_n_189),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (neorv32_cpu_alu_inst_n_36),
        .\FSM_sequential_execute_engine_reg[state][3]_0 (\FSM_sequential_execute_engine_reg[state][3] ),
        .\FSM_sequential_fetch_engine_reg[state][0]_0 (\FSM_sequential_fetch_engine_reg[state][0] ),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\ctrl[ir_funct3] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .alu_add(alu_add),
        .alu_cmp(alu_cmp),
        .alu_res(alu_res),
        .arbiter_err(arbiter_err),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .arbiter_req_reg(arbiter_req_reg),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\csr_reg[rdata][31]_0 (csr_rdata),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_nxt[rf_zero_we] (\ctrl_nxt[rf_zero_we] ),
        .\ctrl_o[lsu_req] (\ctrl_o[lsu_req] ),
        .\ctrl_reg[alu_cp_trig][1]_0 (\ctrl[alu_cp_trig] ),
        .\ctrl_reg[alu_op][0]_0 (neorv32_cpu_control_inst_n_327),
        .\ctrl_reg[alu_op][1]_0 (neorv32_cpu_control_inst_n_294),
        .\ctrl_reg[alu_op][1]_1 (\ctrl_reg[alu_op][1] ),
        .\ctrl_reg[alu_op][2]_0 (\ctrl[alu_op] ),
        .\ctrl_reg[lsu_req]_0 (neorv32_cpu_control_inst_n_120),
        .\divider_core_serial.div_reg[quotient][12] ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\divider_core_serial.div_reg[quotient][16] ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\divider_core_serial.div_reg[quotient][20] ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\divider_core_serial.div_reg[quotient][24] ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\divider_core_serial.div_reg[quotient][28] ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][4] ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\divider_core_serial.div_reg[quotient][8] ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\execute_engine_reg[ir][12]_0 (neorv32_cpu_control_inst_n_65),
        .\execute_engine_reg[ir][12]_1 (neorv32_cpu_control_inst_n_115),
        .\execute_engine_reg[ir][12]_2 ({neorv32_cpu_control_inst_n_116,neorv32_cpu_control_inst_n_117,neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119}),
        .\execute_engine_reg[ir][12]_3 ({neorv32_cpu_control_inst_n_328,neorv32_cpu_control_inst_n_329,neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359}),
        .\execute_engine_reg[ir][13]_rep_0 (\execute_engine_reg[ir][13]_rep ),
        .\execute_engine_reg[ir][13]_rep__0_0 (\execute_engine_reg[ir][13]_rep__0 ),
        .\execute_engine_reg[ir][13]_rep__0_1 (neorv32_cpu_control_inst_n_99),
        .\execute_engine_reg[ir][13]_rep__0_2 (neorv32_cpu_control_inst_n_114),
        .\execute_engine_reg[ir][14]_0 (neorv32_cpu_control_inst_n_190),
        .\execute_engine_reg[ir][14]_1 ({neorv32_cpu_control_inst_n_191,neorv32_cpu_control_inst_n_192,neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218,neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226,neorv32_cpu_control_inst_n_227,neorv32_cpu_control_inst_n_228,neorv32_cpu_control_inst_n_229,neorv32_cpu_control_inst_n_230,neorv32_cpu_control_inst_n_231,neorv32_cpu_control_inst_n_232,neorv32_cpu_control_inst_n_233,neorv32_cpu_control_inst_n_234,neorv32_cpu_control_inst_n_235,neorv32_cpu_control_inst_n_236,neorv32_cpu_control_inst_n_237,neorv32_cpu_control_inst_n_238,neorv32_cpu_control_inst_n_239,neorv32_cpu_control_inst_n_240,neorv32_cpu_control_inst_n_241,neorv32_cpu_control_inst_n_242,neorv32_cpu_control_inst_n_243,neorv32_cpu_control_inst_n_244,neorv32_cpu_control_inst_n_245,neorv32_cpu_control_inst_n_246,neorv32_cpu_control_inst_n_247,neorv32_cpu_control_inst_n_248,neorv32_cpu_control_inst_n_249,neorv32_cpu_control_inst_n_250,neorv32_cpu_control_inst_n_251,neorv32_cpu_control_inst_n_252,neorv32_cpu_control_inst_n_253,neorv32_cpu_control_inst_n_254}),
        .\execute_engine_reg[ir][14]_rep_0 (neorv32_cpu_control_inst_n_17),
        .\execute_engine_reg[ir][14]_rep__0_0 (neorv32_cpu_control_inst_n_16),
        .\execute_engine_reg[ir][19]_0 (opa_addr),
        .\execute_engine_reg[link_pc][31]_0 (\execute_engine_reg[link_pc] ),
        .\fetch_engine_reg[pc][19]_0 (neorv32_cpu_control_inst_n_60),
        .\fetch_engine_reg[pc][20]_0 (neorv32_cpu_control_inst_n_52),
        .\fetch_engine_reg[pc][21]_0 (neorv32_cpu_control_inst_n_20),
        .\fetch_engine_reg[pc][27]_0 (neorv32_cpu_control_inst_n_51),
        .\fetch_engine_reg[pc][31]_0 (\cpu_i_req[addr] ),
        .\fetch_engine_reg[pc][31]_1 (neorv32_cpu_control_inst_n_56),
        .\fetch_engine_reg[pc][31]_2 ({m_axi_araddr[13],m_axi_araddr[7:6]}),
        .\imem_rom.rdata_reg_15 (\imem_rom.rdata_reg_9 ),
        .\imm_o_reg[1]_0 (p_0_in),
        .\imm_o_reg[2]_0 (neorv32_cpu_control_inst_n_291),
        .\imm_o_reg[3]_0 (neorv32_cpu_control_inst_n_290),
        .\imm_o_reg[4]_0 (neorv32_cpu_control_inst_n_289),
        .\keeper_reg[halt] (m_axi_araddr[3]),
        .m_axi_araddr({m_axi_araddr[4],m_axi_araddr[2]}),
        .\m_axi_araddr[31] ({\cpu_d_req[addr] [31:2],\mar_reg[1] ,\cpu_d_req[addr] [0]}),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[31] (\mar_reg[31] ),
        .\mar_reg[3] (opa),
        .misaligned(misaligned),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][30] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\r_pnt_reg[1] (\r_pnt_reg[1] ),
        .\rdata_o_reg[30] (\rdata_o_reg[30] ),
        .\rdata_o_reg[30]_0 (\rdata_o_reg[23] ),
        .rden_reg(mem_ram_b0_reg_1),
        .rden_reg_0(\wb_core[we] ),
        .rden_reg_1(neorv32_cpu_lsu_inst_n_201),
        .\register_file_fpga.reg_file_reg ({neorv32_cpu_control_inst_n_155,neorv32_cpu_control_inst_n_156,neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186}),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_control_inst_n_295,neorv32_cpu_control_inst_n_296,neorv32_cpu_control_inst_n_297,neorv32_cpu_control_inst_n_298,neorv32_cpu_control_inst_n_299,neorv32_cpu_control_inst_n_300,neorv32_cpu_control_inst_n_301,neorv32_cpu_control_inst_n_302,neorv32_cpu_control_inst_n_303,neorv32_cpu_control_inst_n_304,neorv32_cpu_control_inst_n_305,neorv32_cpu_control_inst_n_306,neorv32_cpu_control_inst_n_307,neorv32_cpu_control_inst_n_308,neorv32_cpu_control_inst_n_309,neorv32_cpu_control_inst_n_310,neorv32_cpu_control_inst_n_311,neorv32_cpu_control_inst_n_312,neorv32_cpu_control_inst_n_313,neorv32_cpu_control_inst_n_314,neorv32_cpu_control_inst_n_315,neorv32_cpu_control_inst_n_316,neorv32_cpu_control_inst_n_317,neorv32_cpu_control_inst_n_318,neorv32_cpu_control_inst_n_319,neorv32_cpu_control_inst_n_320,neorv32_cpu_control_inst_n_321,neorv32_cpu_control_inst_n_322,neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326}),
        .\register_file_fpga.reg_file_reg_1 (neorv32_cpu_alu_inst_n_137),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_alu_inst_n_159),
        .\register_file_fpga.reg_file_reg_11 (neorv32_cpu_alu_inst_n_158),
        .\register_file_fpga.reg_file_reg_12 (neorv32_cpu_alu_inst_n_157),
        .\register_file_fpga.reg_file_reg_13 (neorv32_cpu_alu_inst_n_156),
        .\register_file_fpga.reg_file_reg_14 (neorv32_cpu_alu_inst_n_155),
        .\register_file_fpga.reg_file_reg_15 (neorv32_cpu_alu_inst_n_154),
        .\register_file_fpga.reg_file_reg_16 (neorv32_cpu_alu_inst_n_153),
        .\register_file_fpga.reg_file_reg_17 (neorv32_cpu_alu_inst_n_152),
        .\register_file_fpga.reg_file_reg_18 (neorv32_cpu_alu_inst_n_151),
        .\register_file_fpga.reg_file_reg_19 (neorv32_cpu_alu_inst_n_150),
        .\register_file_fpga.reg_file_reg_2 (neorv32_cpu_alu_inst_n_136),
        .\register_file_fpga.reg_file_reg_20 (neorv32_cpu_alu_inst_n_149),
        .\register_file_fpga.reg_file_reg_21 (neorv32_cpu_alu_inst_n_148),
        .\register_file_fpga.reg_file_reg_22 (neorv32_cpu_alu_inst_n_147),
        .\register_file_fpga.reg_file_reg_23 (neorv32_cpu_alu_inst_n_146),
        .\register_file_fpga.reg_file_reg_24 (neorv32_cpu_alu_inst_n_145),
        .\register_file_fpga.reg_file_reg_25 (neorv32_cpu_alu_inst_n_144),
        .\register_file_fpga.reg_file_reg_26 (neorv32_cpu_alu_inst_n_143),
        .\register_file_fpga.reg_file_reg_27 (neorv32_cpu_alu_inst_n_142),
        .\register_file_fpga.reg_file_reg_28 (neorv32_cpu_alu_inst_n_141),
        .\register_file_fpga.reg_file_reg_29 (neorv32_cpu_alu_inst_n_140),
        .\register_file_fpga.reg_file_reg_3 (neorv32_cpu_alu_inst_n_135),
        .\register_file_fpga.reg_file_reg_30 (neorv32_cpu_alu_inst_n_139),
        .\register_file_fpga.reg_file_reg_31 (neorv32_cpu_alu_inst_n_138),
        .\register_file_fpga.reg_file_reg_32 (neorv32_cpu_alu_inst_n_70),
        .\register_file_fpga.reg_file_reg_4 (neorv32_cpu_alu_inst_n_134),
        .\register_file_fpga.reg_file_reg_5 (neorv32_cpu_alu_inst_n_164),
        .\register_file_fpga.reg_file_reg_6 (neorv32_cpu_alu_inst_n_163),
        .\register_file_fpga.reg_file_reg_7 (neorv32_cpu_alu_inst_n_162),
        .\register_file_fpga.reg_file_reg_8 (neorv32_cpu_alu_inst_n_161),
        .\register_file_fpga.reg_file_reg_9 (neorv32_cpu_alu_inst_n_160),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[exc_buf][1]_0 (p_8_in),
        .\trap_ctrl_reg[exc_buf][8]_0 (neorv32_cpu_lsu_inst_n_2),
        .\trap_ctrl_reg[irq_pnd][11]_0 ({firq_i,\trap_ctrl_reg[irq_pnd][2] [1],mti_i,\trap_ctrl_reg[irq_pnd][2] [0]}),
        .\w_pnt_reg[1] (\w_pnt_reg[1] ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1]_0 ),
        .wdata_i(wdata_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu neorv32_cpu_lsu_inst
       (.ADDRARDADDR({ADDRARDADDR[7],ADDRARDADDR[5:2]}),
        .D(D),
        .E(\ctrl[lsu_mo_we] ),
        .Q(Q),
        .WEA(WEA),
        .arbiter_err(arbiter_err),
        .arbiter_req_reg_0(neorv32_cpu_lsu_inst_n_2),
        .arbiter_req_reg_1(neorv32_cpu_control_inst_n_120),
        .\bus_req_o_reg[ben][0]_0 (\bus_req_o_reg[ben][0] ),
        .\bus_req_o_reg[ben][1]_0 (\bus_req_o_reg[ben][1] ),
        .\bus_req_o_reg[ben][2]_0 (\bus_req_o_reg[ben][2] ),
        .\bus_req_o_reg[ben][3]_0 ({neorv32_cpu_control_inst_n_116,neorv32_cpu_control_inst_n_117,neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119}),
        .\bus_req_o_reg[data][0]_0 (\bus_req_o_reg[data][0] ),
        .\bus_req_o_reg[data][0]_1 (\bus_req_o_reg[data][0]_0 ),
        .\bus_req_o_reg[data][31]_0 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88,rs2[7:0]}),
        .\bus_req_o_reg[rw]_0 (\wb_core[we] ),
        .\bus_req_o_reg[rw]_1 (\bus_req_o_reg[rw] ),
        .\bus_req_o_reg[rw]_2 (\bus_req_o_reg[rw]_0 ),
        .\bus_req_o_reg[rw]_3 (\bus_req_o_reg[rw]_1 ),
        .\bus_rsp_o[ack]_i_2_0 (neorv32_cpu_control_inst_n_52),
        .\bus_rsp_o[data][18]_i_2_0 (\bus_rsp_o[data][18]_i_2 ),
        .\bus_rsp_o_reg[data][0] (\bus_rsp_o_reg[data][0] ),
        .\bus_rsp_o_reg[data][10] (\bus_rsp_o_reg[data][10] ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][12] (\bus_rsp_o_reg[data][12] ),
        .\bus_rsp_o_reg[data][13] (\bus_rsp_o_reg[data][13] ),
        .\bus_rsp_o_reg[data][14] (\bus_rsp_o_reg[data][14] ),
        .\bus_rsp_o_reg[data][15] (\bus_rsp_o_reg[data][15] ),
        .\bus_rsp_o_reg[data][15]_0 (\bus_rsp_o_reg[data][15]_0 ),
        .\bus_rsp_o_reg[data][16] (\bus_rsp_o_reg[data][16] ),
        .\bus_rsp_o_reg[data][17] (\bus_rsp_o_reg[data][17] ),
        .\bus_rsp_o_reg[data][18] (\bus_rsp_o_reg[data][18] ),
        .\bus_rsp_o_reg[data][19] (\bus_rsp_o_reg[data][19] ),
        .\bus_rsp_o_reg[data][1] (\bus_rsp_o_reg[data][1] ),
        .\bus_rsp_o_reg[data][20] (\bus_rsp_o_reg[data][20] ),
        .\bus_rsp_o_reg[data][21] (\bus_rsp_o_reg[data][21] ),
        .\bus_rsp_o_reg[data][22] (\bus_rsp_o_reg[data][22] ),
        .\bus_rsp_o_reg[data][23] (\bus_rsp_o_reg[data][23] ),
        .\bus_rsp_o_reg[data][24] (\bus_rsp_o_reg[data][24] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][26] (\bus_rsp_o_reg[data][26] ),
        .\bus_rsp_o_reg[data][27] (\bus_rsp_o_reg[data][27] ),
        .\bus_rsp_o_reg[data][28] (\bus_rsp_o_reg[data][28] ),
        .\bus_rsp_o_reg[data][29] (\bus_rsp_o_reg[data][29] ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][30] (\bus_rsp_o_reg[data][30] ),
        .\bus_rsp_o_reg[data][30]_0 (\bus_rsp_o_reg[data][30]_0 ),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][3] (\bus_rsp_o_reg[data][3] ),
        .\bus_rsp_o_reg[data][4] (\bus_rsp_o_reg[data][4] ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][5]_0 (\bus_rsp_o_reg[data][5]_0 ),
        .\bus_rsp_o_reg[data][6] (\bus_rsp_o_reg[data][6] ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][7]_0 (\bus_rsp_o_reg[data][7]_0 ),
        .\bus_rsp_o_reg[data][7]_1 (\bus_rsp_o_reg[data][7]_1 ),
        .\bus_rsp_o_reg[data][8] (\bus_rsp_o_reg[data][8] ),
        .\bus_rsp_o_reg[data][9] (\bus_rsp_o_reg[data][9] ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\fetch_engine_reg[pc][15] (\fetch_engine_reg[pc][15] ),
        .\fifo_read_sync.half_o_reg (\fifo_read_sync.half_o_reg ),
        .gpio_o(gpio_o),
        .\imem_rom.rdata_reg_9 (\imem_rom.rdata_reg_9 ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\irq_enable_reg[0] (\irq_enable_reg[0] ),
        .\keeper[halt]_i_7_0 (\cpu_i_req[addr] ),
        .\keeper_reg[halt] (neorv32_cpu_control_inst_n_51),
        .\keeper_reg[halt]_0 (neorv32_cpu_control_inst_n_20),
        .\keeper_reg[halt]_1 (neorv32_cpu_control_inst_n_56),
        .\keeper_reg[halt]_2 (neorv32_cpu_control_inst_n_60),
        .m_axi_araddr({m_axi_araddr[12:8],m_axi_araddr[5:0]}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(m_axi_bready_0),
        .m_axi_bresp(m_axi_bresp),
        .\m_axi_bresp[0]_0 (\m_axi_bresp[0]_0 ),
        .m_axi_bresp_0_sp_1(m_axi_bresp_0_sn_1),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wstrb(m_axi_wstrb),
        .\main_rsp[data] (\main_rsp[data] ),
        .\mar_reg[10]_0 (\iodev_req[10][stb] ),
        .\mar_reg[10]_1 (\iodev_req[11][stb] ),
        .\mar_reg[10]_2 (\iodev_req[12][stb] ),
        .\mar_reg[10]_3 (ADDRARDADDR[8]),
        .\mar_reg[11]_0 (ADDRARDADDR[9]),
        .\mar_reg[12]_0 (ADDRARDADDR[10]),
        .\mar_reg[25]_0 (neorv32_cpu_lsu_inst_n_201),
        .\mar_reg[26]_0 (\mar_reg[26] ),
        .\mar_reg[28]_0 (\mar_reg[28] ),
        .\mar_reg[29]_0 (\mar_reg[29] ),
        .\mar_reg[2]_0 (\mar_reg[2] ),
        .\mar_reg[2]_1 (ADDRARDADDR[0]),
        .\mar_reg[2]_2 (\mar_reg[2]_0 ),
        .\mar_reg[2]_3 (\mar_reg[2]_1 ),
        .\mar_reg[30]_0 (\mar_reg[30] ),
        .\mar_reg[31]_0 ({\cpu_d_req[addr] [31:2],\mar_reg[1] ,\cpu_d_req[addr] [0]}),
        .\mar_reg[31]_1 (alu_add),
        .\mar_reg[3]_0 (ADDRARDADDR[1]),
        .\mar_reg[3]_1 (E),
        .\mar_reg[3]_2 (\mar_reg[3] ),
        .\mar_reg[3]_3 (\mar_reg[3]_0 ),
        .\mar_reg[8]_0 (ADDRARDADDR[6]),
        .mem_ram_b0_reg_1(mem_ram_b0_reg_1),
        .misaligned(misaligned),
        .misaligned_reg_0(neorv32_cpu_control_inst_n_65),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_reg(pending_reg),
        .pending_reg_0(pending_reg_0),
        .pending_reg_1(pending_reg_1),
        .port_sel_reg(port_sel_reg),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\r_pnt_reg[0] ),
        .\rdata_o_reg[0]_0 (neorv32_cpu_control_inst_n_115),
        .\rdata_o_reg[14]_0 ({\ctrl[ir_funct3] [1],\execute_engine_reg[ir] }),
        .\rdata_o_reg[15]_0 (\execute_engine_reg[ir][13]_rep__0 ),
        .\rdata_o_reg[23]_0 (\rdata_o_reg[23] ),
        .\rdata_o_reg[23]_1 (neorv32_cpu_control_inst_n_114),
        .\rdata_o_reg[30]_0 ({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .\rdata_o_reg[31]_0 (mem_rdata),
        .\rdata_o_reg[31]_1 (neorv32_cpu_control_inst_n_16),
        .\rdata_o_reg[7]_0 (neorv32_cpu_control_inst_n_99),
        .rden0(rden0),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\timeout_cnt_reg[6] (\timeout_cnt_reg[6] ),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile neorv32_cpu_regfile_inst
       (.DIADI(rf_wdata),
        .DOADO(rs1),
        .DOBDO(rs2),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .\_inferred__4/i__carry (neorv32_cpu_alu_inst_n_69),
        .alu_cmp(alu_cmp),
        .\bus_req_o_reg[data][31] (\execute_engine_reg[ir][13]_rep__0 ),
        .clk(clk),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\div_reg[sign_mod] (\execute_engine_reg[ir][13]_rep ),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88}),
        .\register_file_fpga.reg_file_reg_1 (neorv32_cpu_regfile_inst_n_89),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_regfile_inst_n_124),
        .\register_file_fpga.reg_file_reg_11 (opa_addr),
        .\register_file_fpga.reg_file_reg_2 (opa),
        .\register_file_fpga.reg_file_reg_3 ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\register_file_fpga.reg_file_reg_4 ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\register_file_fpga.reg_file_reg_5 ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\register_file_fpga.reg_file_reg_6 ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\register_file_fpga.reg_file_reg_7 ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\register_file_fpga.reg_file_reg_8 ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\register_file_fpga.reg_file_reg_9 ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_10 
       (.I0(\execute_engine_reg[link_pc] [27]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[27]),
        .I3(mem_rdata[27]),
        .I4(csr_rdata[27]),
        .O(rf_wdata[27]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_11 
       (.I0(\execute_engine_reg[link_pc] [26]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[26]),
        .I3(mem_rdata[26]),
        .I4(csr_rdata[26]),
        .O(rf_wdata[26]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_12 
       (.I0(\execute_engine_reg[link_pc] [25]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[25]),
        .I3(mem_rdata[25]),
        .I4(csr_rdata[25]),
        .O(rf_wdata[25]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_13 
       (.I0(\execute_engine_reg[link_pc] [24]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[24]),
        .I3(mem_rdata[24]),
        .I4(csr_rdata[24]),
        .O(rf_wdata[24]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_14 
       (.I0(\execute_engine_reg[link_pc] [23]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[23]),
        .I3(mem_rdata[23]),
        .I4(csr_rdata[23]),
        .O(rf_wdata[23]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_15 
       (.I0(\execute_engine_reg[link_pc] [22]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[22]),
        .I3(mem_rdata[22]),
        .I4(csr_rdata[22]),
        .O(rf_wdata[22]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_16 
       (.I0(\execute_engine_reg[link_pc] [21]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[21]),
        .I3(mem_rdata[21]),
        .I4(csr_rdata[21]),
        .O(rf_wdata[21]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_17 
       (.I0(\execute_engine_reg[link_pc] [20]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[20]),
        .I3(mem_rdata[20]),
        .I4(csr_rdata[20]),
        .O(rf_wdata[20]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_18 
       (.I0(\execute_engine_reg[link_pc] [19]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[19]),
        .I3(mem_rdata[19]),
        .I4(csr_rdata[19]),
        .O(rf_wdata[19]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_19 
       (.I0(\execute_engine_reg[link_pc] [18]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[18]),
        .I3(mem_rdata[18]),
        .I4(csr_rdata[18]),
        .O(rf_wdata[18]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_20 
       (.I0(\execute_engine_reg[link_pc] [17]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[17]),
        .I3(mem_rdata[17]),
        .I4(csr_rdata[17]),
        .O(rf_wdata[17]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_21 
       (.I0(\execute_engine_reg[link_pc] [16]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[16]),
        .I3(mem_rdata[16]),
        .I4(csr_rdata[16]),
        .O(rf_wdata[16]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_22 
       (.I0(\execute_engine_reg[link_pc] [15]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[15]),
        .I3(mem_rdata[15]),
        .I4(csr_rdata[15]),
        .O(rf_wdata[15]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_23 
       (.I0(\execute_engine_reg[link_pc] [14]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[14]),
        .I3(mem_rdata[14]),
        .I4(csr_rdata[14]),
        .O(rf_wdata[14]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_24 
       (.I0(\execute_engine_reg[link_pc] [13]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[13]),
        .I3(mem_rdata[13]),
        .I4(csr_rdata[13]),
        .O(rf_wdata[13]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_25 
       (.I0(\execute_engine_reg[link_pc] [12]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[12]),
        .I3(mem_rdata[12]),
        .I4(csr_rdata[12]),
        .O(rf_wdata[12]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_26 
       (.I0(\execute_engine_reg[link_pc] [11]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[11]),
        .I3(mem_rdata[11]),
        .I4(csr_rdata[11]),
        .O(rf_wdata[11]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_27 
       (.I0(\execute_engine_reg[link_pc] [10]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[10]),
        .I3(mem_rdata[10]),
        .I4(csr_rdata[10]),
        .O(rf_wdata[10]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_28 
       (.I0(\execute_engine_reg[link_pc] [9]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[9]),
        .I3(mem_rdata[9]),
        .I4(csr_rdata[9]),
        .O(rf_wdata[9]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_29 
       (.I0(\execute_engine_reg[link_pc] [8]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[8]),
        .I3(mem_rdata[8]),
        .I4(csr_rdata[8]),
        .O(rf_wdata[8]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_30 
       (.I0(\execute_engine_reg[link_pc] [7]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[7]),
        .I3(mem_rdata[7]),
        .I4(csr_rdata[7]),
        .O(rf_wdata[7]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_31 
       (.I0(\execute_engine_reg[link_pc] [6]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[6]),
        .I3(mem_rdata[6]),
        .I4(csr_rdata[6]),
        .O(rf_wdata[6]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_32 
       (.I0(\execute_engine_reg[link_pc] [5]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[5]),
        .I3(mem_rdata[5]),
        .I4(csr_rdata[5]),
        .O(rf_wdata[5]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_33 
       (.I0(\execute_engine_reg[link_pc] [4]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[4]),
        .I3(mem_rdata[4]),
        .I4(csr_rdata[4]),
        .O(rf_wdata[4]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_34 
       (.I0(\execute_engine_reg[link_pc] [3]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[3]),
        .I3(mem_rdata[3]),
        .I4(csr_rdata[3]),
        .O(rf_wdata[3]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_35 
       (.I0(\execute_engine_reg[link_pc] [2]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[2]),
        .I3(mem_rdata[2]),
        .I4(csr_rdata[2]),
        .O(rf_wdata[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_36 
       (.I0(\execute_engine_reg[link_pc] [1]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[1]),
        .I3(mem_rdata[1]),
        .I4(csr_rdata[1]),
        .O(rf_wdata[1]));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    \register_file_fpga.reg_file_reg_i_37 
       (.I0(neorv32_cpu_control_inst_n_327),
        .I1(\ctrl[alu_op] [2]),
        .I2(neorv32_cpu_control_inst_n_294),
        .I3(mem_rdata[0]),
        .I4(csr_rdata[0]),
        .O(rf_wdata[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_6 
       (.I0(\execute_engine_reg[link_pc] [31]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[31]),
        .I3(mem_rdata[31]),
        .I4(csr_rdata[31]),
        .O(rf_wdata[31]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_7 
       (.I0(\execute_engine_reg[link_pc] [30]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[30]),
        .I3(mem_rdata[30]),
        .I4(csr_rdata[30]),
        .O(rf_wdata[30]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_8 
       (.I0(\execute_engine_reg[link_pc] [29]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[29]),
        .I3(mem_rdata[29]),
        .I4(csr_rdata[29]),
        .O(rf_wdata[29]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_9 
       (.I0(\execute_engine_reg[link_pc] [28]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[28]),
        .I3(mem_rdata[28]),
        .I4(csr_rdata[28]),
        .O(rf_wdata[28]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu
   (cp_valid_1,
    \serial_shifter.shifter_reg[cnt][1] ,
    \mul[add] ,
    \trap_ctrl_reg[exc_buf][1] ,
    CO,
    \multiplier_core_serial.mul_reg[prod][31] ,
    \ctrl_reg[out_en] ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \divider_core_serial.div_reg[quotient][30] ,
    \serial_shifter.shifter_reg[done_ff]__0 ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    clk,
    rstn_sys,
    \div_reg[sign_mod] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    DI,
    S,
    Q,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_0 ,
    \serial_shifter.shifter_reg[cnt][4] ,
    \divider_core_serial.div_reg[remainder][0] ,
    \execute_engine_reg[ir] ,
    rs2_o,
    \_inferred__4/i__carry__7 ,
    \_inferred__4/i__carry ,
    \serial_shifter.shifter_reg[cnt][2] ,
    \serial_shifter.shifter_reg[cnt][3] ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_210 ,
    \register_file_fpga.reg_file_reg_i_151 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_138 ,
    D,
    \divider_core_serial.div_reg[quotient][31] ,
    \ctrl_reg[rs2_abs][31] ,
    \multiplier_core_serial.mul_reg[prod][63] );
  output cp_valid_1;
  output [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  output [32:0]\mul[add] ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output [0:0]CO;
  output [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  output \ctrl_reg[out_en] ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  output [30:0]\divider_core_serial.div_reg[quotient][30] ;
  output \serial_shifter.shifter_reg[done_ff]__0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  input clk;
  input rstn_sys;
  input \div_reg[sign_mod] ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]Q;
  input \ctrl[cpu_trap] ;
  input [1:0]\div_reg[sign_mod]_0 ;
  input \serial_shifter.shifter_reg[cnt][4] ;
  input \divider_core_serial.div_reg[remainder][0] ;
  input [1:0]\execute_engine_reg[ir] ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7 ;
  input \_inferred__4/i__carry ;
  input \serial_shifter.shifter_reg[cnt][2] ;
  input \serial_shifter.shifter_reg[cnt][3] ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  input \register_file_fpga.reg_file_reg_i_210 ;
  input \register_file_fpga.reg_file_reg_i_151 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_138 ;
  input [31:0]D;
  input [31:0]\divider_core_serial.div_reg[quotient][31] ;
  input [31:0]\ctrl_reg[rs2_abs][31] ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry ;
  wire \_inferred__4/i__carry__7 ;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[out_en] ;
  wire [31:0]\ctrl_reg[rs2_abs][31] ;
  wire \div_reg[sign_mod] ;
  wire [1:0]\div_reg[sign_mod]_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30] ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31] ;
  wire \divider_core_serial.div_reg[remainder][0] ;
  wire [1:0]\execute_engine_reg[ir] ;
  wire [32:0]\mul[add] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63] ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ;
  wire \register_file_fpga.reg_file_reg_i_138 ;
  wire \register_file_fpga.reg_file_reg_i_151 ;
  wire \register_file_fpga.reg_file_reg_i_210 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  wire \serial_shifter.shifter_reg[cnt][2] ;
  wire \serial_shifter.shifter_reg[cnt][3] ;
  wire \serial_shifter.shifter_reg[cnt][4] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst 
       (.CO(CO),
        .DI(DI),
        .\FSM_onehot_ctrl_reg[state][1]_0 (cp_valid_1),
        .Q(\multiplier_core_serial.mul_reg[prod][31] ),
        .S(S),
        .\_inferred__4/i__carry_0 (\_inferred__4/i__carry ),
        .\_inferred__4/i__carry__7_0 (\_inferred__4/i__carry__7 ),
        .clk(clk),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en]_0 (\ctrl_reg[out_en] ),
        .\ctrl_reg[out_en]_1 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\ctrl_reg[out_en]_10 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\ctrl_reg[out_en]_11 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\ctrl_reg[out_en]_12 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\ctrl_reg[out_en]_13 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\ctrl_reg[out_en]_14 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\ctrl_reg[out_en]_15 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\ctrl_reg[out_en]_16 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\ctrl_reg[out_en]_17 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\ctrl_reg[out_en]_18 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\ctrl_reg[out_en]_19 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\ctrl_reg[out_en]_2 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\ctrl_reg[out_en]_20 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\ctrl_reg[out_en]_21 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\ctrl_reg[out_en]_22 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\ctrl_reg[out_en]_23 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\ctrl_reg[out_en]_24 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\ctrl_reg[out_en]_25 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\ctrl_reg[out_en]_26 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\ctrl_reg[out_en]_27 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\ctrl_reg[out_en]_28 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\ctrl_reg[out_en]_29 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\ctrl_reg[out_en]_3 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\ctrl_reg[out_en]_30 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\ctrl_reg[out_en]_31 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\ctrl_reg[out_en]_4 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\ctrl_reg[out_en]_5 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\ctrl_reg[out_en]_6 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\ctrl_reg[out_en]_7 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\ctrl_reg[out_en]_8 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\ctrl_reg[out_en]_9 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\ctrl_reg[rs2_abs][31]_0 (\ctrl_reg[rs2_abs][31] ),
        .\div_reg[sign_mod]_0 (\div_reg[sign_mod] ),
        .\div_reg[sign_mod]_1 (\div_reg[sign_mod]_0 [1]),
        .\divider_core_serial.div_reg[quotient][30]_0 (\divider_core_serial.div_reg[quotient][30] ),
        .\divider_core_serial.div_reg[quotient][31]_0 (\divider_core_serial.div_reg[quotient][31] ),
        .\divider_core_serial.div_reg[remainder][0]_0 (\divider_core_serial.div_reg[remainder][0] ),
        .\execute_engine_reg[ir] (\execute_engine_reg[ir] ),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][63]_0 (\multiplier_core_serial.mul_reg[prod][63] ),
        .\register_file_fpga.reg_file_reg_i_138_0 (\register_file_fpga.reg_file_reg_i_138 ),
        .\register_file_fpga.reg_file_reg_i_151_0 (\register_file_fpga.reg_file_reg_i_151 ),
        .\register_file_fpga.reg_file_reg_i_210_0 (\register_file_fpga.reg_file_reg_i_210 ),
        .\register_file_fpga.reg_file_reg_i_71 (\serial_shifter.shifter_reg[sreg][31] [0]),
        .\register_file_fpga.reg_file_reg_i_71_0 (\register_file_fpga.reg_file_reg_i_70 [0]),
        .\register_file_fpga.reg_file_reg_i_74 (\register_file_fpga.reg_file_reg_i_74 ),
        .rs2_o(rs2_o),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst
       (.D(D),
        .Q(Q),
        .alu_add(alu_add),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\register_file_fpga.reg_file_reg_i_40 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\register_file_fpga.reg_file_reg_i_41 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\register_file_fpga.reg_file_reg_i_42 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\register_file_fpga.reg_file_reg_i_43 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\register_file_fpga.reg_file_reg_i_44 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\register_file_fpga.reg_file_reg_i_45 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\register_file_fpga.reg_file_reg_i_46 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\register_file_fpga.reg_file_reg_i_47 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\register_file_fpga.reg_file_reg_i_48 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\register_file_fpga.reg_file_reg_i_49 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\register_file_fpga.reg_file_reg_i_50 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\register_file_fpga.reg_file_reg_i_51 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\register_file_fpga.reg_file_reg_i_52 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\register_file_fpga.reg_file_reg_i_53 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\register_file_fpga.reg_file_reg_i_54 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\register_file_fpga.reg_file_reg_i_55 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\register_file_fpga.reg_file_reg_i_56 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\register_file_fpga.reg_file_reg_i_57 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\register_file_fpga.reg_file_reg_i_58 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\register_file_fpga.reg_file_reg_i_59 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\register_file_fpga.reg_file_reg_i_60 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\register_file_fpga.reg_file_reg_i_61 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\register_file_fpga.reg_file_reg_i_62 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\register_file_fpga.reg_file_reg_i_63 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\register_file_fpga.reg_file_reg_i_64 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\register_file_fpga.reg_file_reg_i_65 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\register_file_fpga.reg_file_reg_i_66 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\register_file_fpga.reg_file_reg_i_67 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\register_file_fpga.reg_file_reg_i_68 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\register_file_fpga.reg_file_reg_i_69 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\register_file_fpga.reg_file_reg_i_70 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\register_file_fpga.reg_file_reg_i_70_0 (\register_file_fpga.reg_file_reg_i_70 ),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][0]_0 (\serial_shifter.shifter_reg[cnt][1] [0]),
        .\serial_shifter.shifter_reg[cnt][1]_0 (\serial_shifter.shifter_reg[cnt][1] [1]),
        .\serial_shifter.shifter_reg[cnt][1]_1 (\serial_shifter.shifter_reg[cnt][1]_0 ),
        .\serial_shifter.shifter_reg[cnt][2]_0 (\serial_shifter.shifter_reg[cnt][2] ),
        .\serial_shifter.shifter_reg[cnt][3]_0 (\div_reg[sign_mod]_0 [0]),
        .\serial_shifter.shifter_reg[cnt][3]_1 (\serial_shifter.shifter_reg[cnt][3] ),
        .\serial_shifter.shifter_reg[cnt][4]_0 (\serial_shifter.shifter_reg[cnt][4] ),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (\serial_shifter.shifter_reg[done_ff]__0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (\serial_shifter.shifter_reg[done_ff]__0_0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (\serial_shifter.shifter_reg[done_ff]__0_9 ),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (\serial_shifter.shifter_reg[done_ff]__0_10 ),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (\serial_shifter.shifter_reg[done_ff]__0_11 ),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (\serial_shifter.shifter_reg[done_ff]__0_12 ),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (\serial_shifter.shifter_reg[done_ff]__0_13 ),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (\serial_shifter.shifter_reg[done_ff]__0_14 ),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (\serial_shifter.shifter_reg[done_ff]__0_15 ),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (\serial_shifter.shifter_reg[done_ff]__0_16 ),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (\serial_shifter.shifter_reg[done_ff]__0_17 ),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (\serial_shifter.shifter_reg[done_ff]__0_18 ),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (\serial_shifter.shifter_reg[done_ff]__0_1 ),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (\serial_shifter.shifter_reg[done_ff]__0_19 ),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (\serial_shifter.shifter_reg[done_ff]__0_20 ),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (\serial_shifter.shifter_reg[done_ff]__0_21 ),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (\serial_shifter.shifter_reg[done_ff]__0_22 ),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (\serial_shifter.shifter_reg[done_ff]__0_23 ),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (\serial_shifter.shifter_reg[done_ff]__0_24 ),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (\serial_shifter.shifter_reg[done_ff]__0_25 ),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (\serial_shifter.shifter_reg[done_ff]__0_26 ),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (\serial_shifter.shifter_reg[done_ff]__0_27 ),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (\serial_shifter.shifter_reg[done_ff]__0_28 ),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (\serial_shifter.shifter_reg[done_ff]__0_2 ),
        .\serial_shifter.shifter_reg[done_ff]__0_30 (\serial_shifter.shifter_reg[done_ff]__0_29 ),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (\serial_shifter.shifter_reg[done_ff]__0_3 ),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (\serial_shifter.shifter_reg[done_ff]__0_4 ),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (\serial_shifter.shifter_reg[done_ff]__0_5 ),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (\serial_shifter.shifter_reg[done_ff]__0_6 ),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (\serial_shifter.shifter_reg[done_ff]__0_7 ),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (\serial_shifter.shifter_reg[done_ff]__0_8 ),
        .\serial_shifter.shifter_reg[sreg][31]_0 (\serial_shifter.shifter_reg[sreg][31] ),
        .\trap_ctrl_reg[exc_buf][1] (\trap_ctrl_reg[exc_buf][1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control
   (\ctrl_nxt[rf_zero_we] ,
    \ctrl[alu_opa_mux] ,
    \ctrl[alu_unsigned] ,
    \ctrl_o[lsu_req] ,
    \ctrl[lsu_rw] ,
    \ctrl[cpu_trap] ,
    Q,
    \trap_ctrl_reg[exc_buf][1]_0 ,
    \execute_engine_reg[ir][13]_rep_0 ,
    \execute_engine_reg[ir][14]_rep__0_0 ,
    \execute_engine_reg[ir][14]_rep_0 ,
    DI,
    \mar_reg[31] ,
    \fetch_engine_reg[pc][21]_0 ,
    \fetch_engine_reg[pc][31]_0 ,
    \fetch_engine_reg[pc][27]_0 ,
    \fetch_engine_reg[pc][20]_0 ,
    ADDRARDADDR,
    \fetch_engine_reg[pc][31]_1 ,
    \fetch_engine_reg[pc][31]_2 ,
    \fetch_engine_reg[pc][19]_0 ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1] ,
    \FSM_sequential_fetch_engine_reg[state][0]_0 ,
    \w_pnt_reg[1] ,
    \execute_engine_reg[ir][12]_0 ,
    alu_add,
    \execute_engine_reg[ir][13]_rep__0_0 ,
    \execute_engine_reg[ir][13]_rep__0_1 ,
    D,
    \execute_engine_reg[ir][13]_rep__0_2 ,
    \execute_engine_reg[ir][12]_1 ,
    \execute_engine_reg[ir][12]_2 ,
    \ctrl_reg[lsu_req]_0 ,
    E,
    \w_pnt_reg[1]_0 ,
    \csr_reg[rdata][31]_0 ,
    \register_file_fpga.reg_file_reg ,
    \ctrl_reg[alu_cp_trig][1]_0 ,
    \FSM_onehot_ctrl_reg[state][1] ,
    \execute_engine_reg[ir][14]_0 ,
    \execute_engine_reg[ir][14]_1 ,
    alu_res,
    \ctrl_reg[alu_op][2]_0 ,
    \imm_o_reg[4]_0 ,
    \imm_o_reg[3]_0 ,
    \imm_o_reg[2]_0 ,
    \imm_o_reg[1]_0 ,
    \ctrl_reg[alu_op][1]_0 ,
    \register_file_fpga.reg_file_reg_0 ,
    \ctrl_reg[alu_op][0]_0 ,
    \execute_engine_reg[ir][12]_3 ,
    \execute_engine_reg[link_pc][31]_0 ,
    \execute_engine_reg[ir][19]_0 ,
    WEA,
    clk,
    rstn_sys,
    alu_cmp,
    DOBDO,
    DOADO,
    cp_valid_1,
    \multiplier_core_serial.mul_reg[prod][30] ,
    rden_reg,
    rden_reg_0,
    \m_axi_araddr[31] ,
    \imem_rom.rdata_reg_15 ,
    rden_reg_1,
    \keeper_reg[halt] ,
    m_axi_araddr,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]__0 ,
    \trap_ctrl_reg[exc_buf][8]_0 ,
    \main_rsp[data] ,
    \rdata_o_reg[30] ,
    \rdata_o_reg[30]_0 ,
    arbiter_req_reg,
    \main_rsp[err] ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    arbiter_err,
    misaligned,
    \FSM_sequential_execute_engine_reg[state][3]_0 ,
    \ctrl_reg[alu_op][1]_1 ,
    O,
    \divider_core_serial.div_reg[quotient][31] ,
    \divider_core_serial.div_reg[quotient][28] ,
    \divider_core_serial.div_reg[quotient][24] ,
    \divider_core_serial.div_reg[quotient][20] ,
    \divider_core_serial.div_reg[quotient][16] ,
    \divider_core_serial.div_reg[quotient][12] ,
    \divider_core_serial.div_reg[quotient][8] ,
    \divider_core_serial.div_reg[quotient][4] ,
    CO,
    \mul[add] ,
    \mar_reg[3] ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \serial_shifter.shifter_reg[cnt][1] ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    \register_file_fpga.reg_file_reg_10 ,
    \register_file_fpga.reg_file_reg_11 ,
    \register_file_fpga.reg_file_reg_12 ,
    \register_file_fpga.reg_file_reg_13 ,
    \register_file_fpga.reg_file_reg_14 ,
    \register_file_fpga.reg_file_reg_15 ,
    \register_file_fpga.reg_file_reg_16 ,
    \register_file_fpga.reg_file_reg_17 ,
    \register_file_fpga.reg_file_reg_18 ,
    \register_file_fpga.reg_file_reg_19 ,
    \register_file_fpga.reg_file_reg_20 ,
    \register_file_fpga.reg_file_reg_21 ,
    \register_file_fpga.reg_file_reg_22 ,
    \register_file_fpga.reg_file_reg_23 ,
    \register_file_fpga.reg_file_reg_24 ,
    \register_file_fpga.reg_file_reg_25 ,
    \register_file_fpga.reg_file_reg_26 ,
    \register_file_fpga.reg_file_reg_27 ,
    \register_file_fpga.reg_file_reg_28 ,
    \register_file_fpga.reg_file_reg_29 ,
    \register_file_fpga.reg_file_reg_30 ,
    \register_file_fpga.reg_file_reg_31 ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \register_file_fpga.reg_file_reg_32 ,
    S,
    wdata_i,
    \trap_ctrl_reg[irq_pnd][11]_0 );
  output \ctrl_nxt[rf_zero_we] ;
  output \ctrl[alu_opa_mux] ;
  output \ctrl[alu_unsigned] ;
  output \ctrl_o[lsu_req] ;
  output \ctrl[lsu_rw] ;
  output \ctrl[cpu_trap] ;
  output [7:0]Q;
  output [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  output \execute_engine_reg[ir][13]_rep_0 ;
  output \execute_engine_reg[ir][14]_rep__0_0 ;
  output \execute_engine_reg[ir][14]_rep_0 ;
  output [0:0]DI;
  output \mar_reg[31] ;
  output \fetch_engine_reg[pc][21]_0 ;
  output [29:0]\fetch_engine_reg[pc][31]_0 ;
  output \fetch_engine_reg[pc][27]_0 ;
  output \fetch_engine_reg[pc][20]_0 ;
  output [2:0]ADDRARDADDR;
  output \fetch_engine_reg[pc][31]_1 ;
  output [2:0]\fetch_engine_reg[pc][31]_2 ;
  output \fetch_engine_reg[pc][19]_0 ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1] ;
  output \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  output \w_pnt_reg[1] ;
  output \execute_engine_reg[ir][12]_0 ;
  output [31:0]alu_add;
  output \execute_engine_reg[ir][13]_rep__0_0 ;
  output \execute_engine_reg[ir][13]_rep__0_1 ;
  output [13:0]D;
  output \execute_engine_reg[ir][13]_rep__0_2 ;
  output \execute_engine_reg[ir][12]_1 ;
  output [3:0]\execute_engine_reg[ir][12]_2 ;
  output \ctrl_reg[lsu_req]_0 ;
  output [0:0]E;
  output \w_pnt_reg[1]_0 ;
  output [31:0]\csr_reg[rdata][31]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg ;
  output [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  output \FSM_onehot_ctrl_reg[state][1] ;
  output \execute_engine_reg[ir][14]_0 ;
  output [63:0]\execute_engine_reg[ir][14]_1 ;
  output [30:0]alu_res;
  output [2:0]\ctrl_reg[alu_op][2]_0 ;
  output \imm_o_reg[4]_0 ;
  output \imm_o_reg[3]_0 ;
  output \imm_o_reg[2]_0 ;
  output [1:0]\imm_o_reg[1]_0 ;
  output \ctrl_reg[alu_op][1]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg_0 ;
  output \ctrl_reg[alu_op][0]_0 ;
  output [31:0]\execute_engine_reg[ir][12]_3 ;
  output [30:0]\execute_engine_reg[link_pc][31]_0 ;
  output [4:0]\execute_engine_reg[ir][19]_0 ;
  output [0:0]WEA;
  input clk;
  input rstn_sys;
  input [1:0]alu_cmp;
  input [31:0]DOBDO;
  input [31:0]DOADO;
  input cp_valid_1;
  input [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  input rden_reg;
  input rden_reg_0;
  input [31:0]\m_axi_araddr[31] ;
  input \imem_rom.rdata_reg_15 ;
  input rden_reg_1;
  input \keeper_reg[halt] ;
  input [1:0]m_axi_araddr;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]__0 ;
  input \trap_ctrl_reg[exc_buf][8]_0 ;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[30] ;
  input \rdata_o_reg[30]_0 ;
  input arbiter_req_reg;
  input \main_rsp[err] ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input arbiter_err;
  input misaligned;
  input \FSM_sequential_execute_engine_reg[state][3]_0 ;
  input \ctrl_reg[alu_op][1]_1 ;
  input [2:0]O;
  input [30:0]\divider_core_serial.div_reg[quotient][31] ;
  input [3:0]\divider_core_serial.div_reg[quotient][28] ;
  input [3:0]\divider_core_serial.div_reg[quotient][24] ;
  input [3:0]\divider_core_serial.div_reg[quotient][20] ;
  input [3:0]\divider_core_serial.div_reg[quotient][16] ;
  input [3:0]\divider_core_serial.div_reg[quotient][12] ;
  input [3:0]\divider_core_serial.div_reg[quotient][8] ;
  input [3:0]\divider_core_serial.div_reg[quotient][4] ;
  input [0:0]CO;
  input [32:0]\mul[add] ;
  input [0:0]\mar_reg[3] ;
  input \register_file_fpga.reg_file_reg_1 ;
  input \register_file_fpga.reg_file_reg_2 ;
  input \register_file_fpga.reg_file_reg_3 ;
  input \register_file_fpga.reg_file_reg_4 ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  input \register_file_fpga.reg_file_reg_5 ;
  input \register_file_fpga.reg_file_reg_6 ;
  input \register_file_fpga.reg_file_reg_7 ;
  input \register_file_fpga.reg_file_reg_8 ;
  input \register_file_fpga.reg_file_reg_9 ;
  input \register_file_fpga.reg_file_reg_10 ;
  input \register_file_fpga.reg_file_reg_11 ;
  input \register_file_fpga.reg_file_reg_12 ;
  input \register_file_fpga.reg_file_reg_13 ;
  input \register_file_fpga.reg_file_reg_14 ;
  input \register_file_fpga.reg_file_reg_15 ;
  input \register_file_fpga.reg_file_reg_16 ;
  input \register_file_fpga.reg_file_reg_17 ;
  input \register_file_fpga.reg_file_reg_18 ;
  input \register_file_fpga.reg_file_reg_19 ;
  input \register_file_fpga.reg_file_reg_20 ;
  input \register_file_fpga.reg_file_reg_21 ;
  input \register_file_fpga.reg_file_reg_22 ;
  input \register_file_fpga.reg_file_reg_23 ;
  input \register_file_fpga.reg_file_reg_24 ;
  input \register_file_fpga.reg_file_reg_25 ;
  input \register_file_fpga.reg_file_reg_26 ;
  input \register_file_fpga.reg_file_reg_27 ;
  input \register_file_fpga.reg_file_reg_28 ;
  input \register_file_fpga.reg_file_reg_29 ;
  input \register_file_fpga.reg_file_reg_30 ;
  input \register_file_fpga.reg_file_reg_31 ;
  input [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  input \register_file_fpga.reg_file_reg_32 ;
  input [0:0]S;
  input [0:0]wdata_i;
  input [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;

  wire [2:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [13:0]D;
  wire [0:0]DI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_ctrl_reg[state][1] ;
  wire \FSM_sequential_execute_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_7_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_7_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_0 ;
  wire \FSM_sequential_fetch_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  wire [2:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [30:0]alu_res;
  wire arbiter_err;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire arbiter_req_reg;
  wire clk;
  wire cp_valid_1;
  wire \csr[mcause][0]_i_1_n_0 ;
  wire \csr[mcause][1]_i_1_n_0 ;
  wire \csr[mcause][2]_i_1_n_0 ;
  wire \csr[mcause][3]_i_1_n_0 ;
  wire \csr[mcause][4]_i_1_n_0 ;
  wire \csr[mcause][5]_i_2_n_0 ;
  wire \csr[mepc][10]_i_1_n_0 ;
  wire \csr[mepc][11]_i_1_n_0 ;
  wire \csr[mepc][12]_i_1_n_0 ;
  wire \csr[mepc][13]_i_1_n_0 ;
  wire \csr[mepc][14]_i_1_n_0 ;
  wire \csr[mepc][15]_i_1_n_0 ;
  wire \csr[mepc][16]_i_1_n_0 ;
  wire \csr[mepc][17]_i_1_n_0 ;
  wire \csr[mepc][18]_i_1_n_0 ;
  wire \csr[mepc][19]_i_1_n_0 ;
  wire \csr[mepc][1]_i_1_n_0 ;
  wire \csr[mepc][20]_i_1_n_0 ;
  wire \csr[mepc][21]_i_1_n_0 ;
  wire \csr[mepc][22]_i_1_n_0 ;
  wire \csr[mepc][23]_i_1_n_0 ;
  wire \csr[mepc][24]_i_1_n_0 ;
  wire \csr[mepc][25]_i_1_n_0 ;
  wire \csr[mepc][26]_i_1_n_0 ;
  wire \csr[mepc][27]_i_1_n_0 ;
  wire \csr[mepc][28]_i_1_n_0 ;
  wire \csr[mepc][29]_i_1_n_0 ;
  wire \csr[mepc][2]_i_1_n_0 ;
  wire \csr[mepc][30]_i_1_n_0 ;
  wire \csr[mepc][31]_i_2_n_0 ;
  wire \csr[mepc][31]_i_3_n_0 ;
  wire \csr[mepc][31]_i_4_n_0 ;
  wire \csr[mepc][3]_i_1_n_0 ;
  wire \csr[mepc][4]_i_1_n_0 ;
  wire \csr[mepc][5]_i_1_n_0 ;
  wire \csr[mepc][6]_i_1_n_0 ;
  wire \csr[mepc][7]_i_1_n_0 ;
  wire \csr[mepc][8]_i_1_n_0 ;
  wire \csr[mepc][9]_i_1_n_0 ;
  wire \csr[mie_firq][0]_i_1_n_0 ;
  wire \csr[mie_firq][10]_i_1_n_0 ;
  wire \csr[mie_firq][11]_i_1_n_0 ;
  wire \csr[mie_firq][12]_i_1_n_0 ;
  wire \csr[mie_firq][13]_i_1_n_0 ;
  wire \csr[mie_firq][14]_i_1_n_0 ;
  wire \csr[mie_firq][15]_i_1_n_0 ;
  wire \csr[mie_firq][1]_i_1_n_0 ;
  wire \csr[mie_firq][2]_i_1_n_0 ;
  wire \csr[mie_firq][3]_i_1_n_0 ;
  wire \csr[mie_firq][4]_i_1_n_0 ;
  wire \csr[mie_firq][5]_i_1_n_0 ;
  wire \csr[mie_firq][6]_i_1_n_0 ;
  wire \csr[mie_firq][7]_i_1_n_0 ;
  wire \csr[mie_firq][8]_i_1_n_0 ;
  wire \csr[mie_firq][9]_i_1_n_0 ;
  wire \csr[mie_mei]_i_1_n_0 ;
  wire \csr[mie_msi]_i_1_n_0 ;
  wire \csr[mie_msi]_i_2_n_0 ;
  wire \csr[mie_msi]_i_3_n_0 ;
  wire \csr[mie_mti]_i_1_n_0 ;
  wire \csr[mscratch][0]_i_1_n_0 ;
  wire \csr[mscratch][1]_i_1_n_0 ;
  wire \csr[mscratch][2]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_1_n_0 ;
  wire \csr[mscratch][4]_i_1_n_0 ;
  wire \csr[mscratch][5]_i_1_n_0 ;
  wire \csr[mscratch][6]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_3_n_0 ;
  wire \csr[mstatus_mie]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_5_n_0 ;
  wire \csr[mstatus_mie]_i_6_n_0 ;
  wire \csr[mstatus_mpie]_i_1_n_0 ;
  wire \csr[mstatus_mpie]_i_2_n_0 ;
  wire \csr[mtinst][0]_i_1_n_0 ;
  wire \csr[mtinst][10]_i_1_n_0 ;
  wire \csr[mtinst][11]_i_1_n_0 ;
  wire \csr[mtinst][12]_i_1_n_0 ;
  wire \csr[mtinst][13]_i_1_n_0 ;
  wire \csr[mtinst][14]_i_1_n_0 ;
  wire \csr[mtinst][15]_i_1_n_0 ;
  wire \csr[mtinst][16]_i_1_n_0 ;
  wire \csr[mtinst][17]_i_1_n_0 ;
  wire \csr[mtinst][18]_i_1_n_0 ;
  wire \csr[mtinst][19]_i_1_n_0 ;
  wire \csr[mtinst][1]_i_1_n_0 ;
  wire \csr[mtinst][20]_i_1_n_0 ;
  wire \csr[mtinst][21]_i_1_n_0 ;
  wire \csr[mtinst][22]_i_1_n_0 ;
  wire \csr[mtinst][23]_i_1_n_0 ;
  wire \csr[mtinst][24]_i_1_n_0 ;
  wire \csr[mtinst][25]_i_1_n_0 ;
  wire \csr[mtinst][26]_i_1_n_0 ;
  wire \csr[mtinst][27]_i_1_n_0 ;
  wire \csr[mtinst][28]_i_1_n_0 ;
  wire \csr[mtinst][29]_i_1_n_0 ;
  wire \csr[mtinst][2]_i_1_n_0 ;
  wire \csr[mtinst][30]_i_1_n_0 ;
  wire \csr[mtinst][31]_i_1_n_0 ;
  wire \csr[mtinst][3]_i_1_n_0 ;
  wire \csr[mtinst][4]_i_1_n_0 ;
  wire \csr[mtinst][5]_i_1_n_0 ;
  wire \csr[mtinst][6]_i_1_n_0 ;
  wire \csr[mtinst][7]_i_1_n_0 ;
  wire \csr[mtinst][8]_i_1_n_0 ;
  wire \csr[mtinst][9]_i_1_n_0 ;
  wire \csr[mtval] ;
  wire \csr[mtval][0]_i_1_n_0 ;
  wire \csr[mtval][10]_i_1_n_0 ;
  wire \csr[mtval][11]_i_1_n_0 ;
  wire \csr[mtval][12]_i_1_n_0 ;
  wire \csr[mtval][13]_i_1_n_0 ;
  wire \csr[mtval][14]_i_1_n_0 ;
  wire \csr[mtval][15]_i_1_n_0 ;
  wire \csr[mtval][16]_i_1_n_0 ;
  wire \csr[mtval][17]_i_1_n_0 ;
  wire \csr[mtval][18]_i_1_n_0 ;
  wire \csr[mtval][19]_i_1_n_0 ;
  wire \csr[mtval][1]_i_1_n_0 ;
  wire \csr[mtval][20]_i_1_n_0 ;
  wire \csr[mtval][21]_i_1_n_0 ;
  wire \csr[mtval][22]_i_1_n_0 ;
  wire \csr[mtval][23]_i_1_n_0 ;
  wire \csr[mtval][24]_i_1_n_0 ;
  wire \csr[mtval][25]_i_1_n_0 ;
  wire \csr[mtval][26]_i_1_n_0 ;
  wire \csr[mtval][27]_i_1_n_0 ;
  wire \csr[mtval][28]_i_1_n_0 ;
  wire \csr[mtval][29]_i_1_n_0 ;
  wire \csr[mtval][2]_i_1_n_0 ;
  wire \csr[mtval][30]_i_1_n_0 ;
  wire \csr[mtval][31]_i_2_n_0 ;
  wire \csr[mtval][3]_i_1_n_0 ;
  wire \csr[mtval][4]_i_1_n_0 ;
  wire \csr[mtval][5]_i_1_n_0 ;
  wire \csr[mtval][6]_i_1_n_0 ;
  wire \csr[mtval][7]_i_1_n_0 ;
  wire \csr[mtval][8]_i_1_n_0 ;
  wire \csr[mtval][9]_i_1_n_0 ;
  wire \csr[mtvec][0]_i_1_n_0 ;
  wire \csr[mtvec][10]_i_1_n_0 ;
  wire \csr[mtvec][12]_i_1_n_0 ;
  wire \csr[mtvec][13]_i_1_n_0 ;
  wire \csr[mtvec][14]_i_1_n_0 ;
  wire \csr[mtvec][15]_i_1_n_0 ;
  wire \csr[mtvec][2]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_2_n_0 ;
  wire \csr[mtvec][31]_i_3_n_0 ;
  wire \csr[mtvec][3]_i_1_n_0 ;
  wire \csr[mtvec][4]_i_1_n_0 ;
  wire \csr[mtvec][5]_i_1_n_0 ;
  wire \csr[mtvec][6]_i_1_n_0 ;
  wire \csr[mtvec][8]_i_1_n_0 ;
  wire \csr[mtvec][9]_i_1_n_0 ;
  wire \csr[rdata][0]_i_1_n_0 ;
  wire \csr[rdata][0]_i_2_n_0 ;
  wire \csr[rdata][0]_i_3_n_0 ;
  wire \csr[rdata][0]_i_4_n_0 ;
  wire \csr[rdata][0]_i_5_n_0 ;
  wire \csr[rdata][0]_i_6_n_0 ;
  wire \csr[rdata][10]_i_1_n_0 ;
  wire \csr[rdata][10]_i_2_n_0 ;
  wire \csr[rdata][10]_i_3_n_0 ;
  wire \csr[rdata][11]_i_1_n_0 ;
  wire \csr[rdata][11]_i_2_n_0 ;
  wire \csr[rdata][11]_i_3_n_0 ;
  wire \csr[rdata][11]_i_4_n_0 ;
  wire \csr[rdata][12]_i_1_n_0 ;
  wire \csr[rdata][12]_i_2_n_0 ;
  wire \csr[rdata][12]_i_3_n_0 ;
  wire \csr[rdata][12]_i_4_n_0 ;
  wire \csr[rdata][12]_i_5_n_0 ;
  wire \csr[rdata][12]_i_6_n_0 ;
  wire \csr[rdata][13]_i_1_n_0 ;
  wire \csr[rdata][13]_i_2_n_0 ;
  wire \csr[rdata][13]_i_3_n_0 ;
  wire \csr[rdata][14]_i_1_n_0 ;
  wire \csr[rdata][14]_i_2_n_0 ;
  wire \csr[rdata][14]_i_3_n_0 ;
  wire \csr[rdata][15]_i_1_n_0 ;
  wire \csr[rdata][15]_i_2_n_0 ;
  wire \csr[rdata][15]_i_3_n_0 ;
  wire \csr[rdata][15]_i_4_n_0 ;
  wire \csr[rdata][16]_i_1_n_0 ;
  wire \csr[rdata][16]_i_2_n_0 ;
  wire \csr[rdata][16]_i_3_n_0 ;
  wire \csr[rdata][16]_i_4_n_0 ;
  wire \csr[rdata][16]_i_5_n_0 ;
  wire \csr[rdata][16]_i_6_n_0 ;
  wire \csr[rdata][17]_i_1_n_0 ;
  wire \csr[rdata][17]_i_2_n_0 ;
  wire \csr[rdata][17]_i_3_n_0 ;
  wire \csr[rdata][18]_i_1_n_0 ;
  wire \csr[rdata][18]_i_2_n_0 ;
  wire \csr[rdata][18]_i_3_n_0 ;
  wire \csr[rdata][18]_i_4_n_0 ;
  wire \csr[rdata][18]_i_5_n_0 ;
  wire \csr[rdata][19]_i_1_n_0 ;
  wire \csr[rdata][19]_i_2_n_0 ;
  wire \csr[rdata][19]_i_3_n_0 ;
  wire \csr[rdata][19]_i_4_n_0 ;
  wire \csr[rdata][19]_i_5_n_0 ;
  wire \csr[rdata][19]_i_6_n_0 ;
  wire \csr[rdata][19]_i_7_n_0 ;
  wire \csr[rdata][19]_i_8_n_0 ;
  wire \csr[rdata][1]_i_1_n_0 ;
  wire \csr[rdata][1]_i_3_n_0 ;
  wire \csr[rdata][1]_i_4_n_0 ;
  wire \csr[rdata][1]_i_5_n_0 ;
  wire \csr[rdata][1]_i_6_n_0 ;
  wire \csr[rdata][1]_i_7_n_0 ;
  wire \csr[rdata][1]_i_8_n_0 ;
  wire \csr[rdata][1]_i_9_n_0 ;
  wire \csr[rdata][20]_i_1_n_0 ;
  wire \csr[rdata][20]_i_2_n_0 ;
  wire \csr[rdata][20]_i_3_n_0 ;
  wire \csr[rdata][20]_i_4_n_0 ;
  wire \csr[rdata][21]_i_1_n_0 ;
  wire \csr[rdata][21]_i_2_n_0 ;
  wire \csr[rdata][21]_i_3_n_0 ;
  wire \csr[rdata][22]_i_1_n_0 ;
  wire \csr[rdata][22]_i_2_n_0 ;
  wire \csr[rdata][22]_i_3_n_0 ;
  wire \csr[rdata][23]_i_1_n_0 ;
  wire \csr[rdata][23]_i_2_n_0 ;
  wire \csr[rdata][23]_i_3_n_0 ;
  wire \csr[rdata][23]_i_4_n_0 ;
  wire \csr[rdata][24]_i_1_n_0 ;
  wire \csr[rdata][24]_i_2_n_0 ;
  wire \csr[rdata][24]_i_3_n_0 ;
  wire \csr[rdata][24]_i_4_n_0 ;
  wire \csr[rdata][24]_i_5_n_0 ;
  wire \csr[rdata][24]_i_6_n_0 ;
  wire \csr[rdata][24]_i_7_n_0 ;
  wire \csr[rdata][25]_i_1_n_0 ;
  wire \csr[rdata][25]_i_2_n_0 ;
  wire \csr[rdata][25]_i_3_n_0 ;
  wire \csr[rdata][26]_i_1_n_0 ;
  wire \csr[rdata][26]_i_2_n_0 ;
  wire \csr[rdata][26]_i_3_n_0 ;
  wire \csr[rdata][26]_i_4_n_0 ;
  wire \csr[rdata][27]_i_1_n_0 ;
  wire \csr[rdata][27]_i_2_n_0 ;
  wire \csr[rdata][27]_i_3_n_0 ;
  wire \csr[rdata][28]_i_1_n_0 ;
  wire \csr[rdata][28]_i_2_n_0 ;
  wire \csr[rdata][28]_i_3_n_0 ;
  wire \csr[rdata][28]_i_4_n_0 ;
  wire \csr[rdata][29]_i_1_n_0 ;
  wire \csr[rdata][29]_i_2_n_0 ;
  wire \csr[rdata][29]_i_3_n_0 ;
  wire \csr[rdata][29]_i_4_n_0 ;
  wire \csr[rdata][2]_i_1_n_0 ;
  wire \csr[rdata][2]_i_2_n_0 ;
  wire \csr[rdata][2]_i_3_n_0 ;
  wire \csr[rdata][2]_i_4_n_0 ;
  wire \csr[rdata][30]_i_1_n_0 ;
  wire \csr[rdata][30]_i_2_n_0 ;
  wire \csr[rdata][30]_i_3_n_0 ;
  wire \csr[rdata][30]_i_4_n_0 ;
  wire \csr[rdata][30]_i_5_n_0 ;
  wire \csr[rdata][30]_i_6_n_0 ;
  wire \csr[rdata][30]_i_7_n_0 ;
  wire \csr[rdata][30]_i_8_n_0 ;
  wire \csr[rdata][31]_i_1_n_0 ;
  wire \csr[rdata][31]_i_2_n_0 ;
  wire \csr[rdata][31]_i_3_n_0 ;
  wire \csr[rdata][31]_i_4_n_0 ;
  wire \csr[rdata][31]_i_5_n_0 ;
  wire \csr[rdata][31]_i_6_n_0 ;
  wire \csr[rdata][3]_i_1_n_0 ;
  wire \csr[rdata][3]_i_2_n_0 ;
  wire \csr[rdata][3]_i_3_n_0 ;
  wire \csr[rdata][3]_i_4_n_0 ;
  wire \csr[rdata][3]_i_5_n_0 ;
  wire \csr[rdata][3]_i_6_n_0 ;
  wire \csr[rdata][4]_i_1_n_0 ;
  wire \csr[rdata][4]_i_2_n_0 ;
  wire \csr[rdata][4]_i_3_n_0 ;
  wire \csr[rdata][4]_i_4_n_0 ;
  wire \csr[rdata][4]_i_5_n_0 ;
  wire \csr[rdata][4]_i_6_n_0 ;
  wire \csr[rdata][4]_i_7_n_0 ;
  wire \csr[rdata][5]_i_1_n_0 ;
  wire \csr[rdata][5]_i_2_n_0 ;
  wire \csr[rdata][5]_i_3_n_0 ;
  wire \csr[rdata][6]_i_1_n_0 ;
  wire \csr[rdata][6]_i_2_n_0 ;
  wire \csr[rdata][6]_i_3_n_0 ;
  wire \csr[rdata][7]_i_1_n_0 ;
  wire \csr[rdata][7]_i_2_n_0 ;
  wire \csr[rdata][7]_i_3_n_0 ;
  wire \csr[rdata][7]_i_4_n_0 ;
  wire \csr[rdata][8]_i_1_n_0 ;
  wire \csr[rdata][8]_i_2_n_0 ;
  wire \csr[rdata][8]_i_3_n_0 ;
  wire \csr[rdata][8]_i_4_n_0 ;
  wire \csr[rdata][8]_i_5_n_0 ;
  wire \csr[rdata][8]_i_6_n_0 ;
  wire \csr[rdata][9]_i_1_n_0 ;
  wire \csr[rdata][9]_i_2_n_0 ;
  wire \csr[rdata][9]_i_3_n_0 ;
  wire \csr[re_nxt] ;
  wire \csr[we]_i_2_n_0 ;
  wire \csr[we]_i_3_n_0 ;
  wire \csr_reg[mcause]0 ;
  wire \csr_reg[mepc]0 ;
  wire \csr_reg[mie_firq_n_0_][0] ;
  wire \csr_reg[mie_firq_n_0_][15] ;
  wire \csr_reg[mie_mei]__0 ;
  wire \csr_reg[mie_msi]__0 ;
  wire \csr_reg[mie_mti]__0 ;
  wire [31:0]\csr_reg[mscratch] ;
  wire \csr_reg[mstatus_mie]__0 ;
  wire \csr_reg[mstatus_mpie]0 ;
  wire \csr_reg[mstatus_mpie]__0 ;
  wire [31:0]\csr_reg[mtinst] ;
  wire [31:0]\csr_reg[mtval] ;
  wire \csr_reg[mtvec_n_0_][0] ;
  wire \csr_reg[mtvec_n_0_][10] ;
  wire \csr_reg[mtvec_n_0_][11] ;
  wire \csr_reg[mtvec_n_0_][12] ;
  wire \csr_reg[mtvec_n_0_][13] ;
  wire \csr_reg[mtvec_n_0_][14] ;
  wire \csr_reg[mtvec_n_0_][15] ;
  wire \csr_reg[mtvec_n_0_][16] ;
  wire \csr_reg[mtvec_n_0_][17] ;
  wire \csr_reg[mtvec_n_0_][18] ;
  wire \csr_reg[mtvec_n_0_][19] ;
  wire \csr_reg[mtvec_n_0_][20] ;
  wire \csr_reg[mtvec_n_0_][21] ;
  wire \csr_reg[mtvec_n_0_][22] ;
  wire \csr_reg[mtvec_n_0_][23] ;
  wire \csr_reg[mtvec_n_0_][24] ;
  wire \csr_reg[mtvec_n_0_][25] ;
  wire \csr_reg[mtvec_n_0_][26] ;
  wire \csr_reg[mtvec_n_0_][27] ;
  wire \csr_reg[mtvec_n_0_][28] ;
  wire \csr_reg[mtvec_n_0_][29] ;
  wire \csr_reg[mtvec_n_0_][2] ;
  wire \csr_reg[mtvec_n_0_][30] ;
  wire \csr_reg[mtvec_n_0_][31] ;
  wire \csr_reg[mtvec_n_0_][3] ;
  wire \csr_reg[mtvec_n_0_][4] ;
  wire \csr_reg[mtvec_n_0_][5] ;
  wire \csr_reg[mtvec_n_0_][6] ;
  wire \csr_reg[mtvec_n_0_][7] ;
  wire \csr_reg[mtvec_n_0_][8] ;
  wire \csr_reg[mtvec_n_0_][9] ;
  wire \csr_reg[rdata][1]_i_2_n_0 ;
  wire [31:0]\csr_reg[rdata][31]_0 ;
  wire \csr_reg[re]__0 ;
  wire \csr_reg[we]0 ;
  wire \csr_reg[we_n_0_] ;
  wire \ctrl[alu_cp_trig][0]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_3_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_4_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_5_n_0 ;
  wire \ctrl[alu_op][1]_i_2_n_0 ;
  wire \ctrl[alu_op][2]_i_2_n_0 ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_opb_mux] ;
  wire \ctrl[alu_sub] ;
  wire \ctrl[alu_sub]_i_2_n_0 ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [10:10]\ctrl[ir_funct12] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rd] ;
  wire [4:0]\ctrl[rf_rs1] ;
  wire \ctrl[rf_wb_en] ;
  wire \ctrl[rf_wb_en]_i_2_n_0 ;
  wire \ctrl[rf_wb_en]_i_3_n_0 ;
  wire \ctrl[rf_wb_en]_i_4_n_0 ;
  wire \ctrl[rf_zero_we] ;
  wire \ctrl[rs2_abs][11]_i_2_n_0 ;
  wire \ctrl[rs2_abs][11]_i_3_n_0 ;
  wire \ctrl[rs2_abs][11]_i_4_n_0 ;
  wire \ctrl[rs2_abs][11]_i_5_n_0 ;
  wire \ctrl[rs2_abs][15]_i_2_n_0 ;
  wire \ctrl[rs2_abs][15]_i_3_n_0 ;
  wire \ctrl[rs2_abs][15]_i_4_n_0 ;
  wire \ctrl[rs2_abs][15]_i_5_n_0 ;
  wire \ctrl[rs2_abs][19]_i_2_n_0 ;
  wire \ctrl[rs2_abs][19]_i_3_n_0 ;
  wire \ctrl[rs2_abs][19]_i_4_n_0 ;
  wire \ctrl[rs2_abs][19]_i_5_n_0 ;
  wire \ctrl[rs2_abs][23]_i_2_n_0 ;
  wire \ctrl[rs2_abs][23]_i_3_n_0 ;
  wire \ctrl[rs2_abs][23]_i_4_n_0 ;
  wire \ctrl[rs2_abs][23]_i_5_n_0 ;
  wire \ctrl[rs2_abs][27]_i_2_n_0 ;
  wire \ctrl[rs2_abs][27]_i_3_n_0 ;
  wire \ctrl[rs2_abs][27]_i_4_n_0 ;
  wire \ctrl[rs2_abs][27]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_3_n_0 ;
  wire \ctrl[rs2_abs][31]_i_4_n_0 ;
  wire \ctrl[rs2_abs][31]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_6_n_0 ;
  wire \ctrl[rs2_abs][3]_i_3_n_0 ;
  wire \ctrl[rs2_abs][3]_i_4_n_0 ;
  wire \ctrl[rs2_abs][3]_i_5_n_0 ;
  wire \ctrl[rs2_abs][7]_i_2_n_0 ;
  wire \ctrl[rs2_abs][7]_i_3_n_0 ;
  wire \ctrl[rs2_abs][7]_i_4_n_0 ;
  wire \ctrl[rs2_abs][7]_i_5_n_0 ;
  wire [1:0]\ctrl_nxt[alu_cp_trig] ;
  wire [2:0]\ctrl_nxt[alu_op] ;
  wire \ctrl_nxt[alu_opa_mux] ;
  wire \ctrl_nxt[alu_opb_mux] ;
  wire \ctrl_nxt[alu_sub] ;
  wire \ctrl_nxt[alu_unsigned] ;
  wire \ctrl_nxt[lsu_req] ;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_o[lsu_req] ;
  wire [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  wire \ctrl_reg[alu_op][0]_0 ;
  wire \ctrl_reg[alu_op][1]_0 ;
  wire \ctrl_reg[alu_op][1]_1 ;
  wire [2:0]\ctrl_reg[alu_op][2]_0 ;
  wire \ctrl_reg[lsu_req]_0 ;
  wire \ctrl_reg[rf_wb_en]__0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_1 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_2 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_3 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_3 ;
  wire [31:1]curr_pc;
  wire [31:0]data5;
  wire \divider_core_serial.div[quotient][31]_i_3_n_0 ;
  wire [3:0]\divider_core_serial.div_reg[quotient][12] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][16] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][20] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][24] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][28] ;
  wire [30:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][4] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][8] ;
  wire \execute_engine[ir][31]_i_3_n_0 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[link_pc] ;
  wire \execute_engine[next_pc] ;
  wire \execute_engine[next_pc][10]_i_1_n_0 ;
  wire \execute_engine[next_pc][11]_i_1_n_0 ;
  wire \execute_engine[next_pc][12]_i_1_n_0 ;
  wire \execute_engine[next_pc][13]_i_1_n_0 ;
  wire \execute_engine[next_pc][14]_i_1_n_0 ;
  wire \execute_engine[next_pc][15]_i_1_n_0 ;
  wire \execute_engine[next_pc][16]_i_1_n_0 ;
  wire \execute_engine[next_pc][17]_i_1_n_0 ;
  wire \execute_engine[next_pc][18]_i_1_n_0 ;
  wire \execute_engine[next_pc][19]_i_1_n_0 ;
  wire \execute_engine[next_pc][1]_i_1_n_0 ;
  wire \execute_engine[next_pc][1]_i_3_n_0 ;
  wire \execute_engine[next_pc][1]_i_4_n_0 ;
  wire \execute_engine[next_pc][20]_i_1_n_0 ;
  wire \execute_engine[next_pc][21]_i_1_n_0 ;
  wire \execute_engine[next_pc][22]_i_1_n_0 ;
  wire \execute_engine[next_pc][23]_i_1_n_0 ;
  wire \execute_engine[next_pc][24]_i_1_n_0 ;
  wire \execute_engine[next_pc][25]_i_1_n_0 ;
  wire \execute_engine[next_pc][26]_i_1_n_0 ;
  wire \execute_engine[next_pc][27]_i_1_n_0 ;
  wire \execute_engine[next_pc][28]_i_1_n_0 ;
  wire \execute_engine[next_pc][29]_i_1_n_0 ;
  wire \execute_engine[next_pc][2]_i_1_n_0 ;
  wire \execute_engine[next_pc][2]_i_2_n_0 ;
  wire \execute_engine[next_pc][30]_i_1_n_0 ;
  wire \execute_engine[next_pc][31]_i_2_n_0 ;
  wire \execute_engine[next_pc][31]_i_4_n_0 ;
  wire \execute_engine[next_pc][31]_i_5_n_0 ;
  wire \execute_engine[next_pc][3]_i_1_n_0 ;
  wire \execute_engine[next_pc][3]_i_2_n_0 ;
  wire \execute_engine[next_pc][4]_i_1_n_0 ;
  wire \execute_engine[next_pc][4]_i_2_n_0 ;
  wire \execute_engine[next_pc][5]_i_1_n_0 ;
  wire \execute_engine[next_pc][5]_i_2_n_0 ;
  wire \execute_engine[next_pc][6]_i_1_n_0 ;
  wire \execute_engine[next_pc][6]_i_2_n_0 ;
  wire \execute_engine[next_pc][7]_i_1_n_0 ;
  wire \execute_engine[next_pc][8]_i_1_n_0 ;
  wire \execute_engine[next_pc][9]_i_1_n_0 ;
  wire [3:0]\execute_engine[state_nxt] ;
  wire \execute_engine_reg[ir][12]_0 ;
  wire \execute_engine_reg[ir][12]_1 ;
  wire [3:0]\execute_engine_reg[ir][12]_2 ;
  wire [31:0]\execute_engine_reg[ir][12]_3 ;
  wire \execute_engine_reg[ir][13]_rep_0 ;
  wire \execute_engine_reg[ir][13]_rep__0_0 ;
  wire \execute_engine_reg[ir][13]_rep__0_1 ;
  wire \execute_engine_reg[ir][13]_rep__0_2 ;
  wire \execute_engine_reg[ir][14]_0 ;
  wire [63:0]\execute_engine_reg[ir][14]_1 ;
  wire \execute_engine_reg[ir][14]_rep_0 ;
  wire \execute_engine_reg[ir][14]_rep__0_0 ;
  wire [4:0]\execute_engine_reg[ir][19]_0 ;
  wire \execute_engine_reg[ir_n_0_][0] ;
  wire \execute_engine_reg[ir_n_0_][1] ;
  wire \execute_engine_reg[ir_n_0_][25] ;
  wire \execute_engine_reg[ir_n_0_][26] ;
  wire \execute_engine_reg[ir_n_0_][27] ;
  wire \execute_engine_reg[ir_n_0_][28] ;
  wire \execute_engine_reg[ir_n_0_][29] ;
  wire \execute_engine_reg[ir_n_0_][2] ;
  wire \execute_engine_reg[ir_n_0_][31] ;
  wire \execute_engine_reg[ir_n_0_][3] ;
  wire \execute_engine_reg[ir_n_0_][4] ;
  wire \execute_engine_reg[ir_n_0_][5] ;
  wire \execute_engine_reg[ir_n_0_][6] ;
  wire \execute_engine_reg[is_ci_n_0_] ;
  wire [30:0]\execute_engine_reg[link_pc][31]_0 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][31]_i_3_n_1 ;
  wire \execute_engine_reg[next_pc][31]_i_3_n_2 ;
  wire \execute_engine_reg[next_pc][31]_i_3_n_3 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_3 ;
  wire [3:0]\execute_engine_reg[state] ;
  wire \fetch_engine[pc] ;
  wire \fetch_engine[pc][10]_i_1_n_0 ;
  wire \fetch_engine[pc][11]_i_1_n_0 ;
  wire \fetch_engine[pc][12]_i_1_n_0 ;
  wire \fetch_engine[pc][13]_i_1_n_0 ;
  wire \fetch_engine[pc][14]_i_1_n_0 ;
  wire \fetch_engine[pc][15]_i_1_n_0 ;
  wire \fetch_engine[pc][16]_i_1_n_0 ;
  wire \fetch_engine[pc][17]_i_1_n_0 ;
  wire \fetch_engine[pc][18]_i_1_n_0 ;
  wire \fetch_engine[pc][19]_i_1_n_0 ;
  wire \fetch_engine[pc][1]_i_1_n_0 ;
  wire \fetch_engine[pc][20]_i_1_n_0 ;
  wire \fetch_engine[pc][21]_i_1_n_0 ;
  wire \fetch_engine[pc][22]_i_1_n_0 ;
  wire \fetch_engine[pc][23]_i_1_n_0 ;
  wire \fetch_engine[pc][24]_i_1_n_0 ;
  wire \fetch_engine[pc][25]_i_1_n_0 ;
  wire \fetch_engine[pc][26]_i_1_n_0 ;
  wire \fetch_engine[pc][27]_i_1_n_0 ;
  wire \fetch_engine[pc][28]_i_1_n_0 ;
  wire \fetch_engine[pc][29]_i_1_n_0 ;
  wire \fetch_engine[pc][2]_i_1_n_0 ;
  wire \fetch_engine[pc][30]_i_1_n_0 ;
  wire \fetch_engine[pc][31]_i_2_n_0 ;
  wire \fetch_engine[pc][3]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_3_n_0 ;
  wire \fetch_engine[pc][5]_i_1_n_0 ;
  wire \fetch_engine[pc][6]_i_1_n_0 ;
  wire \fetch_engine[pc][7]_i_1_n_0 ;
  wire \fetch_engine[pc][8]_i_1_n_0 ;
  wire \fetch_engine[pc][9]_i_1_n_0 ;
  wire \fetch_engine[restart] ;
  wire \fetch_engine_reg[pc][12]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][19]_0 ;
  wire \fetch_engine_reg[pc][20]_0 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][21]_0 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][27]_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_3 ;
  wire [29:0]\fetch_engine_reg[pc][31]_0 ;
  wire \fetch_engine_reg[pc][31]_1 ;
  wire [2:0]\fetch_engine_reg[pc][31]_2 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_2 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_3 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_3 ;
  wire \fetch_engine_reg[pc_n_0_][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \imem_rom.rdata_reg_15 ;
  wire [31:0]imm;
  wire \imm_o[0]_i_1_n_0 ;
  wire \imm_o[0]_i_2_n_0 ;
  wire \imm_o[0]_i_3_n_0 ;
  wire \imm_o[10]_i_1_n_0 ;
  wire \imm_o[11]_i_1_n_0 ;
  wire \imm_o[11]_i_2_n_0 ;
  wire \imm_o[11]_i_3_n_0 ;
  wire \imm_o[12]_i_1_n_0 ;
  wire \imm_o[13]_i_1_n_0 ;
  wire \imm_o[14]_i_1_n_0 ;
  wire \imm_o[15]_i_1_n_0 ;
  wire \imm_o[16]_i_1_n_0 ;
  wire \imm_o[17]_i_1_n_0 ;
  wire \imm_o[18]_i_1_n_0 ;
  wire \imm_o[19]_i_1_n_0 ;
  wire \imm_o[19]_i_2_n_0 ;
  wire \imm_o[1]_i_1_n_0 ;
  wire \imm_o[20]_i_1_n_0 ;
  wire \imm_o[21]_i_1_n_0 ;
  wire \imm_o[22]_i_1_n_0 ;
  wire \imm_o[23]_i_1_n_0 ;
  wire \imm_o[24]_i_1_n_0 ;
  wire \imm_o[25]_i_1_n_0 ;
  wire \imm_o[26]_i_1_n_0 ;
  wire \imm_o[27]_i_1_n_0 ;
  wire \imm_o[28]_i_1_n_0 ;
  wire \imm_o[29]_i_1_n_0 ;
  wire \imm_o[2]_i_1_n_0 ;
  wire \imm_o[30]_i_1_n_0 ;
  wire \imm_o[3]_i_1_n_0 ;
  wire \imm_o[4]_i_1_n_0 ;
  wire \imm_o[4]_i_2_n_0 ;
  wire \imm_o[5]_i_1_n_0 ;
  wire \imm_o[6]_i_1_n_0 ;
  wire \imm_o[7]_i_1_n_0 ;
  wire \imm_o[8]_i_1_n_0 ;
  wire \imm_o[9]_i_1_n_0 ;
  wire [1:0]\imm_o_reg[1]_0 ;
  wire \imm_o_reg[2]_0 ;
  wire \imm_o_reg[3]_0 ;
  wire \imm_o_reg[4]_0 ;
  wire [31:1]in32;
  wire [31:1]in34;
  wire [1:1]\ipb[we] ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire \keeper[halt]_i_18_n_0 ;
  wire \keeper[halt]_i_19_n_0 ;
  wire \keeper[halt]_i_20_n_0 ;
  wire \keeper_reg[halt] ;
  wire [1:0]m_axi_araddr;
  wire [31:0]\m_axi_araddr[31] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar[11]_i_10_n_0 ;
  wire \mar[11]_i_11_n_0 ;
  wire \mar[11]_i_12_n_0 ;
  wire \mar[11]_i_13_n_0 ;
  wire \mar[11]_i_6_n_0 ;
  wire \mar[11]_i_7_n_0 ;
  wire \mar[11]_i_8_n_0 ;
  wire \mar[11]_i_9_n_0 ;
  wire \mar[15]_i_10_n_0 ;
  wire \mar[15]_i_11_n_0 ;
  wire \mar[15]_i_12_n_0 ;
  wire \mar[15]_i_13_n_0 ;
  wire \mar[15]_i_6_n_0 ;
  wire \mar[15]_i_7_n_0 ;
  wire \mar[15]_i_8_n_0 ;
  wire \mar[15]_i_9_n_0 ;
  wire \mar[19]_i_10_n_0 ;
  wire \mar[19]_i_11_n_0 ;
  wire \mar[19]_i_12_n_0 ;
  wire \mar[19]_i_13_n_0 ;
  wire \mar[19]_i_6_n_0 ;
  wire \mar[19]_i_7_n_0 ;
  wire \mar[19]_i_8_n_0 ;
  wire \mar[19]_i_9_n_0 ;
  wire \mar[23]_i_10_n_0 ;
  wire \mar[23]_i_11_n_0 ;
  wire \mar[23]_i_12_n_0 ;
  wire \mar[23]_i_13_n_0 ;
  wire \mar[23]_i_6_n_0 ;
  wire \mar[23]_i_7_n_0 ;
  wire \mar[23]_i_8_n_0 ;
  wire \mar[23]_i_9_n_0 ;
  wire \mar[27]_i_10_n_0 ;
  wire \mar[27]_i_11_n_0 ;
  wire \mar[27]_i_12_n_0 ;
  wire \mar[27]_i_13_n_0 ;
  wire \mar[27]_i_6_n_0 ;
  wire \mar[27]_i_7_n_0 ;
  wire \mar[27]_i_8_n_0 ;
  wire \mar[27]_i_9_n_0 ;
  wire \mar[31]_i_10_n_0 ;
  wire \mar[31]_i_11_n_0 ;
  wire \mar[31]_i_12_n_0 ;
  wire \mar[31]_i_13_n_0 ;
  wire \mar[31]_i_6_n_0 ;
  wire \mar[31]_i_7_n_0 ;
  wire \mar[31]_i_8_n_0 ;
  wire \mar[31]_i_9_n_0 ;
  wire \mar[3]_i_10_n_0 ;
  wire \mar[3]_i_6_n_0 ;
  wire \mar[3]_i_7_n_0 ;
  wire \mar[3]_i_8_n_0 ;
  wire \mar[3]_i_9_n_0 ;
  wire \mar[7]_i_10_n_0 ;
  wire \mar[7]_i_11_n_0 ;
  wire \mar[7]_i_12_n_0 ;
  wire \mar[7]_i_6_n_0 ;
  wire \mar[7]_i_7_n_0 ;
  wire \mar[7]_i_8_n_0 ;
  wire \mar[7]_i_9_n_0 ;
  wire \mar_reg[11]_i_1_n_0 ;
  wire \mar_reg[11]_i_1_n_1 ;
  wire \mar_reg[11]_i_1_n_2 ;
  wire \mar_reg[11]_i_1_n_3 ;
  wire \mar_reg[15]_i_1_n_0 ;
  wire \mar_reg[15]_i_1_n_1 ;
  wire \mar_reg[15]_i_1_n_2 ;
  wire \mar_reg[15]_i_1_n_3 ;
  wire \mar_reg[19]_i_1_n_0 ;
  wire \mar_reg[19]_i_1_n_1 ;
  wire \mar_reg[19]_i_1_n_2 ;
  wire \mar_reg[19]_i_1_n_3 ;
  wire \mar_reg[23]_i_1_n_0 ;
  wire \mar_reg[23]_i_1_n_1 ;
  wire \mar_reg[23]_i_1_n_2 ;
  wire \mar_reg[23]_i_1_n_3 ;
  wire \mar_reg[27]_i_1_n_0 ;
  wire \mar_reg[27]_i_1_n_1 ;
  wire \mar_reg[27]_i_1_n_2 ;
  wire \mar_reg[27]_i_1_n_3 ;
  wire \mar_reg[31] ;
  wire \mar_reg[31]_i_1_n_0 ;
  wire \mar_reg[31]_i_1_n_1 ;
  wire \mar_reg[31]_i_1_n_2 ;
  wire \mar_reg[31]_i_1_n_3 ;
  wire [0:0]\mar_reg[3] ;
  wire \mar_reg[3]_i_1_n_0 ;
  wire \mar_reg[3]_i_1_n_1 ;
  wire \mar_reg[3]_i_1_n_2 ;
  wire \mar_reg[3]_i_1_n_3 ;
  wire \mar_reg[7]_i_1_n_0 ;
  wire \mar_reg[7]_i_1_n_1 ;
  wire \mar_reg[7]_i_1_n_2 ;
  wire \mar_reg[7]_i_1_n_3 ;
  wire misaligned;
  wire \monitor[cnt][0]_i_1_n_0 ;
  wire \monitor[cnt][1]_i_1_n_0 ;
  wire \monitor[cnt][2]_i_1_n_0 ;
  wire \monitor[cnt][3]_i_1_n_0 ;
  wire \monitor[cnt][4]_i_1_n_0 ;
  wire \monitor[cnt][5]_i_1_n_0 ;
  wire \monitor[cnt][6]_i_1_n_0 ;
  wire \monitor[cnt][7]_i_1_n_0 ;
  wire \monitor[cnt][8]_i_1_n_0 ;
  wire \monitor[cnt][8]_i_2_n_0 ;
  wire \monitor[cnt][9]_i_1_n_0 ;
  wire \monitor[cnt][9]_i_2_n_0 ;
  wire \monitor[exc] ;
  wire \monitor_reg[cnt_n_0_][0] ;
  wire \monitor_reg[cnt_n_0_][1] ;
  wire \monitor_reg[cnt_n_0_][2] ;
  wire \monitor_reg[cnt_n_0_][3] ;
  wire \monitor_reg[cnt_n_0_][4] ;
  wire \monitor_reg[cnt_n_0_][5] ;
  wire \monitor_reg[cnt_n_0_][6] ;
  wire \monitor_reg[cnt_n_0_][7] ;
  wire \monitor_reg[cnt_n_0_][8] ;
  wire [32:0]\mul[add] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  wire \neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ;
  wire [31:1]\neorv32_cpu_alu_inst/opa ;
  wire \neorv32_cpu_regfile_inst/rd_zero__3 ;
  wire [1:1]p_0_in;
  wire p_0_in120_in;
  wire [31:2]p_0_in__0;
  wire p_0_in__1;
  wire p_10_in35_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in40_in;
  wire p_14_in41_in;
  wire p_15_in;
  wire [8:5]p_15_out;
  wire p_16_in;
  wire p_16_in45_in;
  wire p_17_in;
  wire p_19_in;
  wire p_1_in;
  wire p_1_in15_in;
  wire p_1_in__0;
  wire p_22_in;
  wire p_25_in;
  wire p_28_in;
  wire p_2_in;
  wire p_31_in;
  wire p_32_in;
  wire p_34_in;
  wire p_37_in;
  wire p_3_in;
  wire p_40_in;
  wire p_43_in;
  wire p_46_in;
  wire p_49_in;
  wire p_4_in;
  wire [11:0]p_52_out;
  wire p_5_in;
  wire p_6_in;
  wire p_6_in8_in;
  wire [31:2]plusOp;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_2 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_22 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_23 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_24 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_25 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_27 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_1 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_11 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_13 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_14 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_15 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_16 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_17 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_19 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_2 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_22 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_23 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_25 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_27 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_38 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_39 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_4 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_40 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_41 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_42 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_43 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_44 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_45 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_46 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_47 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_48 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_49 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_5 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_50 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_51 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_52 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_53 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_54 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_55 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_56 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_57 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_58 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_59 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_6 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_61 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_62 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_63 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_64 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_7 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_8 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_9 ;
  wire [1:1]r_nxt;
  wire \r_pnt_reg[1] ;
  wire [16:0]rdata_o;
  wire \rdata_o[30]_i_2_n_0 ;
  wire \rdata_o_reg[30] ;
  wire \rdata_o_reg[30]_0 ;
  wire rden_i_2_n_0;
  wire rden_reg;
  wire rden_reg_0;
  wire rden_reg_1;
  wire [31:0]\register_file_fpga.reg_file_reg ;
  wire [31:0]\register_file_fpga.reg_file_reg_0 ;
  wire \register_file_fpga.reg_file_reg_1 ;
  wire \register_file_fpga.reg_file_reg_10 ;
  wire \register_file_fpga.reg_file_reg_11 ;
  wire \register_file_fpga.reg_file_reg_12 ;
  wire \register_file_fpga.reg_file_reg_13 ;
  wire \register_file_fpga.reg_file_reg_14 ;
  wire \register_file_fpga.reg_file_reg_15 ;
  wire \register_file_fpga.reg_file_reg_16 ;
  wire \register_file_fpga.reg_file_reg_17 ;
  wire \register_file_fpga.reg_file_reg_18 ;
  wire \register_file_fpga.reg_file_reg_19 ;
  wire \register_file_fpga.reg_file_reg_2 ;
  wire \register_file_fpga.reg_file_reg_20 ;
  wire \register_file_fpga.reg_file_reg_21 ;
  wire \register_file_fpga.reg_file_reg_22 ;
  wire \register_file_fpga.reg_file_reg_23 ;
  wire \register_file_fpga.reg_file_reg_24 ;
  wire \register_file_fpga.reg_file_reg_25 ;
  wire \register_file_fpga.reg_file_reg_26 ;
  wire \register_file_fpga.reg_file_reg_27 ;
  wire \register_file_fpga.reg_file_reg_28 ;
  wire \register_file_fpga.reg_file_reg_29 ;
  wire \register_file_fpga.reg_file_reg_3 ;
  wire \register_file_fpga.reg_file_reg_30 ;
  wire \register_file_fpga.reg_file_reg_31 ;
  wire \register_file_fpga.reg_file_reg_32 ;
  wire \register_file_fpga.reg_file_reg_4 ;
  wire \register_file_fpga.reg_file_reg_5 ;
  wire \register_file_fpga.reg_file_reg_6 ;
  wire \register_file_fpga.reg_file_reg_7 ;
  wire \register_file_fpga.reg_file_reg_8 ;
  wire \register_file_fpga.reg_file_reg_9 ;
  wire \register_file_fpga.reg_file_reg_i_101_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_103_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_105_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_107_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_109_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_111_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_113_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_115_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_117_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_119_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_121_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_123_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_125_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_127_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_129_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_131_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_133_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_135_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_136_n_7 ;
  wire \register_file_fpga.reg_file_reg_i_169_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_75_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_77_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_79_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_81_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_83_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_85_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_87_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_89_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_91_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_93_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_95_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_97_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_99_n_0 ;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl[cause][0]_i_1_n_0 ;
  wire \trap_ctrl[cause][0]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_1_n_0 ;
  wire \trap_ctrl[cause][1]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_3_n_0 ;
  wire \trap_ctrl[cause][2]_i_1_n_0 ;
  wire \trap_ctrl[cause][2]_i_2_n_0 ;
  wire \trap_ctrl[cause][2]_i_3_n_0 ;
  wire \trap_ctrl[cause][3]_i_1_n_0 ;
  wire \trap_ctrl[cause][3]_i_2_n_0 ;
  wire \trap_ctrl[cause][3]_i_3_n_0 ;
  wire \trap_ctrl[cause][4]_i_1_n_0 ;
  wire \trap_ctrl[cause][4]_i_2_n_0 ;
  wire \trap_ctrl[cause][6]_i_1_n_0 ;
  wire \trap_ctrl[env_pending]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_10_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_12_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_13_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_14_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_15_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_16_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_17_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_18_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_19_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_20_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_21_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_22_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_23_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_6_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_7_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_8_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_9_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_2_n_0 ;
  wire \trap_ctrl_reg[cause_n_0_][0] ;
  wire \trap_ctrl_reg[cause_n_0_][1] ;
  wire \trap_ctrl_reg[cause_n_0_][3] ;
  wire \trap_ctrl_reg[cause_n_0_][4] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  wire \trap_ctrl_reg[exc_buf][8]_0 ;
  wire \trap_ctrl_reg[exc_buf_n_0_][0] ;
  wire \trap_ctrl_reg[irq_buf_n_0_][0] ;
  wire [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][0] ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][1] ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][2] ;
  wire \w_pnt_reg[1] ;
  wire \w_pnt_reg[1]_0 ;
  wire [0:0]wdata_i;
  wire [3:3]\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_execute_engine_reg[next_pc][1]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_execute_engine_reg[next_pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED ;
  wire [3:1]\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF080000)) 
    \FSM_sequential_execute_engine[state][0]_i_1 
       (.I0(Q[3]),
        .I1(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ),
        .I2(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ),
        .O(\execute_engine[state_nxt] [0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_execute_engine[state][0]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \FSM_sequential_execute_engine[state][0]_i_3 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0103030301010101)) 
    \FSM_sequential_execute_engine[state][0]_i_4 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ),
        .I5(\FSM_sequential_execute_engine[state][0]_i_7_n_0 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000E0300000E)) 
    \FSM_sequential_execute_engine[state][0]_i_5 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][0]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .O(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000BB0B)) 
    \FSM_sequential_execute_engine[state][0]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\FSM_sequential_execute_engine[state][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0CF0000005050000)) 
    \FSM_sequential_execute_engine[state][1]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\execute_engine[state_nxt] [1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFCA)) 
    \FSM_sequential_execute_engine[state][1]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\FSM_sequential_execute_engine[state][1]_i_4_n_0 ),
        .I5(\FSM_sequential_execute_engine[state][1]_i_5_n_0 ),
        .O(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555510451540)) 
    \FSM_sequential_execute_engine[state][1]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(alu_cmp[1]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(Q[0]),
        .I4(alu_cmp[0]),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h2202)) 
    \FSM_sequential_execute_engine[state][1]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .O(\FSM_sequential_execute_engine[state][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h23D00000FFFFFFFF)) 
    \FSM_sequential_execute_engine[state][1]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\execute_engine_reg[state] [3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAEBA)) 
    \FSM_sequential_execute_engine[state][2]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ),
        .I5(E),
        .O(\execute_engine[state_nxt] [2]));
  LUT6 #(
    .INIT(64'hA2A22888888022AA)) 
    \FSM_sequential_execute_engine[state][2]_i_2 
       (.I0(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][3] ),
        .O(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \FSM_sequential_execute_engine[state][2]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(Q[0]),
        .I5(\execute_engine_reg[state] [3]),
        .O(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00001003)) 
    \FSM_sequential_execute_engine[state][3]_i_2 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_7_n_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [2]),
        .O(\execute_engine[state_nxt] [3]));
  LUT4 #(
    .INIT(16'hDDFD)) 
    \FSM_sequential_execute_engine[state][3]_i_4 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\imem_rom.rdata_reg_15 ),
        .I3(arbiter_req_reg),
        .O(\FSM_sequential_execute_engine[state][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0D3FCFFC0D3CC)) 
    \FSM_sequential_execute_engine[state][3]_i_5 
       (.I0(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_execute_engine[state][3]_i_6 
       (.I0(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I1(p_15_in),
        .I2(p_16_in),
        .I3(p_6_in8_in),
        .I4(p_12_in),
        .I5(p_11_in),
        .O(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F0F10F)) 
    \FSM_sequential_execute_engine[state][3]_i_7 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\FSM_sequential_execute_engine[state][3]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDPE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][0] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .D(\execute_engine[state_nxt] [0]),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][1] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [1]),
        .Q(\execute_engine_reg[state] [1]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][2] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [2]),
        .Q(\execute_engine_reg[state] [2]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][3] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [3]),
        .Q(\execute_engine_reg[state] [3]));
  LUT6 #(
    .INIT(64'h4554555555545555)) 
    \FSM_sequential_fetch_engine[state][0]_i_2 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .O(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFF23FFFF)) 
    \FSM_sequential_fetch_engine[state][1]_i_2 
       (.I0(\main_rsp[err] ),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(arbiter_req_reg),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\fetch_engine_reg[state] [1]),
        .O(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_25 ),
        .Q(\fetch_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_26 ),
        .Q(\fetch_engine_reg[state] [1]));
  LUT5 #(
    .INIT(32'h3303AAAA)) 
    arbiter_req_i_1
       (.I0(\ctrl_o[lsu_req] ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\imem_rom.rdata_reg_15 ),
        .I3(arbiter_req_reg),
        .I4(\trap_ctrl_reg[exc_buf][8]_0 ),
        .O(\ctrl_reg[lsu_req]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF45)) 
    \bus_req_o[ben][0]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \bus_req_o[ben][1]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \bus_req_o[ben][2]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \bus_req_o[ben][3]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \bus_req_o[data][31]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \bus_rsp_o[ack]_i_7 
       (.I0(\fetch_engine_reg[pc][31]_0 [18]),
        .I1(\m_axi_araddr[31] [20]),
        .I2(\fetch_engine_reg[pc][31]_0 [22]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [24]),
        .O(\fetch_engine_reg[pc][20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .O(\csr[mcause][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][1]_i_1 
       (.I0(\csr[mscratch][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .O(\csr[mcause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][2]_i_1 
       (.I0(\csr[mscratch][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_1_in15_in),
        .O(\csr[mcause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .O(\csr[mcause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][4]_i_1 
       (.I0(\csr[mscratch][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .O(\csr[mcause][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \csr[mcause][5]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[3]),
        .O(\csr_reg[mcause]0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][5]_i_2 
       (.I0(\csr[mie_firq][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in120_in),
        .O(\csr[mcause][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][10]_i_1 
       (.I0(\csr[mtvec][10]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[10]),
        .I3(p_0_in120_in),
        .I4(curr_pc[10]),
        .O(\csr[mepc][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][11]_i_1 
       (.I0(\csr[mie_mei]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[11]),
        .I3(p_0_in120_in),
        .I4(curr_pc[11]),
        .O(\csr[mepc][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][12]_i_1 
       (.I0(\csr[mtvec][12]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[12]),
        .I3(p_0_in120_in),
        .I4(curr_pc[12]),
        .O(\csr[mepc][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][13]_i_1 
       (.I0(\csr[mtvec][13]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[13]),
        .I3(p_0_in120_in),
        .I4(curr_pc[13]),
        .O(\csr[mepc][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][14]_i_1 
       (.I0(\csr[mtvec][14]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[14]),
        .I3(p_0_in120_in),
        .I4(curr_pc[14]),
        .O(\csr[mepc][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][15]_i_1 
       (.I0(\csr[mtvec][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[15]),
        .I3(p_0_in120_in),
        .I4(curr_pc[15]),
        .O(\csr[mepc][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][16]_i_1 
       (.I0(\csr[mie_firq][0]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[16]),
        .I3(p_0_in120_in),
        .I4(curr_pc[16]),
        .O(\csr[mepc][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][17]_i_1 
       (.I0(\csr[mie_firq][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[17]),
        .I3(p_0_in120_in),
        .I4(curr_pc[17]),
        .O(\csr[mepc][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][18]_i_1 
       (.I0(\csr[mie_firq][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[18]),
        .I3(p_0_in120_in),
        .I4(curr_pc[18]),
        .O(\csr[mepc][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][19]_i_1 
       (.I0(\csr[mie_firq][3]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[19]),
        .I3(p_0_in120_in),
        .I4(curr_pc[19]),
        .O(\csr[mepc][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][1]_i_1 
       (.I0(\csr[mscratch][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in),
        .I3(p_0_in120_in),
        .I4(curr_pc[1]),
        .O(\csr[mepc][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][20]_i_1 
       (.I0(\csr[mie_firq][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[20]),
        .I3(p_0_in120_in),
        .I4(curr_pc[20]),
        .O(\csr[mepc][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][21]_i_1 
       (.I0(\csr[mie_firq][5]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[21]),
        .I3(p_0_in120_in),
        .I4(curr_pc[21]),
        .O(\csr[mepc][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][22]_i_1 
       (.I0(\csr[mie_firq][6]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[22]),
        .I3(p_0_in120_in),
        .I4(curr_pc[22]),
        .O(\csr[mepc][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][23]_i_1 
       (.I0(\csr[mie_firq][7]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[23]),
        .I3(p_0_in120_in),
        .I4(curr_pc[23]),
        .O(\csr[mepc][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][24]_i_1 
       (.I0(\csr[mie_firq][8]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[24]),
        .I3(p_0_in120_in),
        .I4(curr_pc[24]),
        .O(\csr[mepc][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][25]_i_1 
       (.I0(\csr[mie_firq][9]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[25]),
        .I3(p_0_in120_in),
        .I4(curr_pc[25]),
        .O(\csr[mepc][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][26]_i_1 
       (.I0(\csr[mie_firq][10]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[26]),
        .I3(p_0_in120_in),
        .I4(curr_pc[26]),
        .O(\csr[mepc][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][27]_i_1 
       (.I0(\csr[mie_firq][11]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[27]),
        .I3(p_0_in120_in),
        .I4(curr_pc[27]),
        .O(\csr[mepc][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][28]_i_1 
       (.I0(\csr[mie_firq][12]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[28]),
        .I3(p_0_in120_in),
        .I4(curr_pc[28]),
        .O(\csr[mepc][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][29]_i_1 
       (.I0(\csr[mie_firq][13]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[29]),
        .I3(p_0_in120_in),
        .I4(curr_pc[29]),
        .O(\csr[mepc][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][2]_i_1 
       (.I0(\csr[mscratch][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[2]),
        .I3(p_0_in120_in),
        .I4(curr_pc[2]),
        .O(\csr[mepc][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][30]_i_1 
       (.I0(\csr[mie_firq][14]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[30]),
        .I3(p_0_in120_in),
        .I4(curr_pc[30]),
        .O(\csr[mepc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \csr[mepc][31]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][28] ),
        .O(\csr_reg[mepc]0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][31]_i_2 
       (.I0(\csr[mie_firq][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[31]),
        .I3(p_0_in120_in),
        .I4(curr_pc[31]),
        .O(\csr[mepc][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \csr[mepc][31]_i_3 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(Q[5]),
        .I4(\csr[mepc][31]_i_4_n_0 ),
        .O(\csr[mepc][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \csr[mepc][31]_i_4 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[mepc][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[3]),
        .I3(p_0_in120_in),
        .I4(curr_pc[3]),
        .O(\csr[mepc][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][4]_i_1 
       (.I0(\csr[mscratch][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[4]),
        .I3(p_0_in120_in),
        .I4(curr_pc[4]),
        .O(\csr[mepc][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][5]_i_1 
       (.I0(\csr[mscratch][5]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[5]),
        .I3(p_0_in120_in),
        .I4(curr_pc[5]),
        .O(\csr[mepc][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][6]_i_1 
       (.I0(\csr[mscratch][6]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[6]),
        .I3(p_0_in120_in),
        .I4(curr_pc[6]),
        .O(\csr[mepc][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][7]_i_1 
       (.I0(\csr[mie_mti]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[7]),
        .I3(p_0_in120_in),
        .I4(curr_pc[7]),
        .O(\csr[mepc][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][8]_i_1 
       (.I0(\csr[mtvec][8]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[8]),
        .I3(p_0_in120_in),
        .I4(curr_pc[8]),
        .O(\csr[mepc][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][9]_i_1 
       (.I0(\csr[mtvec][9]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[9]),
        .I3(p_0_in120_in),
        .I4(curr_pc[9]),
        .O(\csr[mepc][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][0]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[16]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [16]),
        .O(\csr[mie_firq][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][10]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[26]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [26]),
        .O(\csr[mie_firq][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][11]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[27]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [27]),
        .O(\csr[mie_firq][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][12]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[28]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [28]),
        .O(\csr[mie_firq][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][13]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[29]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [29]),
        .O(\csr[mie_firq][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][14]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[30]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [30]),
        .O(\csr[mie_firq][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][15]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[31]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [31]),
        .O(\csr[mie_firq][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][1]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[17]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [17]),
        .O(\csr[mie_firq][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][2]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[18]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [18]),
        .O(\csr[mie_firq][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][3]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[19]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [19]),
        .O(\csr[mie_firq][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][4]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[20]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [20]),
        .O(\csr[mie_firq][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][5]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[21]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [21]),
        .O(\csr[mie_firq][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][6]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[22]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [22]),
        .O(\csr[mie_firq][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][7]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[23]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [23]),
        .O(\csr[mie_firq][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][8]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[24]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [24]),
        .O(\csr[mie_firq][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][9]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[25]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [25]),
        .O(\csr[mie_firq][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_mei]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[11]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [11]),
        .O(\csr[mie_mei]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \csr[mie_msi]_i_1 
       (.I0(\csr[mie_msi]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .O(\csr[mie_msi]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mie_msi]_i_2 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[3]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [3]),
        .O(\csr[mie_msi]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \csr[mie_msi]_i_3 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[mie_msi]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_mti]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[7]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [7]),
        .O(\csr[mie_mti]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][0]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[0]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [0]),
        .O(\csr[mscratch][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][1]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [1]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[1]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [1]),
        .O(\csr[mscratch][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][2]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [2]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[2]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [2]),
        .O(\csr[mscratch][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \csr[mscratch][31]_i_1 
       (.I0(\csr[mie_msi]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[mscratch][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][4]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [4]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[4]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [4]),
        .O(\csr[mscratch][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mscratch][5]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[5]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [5]),
        .O(\csr[mscratch][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mscratch][6]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[6]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [6]),
        .O(\csr[mscratch][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \csr[mstatus_mie]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr_reg[mstatus_mpie]__0 ),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[mstatus_mpie]0 ),
        .I5(\csr_reg[mstatus_mie]__0 ),
        .O(\csr[mstatus_mie]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000002C)) 
    \csr[mstatus_mie]_i_3 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .O(\csr[mstatus_mie]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \csr[mstatus_mie]_i_4 
       (.I0(\csr[mstatus_mie]_i_5_n_0 ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\csr[mstatus_mie]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \csr[mstatus_mie]_i_5 
       (.I0(\csr[mstatus_mie]_i_6_n_0 ),
        .I1(\csr[rdata][31]_i_6_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(Q[7]),
        .O(\csr[mstatus_mie]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \csr[mstatus_mie]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[mstatus_mie]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \csr[mstatus_mpie]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr_reg[mstatus_mie]__0 ),
        .I2(\csr[mstatus_mpie]_i_2_n_0 ),
        .I3(\csr_reg[mstatus_mpie]0 ),
        .I4(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[mstatus_mpie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \csr[mstatus_mpie]_i_2 
       (.I0(\csr[mie_mti]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\csr[mstatus_mpie]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][0]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][0] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][10]_i_1 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][11]_i_1 
       (.I0(\ctrl[rf_rd] [4]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][12]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][13]_i_1 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[mtinst][1]_i_1 
       (.I0(\execute_engine_reg[is_ci_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][1] ),
        .I2(p_0_in120_in),
        .O(\csr[mtinst][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][20]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][21]_i_1 
       (.I0(Q[4]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][22]_i_1 
       (.I0(Q[5]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][23]_i_1 
       (.I0(Q[6]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][24]_i_1 
       (.I0(Q[7]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][2]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][31]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][3]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][4]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][7]_i_1 
       (.I0(\ctrl[rf_rd] [0]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][8]_i_1 
       (.I0(\ctrl[rf_rd] [1]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][9]_i_1 
       (.I0(\ctrl[rf_rd] [2]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][0]_i_1 
       (.I0(\m_axi_araddr[31] [0]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][10]_i_1 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][11]_i_1 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][12]_i_1 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][13]_i_1 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][14]_i_1 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][15]_i_1 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][16]_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][17]_i_1 
       (.I0(\m_axi_araddr[31] [17]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][18]_i_1 
       (.I0(\m_axi_araddr[31] [18]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][19]_i_1 
       (.I0(\m_axi_araddr[31] [19]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][1]_i_1 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][20]_i_1 
       (.I0(\m_axi_araddr[31] [20]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][21]_i_1 
       (.I0(\m_axi_araddr[31] [21]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][22]_i_1 
       (.I0(\m_axi_araddr[31] [22]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][23]_i_1 
       (.I0(\m_axi_araddr[31] [23]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][24]_i_1 
       (.I0(\m_axi_araddr[31] [24]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][25]_i_1 
       (.I0(\m_axi_araddr[31] [25]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][26]_i_1 
       (.I0(\m_axi_araddr[31] [26]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][27]_i_1 
       (.I0(\m_axi_araddr[31] [27]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][28]_i_1 
       (.I0(\m_axi_araddr[31] [28]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][29]_i_1 
       (.I0(\m_axi_araddr[31] [29]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][2]_i_1 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][30]_i_1 
       (.I0(\m_axi_araddr[31] [30]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \csr[mtval][31]_i_1 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mtval] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][31]_i_2 
       (.I0(\m_axi_araddr[31] [31]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][3]_i_1 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][4]_i_1 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][5]_i_1 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][6]_i_1 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][7]_i_1 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][8]_i_1 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][9]_i_1 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr[mscratch][1]_i_1_n_0 ),
        .O(\csr[mtvec][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][10]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[10]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [10]),
        .O(\csr[mtvec][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][12]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[12]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [12]),
        .O(\csr[mtvec][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][13]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[13]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [13]),
        .O(\csr[mtvec][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][14]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[14]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [14]),
        .O(\csr[mtvec][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][15]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[15]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [15]),
        .O(\csr[mtvec][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][2]_i_1 
       (.I0(\csr[mscratch][2]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \csr[mtvec][31]_i_1 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr[mtvec][31]_i_3_n_0 ),
        .O(\csr[mtvec][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \csr[mtvec][31]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\csr_reg[we_n_0_] ),
        .I4(\execute_engine_reg[ir_n_0_][28] ),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[mtvec][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[mtvec][31]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[mtvec][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][4]_i_1 
       (.I0(\csr[mscratch][4]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][5]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [5]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][6]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [6]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][8]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[8]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [8]),
        .O(\csr[mtvec][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][9]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[9]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [9]),
        .O(\csr[mtvec][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8888A8AA)) 
    \csr[rdata][0]_i_1 
       (.I0(\csr[rdata][0]_i_2_n_0 ),
        .I1(\csr[rdata][0]_i_3_n_0 ),
        .I2(\csr[rdata][0]_i_4_n_0 ),
        .I3(\csr[rdata][0]_i_5_n_0 ),
        .I4(\csr[rdata][0]_i_6_n_0 ),
        .O(\csr[rdata][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC00003C200000000)) 
    \csr[rdata][0]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][0] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\csr[rdata][1]_i_3_n_0 ),
        .O(\csr[rdata][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \csr[rdata][0]_i_3 
       (.I0(\ctrl[ir_funct12] ),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\csr[rdata][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \csr[rdata][0]_i_4 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\ctrl[ir_funct12] ),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [0]),
        .O(\csr[rdata][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEABEEABEEABEEEF)) 
    \csr[rdata][0]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\csr_reg[mscratch] [0]),
        .I3(\execute_engine_reg[ir_n_0_][27] ),
        .I4(data5[0]),
        .I5(Q[6]),
        .O(\csr[rdata][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55F5F1F1)) 
    \csr[rdata][0]_i_6 
       (.I0(\csr[rdata][8]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(\csr_reg[mtinst] [0]),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\csr[rdata][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][10]_i_1 
       (.I0(\csr[rdata][10]_i_2_n_0 ),
        .I1(\csr[rdata][10]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][10] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][10]_i_2 
       (.I0(\csr_reg[mscratch] [10]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [10]),
        .O(\csr[rdata][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][10]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[10]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [10]),
        .O(\csr[rdata][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008A88AAAA8A88)) 
    \csr[rdata][11]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_2_n_0 ),
        .I2(\csr[rdata][16]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [11]),
        .I4(Q[3]),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFCFA0CF)) 
    \csr[rdata][11]_i_2 
       (.I0(\trap_ctrl_reg[irq_pnd_n_0_][2] ),
        .I1(\csr_reg[mie_mei]__0 ),
        .I2(Q[5]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mscratch] [11]),
        .I5(\csr[rdata][24]_i_6_n_0 ),
        .O(\csr[rdata][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABABFBABFBFBFBFB)) 
    \csr[rdata][11]_i_3 
       (.I0(Q[6]),
        .I1(\csr[rdata][11]_i_4_n_0 ),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtval] [11]),
        .I5(\csr[rdata][16]_i_6_n_0 ),
        .O(\csr[rdata][11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00300088)) 
    \csr[rdata][11]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][11] ),
        .I1(Q[5]),
        .I2(in32[11]),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \csr[rdata][12]_i_1 
       (.I0(\csr[rdata][12]_i_2_n_0 ),
        .I1(\csr_reg[mtinst] [12]),
        .I2(\csr[rdata][12]_i_3_n_0 ),
        .I3(\csr[rdata][12]_i_4_n_0 ),
        .I4(Q[6]),
        .I5(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45404040)) 
    \csr[rdata][12]_i_2 
       (.I0(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I1(in32[12]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mscratch] [12]),
        .I5(\csr[rdata][12]_i_5_n_0 ),
        .O(\csr[rdata][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][12]_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\csr[rdata][12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][12]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[3]),
        .O(\csr[rdata][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00003111)) 
    \csr[rdata][12]_i_5 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\csr_reg[mtvec_n_0_][12] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr[rdata][12]_i_6_n_0 ),
        .O(\csr[rdata][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \csr[rdata][12]_i_6 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\csr_reg[mtval] [12]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][13]_i_1 
       (.I0(\csr[rdata][13]_i_2_n_0 ),
        .I1(\csr[rdata][13]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][13] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][13]_i_2 
       (.I0(\csr_reg[mscratch] [13]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [13]),
        .O(\csr[rdata][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][13]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[13]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [13]),
        .O(\csr[rdata][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][14]_i_1 
       (.I0(\csr[rdata][14]_i_2_n_0 ),
        .I1(\csr[rdata][14]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][14] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][14]_i_2 
       (.I0(\csr_reg[mscratch] [14]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [14]),
        .O(\csr[rdata][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][14]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[14]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [14]),
        .O(\csr[rdata][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][15]_i_1 
       (.I0(\csr[rdata][15]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][15] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][15]_i_2 
       (.I0(\csr_reg[mscratch] [15]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [15]),
        .O(\csr[rdata][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][15]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [15]),
        .O(\csr[rdata][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[rdata][15]_i_4 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .O(\csr[rdata][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000008AAAAAA08AA)) 
    \csr[rdata][16]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr_reg[mtinst] [16]),
        .I2(\csr[rdata][16]_i_2_n_0 ),
        .I3(\csr[rdata][16]_i_3_n_0 ),
        .I4(Q[3]),
        .I5(\csr[rdata][16]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \csr[rdata][16]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\csr[rdata][16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFD3DF)) 
    \csr[rdata][16]_i_3 
       (.I0(\csr_reg[mscratch] [16]),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mie_firq_n_0_][0] ),
        .I4(\csr[rdata][24]_i_6_n_0 ),
        .O(\csr[rdata][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABFBABFBFBFBFB)) 
    \csr[rdata][16]_i_4 
       (.I0(Q[6]),
        .I1(\csr[rdata][16]_i_5_n_0 ),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtval] [16]),
        .I5(\csr[rdata][16]_i_6_n_0 ),
        .O(\csr[rdata][16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00300088)) 
    \csr[rdata][16]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(Q[5]),
        .I2(in32[16]),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \csr[rdata][16]_i_6 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .O(\csr[rdata][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][17]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [17]),
        .I3(\csr[rdata][17]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][17]_i_3_n_0 ),
        .O(\csr[rdata][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040440000400000)) 
    \csr[rdata][17]_i_2 
       (.I0(Q[3]),
        .I1(\csr[rdata][30]_i_7_n_0 ),
        .I2(p_10_in35_in),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [17]),
        .O(\csr[rdata][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC1CDC1CDC1CDFFFF)) 
    \csr[rdata][17]_i_3 
       (.I0(in32[17]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\csr_reg[mtval] [17]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][17] ),
        .O(\csr[rdata][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \csr[rdata][18]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][18]_i_2_n_0 ),
        .I2(\csr[rdata][18]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_3_n_0 ),
        .I4(\csr[rdata][18]_i_4_n_0 ),
        .O(\csr[rdata][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \csr[rdata][18]_i_2 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(\csr_reg[mtinst] [18]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2CCE20000000000)) 
    \csr[rdata][18]_i_3 
       (.I0(\csr_reg[mscratch] [18]),
        .I1(Q[5]),
        .I2(p_14_in41_in),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(p_13_in40_in),
        .I5(\csr[rdata][18]_i_5_n_0 ),
        .O(\csr[rdata][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF11111FFFFF111F)) 
    \csr[rdata][18]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(in32[18]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [18]),
        .O(\csr[rdata][18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[rdata][18]_i_5 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\csr[rdata][18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A888888AAAAAAAA)) 
    \csr[rdata][19]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr[rdata][19]_i_2_n_0 ),
        .I2(\csr[rdata][19]_i_3_n_0 ),
        .I3(\csr_reg[mtinst] [19]),
        .I4(\csr[rdata][19]_i_4_n_0 ),
        .I5(\csr[rdata][19]_i_5_n_0 ),
        .O(\csr[rdata][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0000F838)) 
    \csr[rdata][19]_i_2 
       (.I0(\csr_reg[mscratch] [19]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .I3(p_17_in),
        .I4(\csr[rdata][19]_i_6_n_0 ),
        .O(\csr[rdata][19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \csr[rdata][19]_i_3 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\csr[rdata][19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \csr[rdata][19]_i_4 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[7]),
        .O(\csr[rdata][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFBB0000)) 
    \csr[rdata][19]_i_5 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\csr_reg[mtval] [19]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(\csr[rdata][19]_i_7_n_0 ),
        .O(\csr[rdata][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    \csr[rdata][19]_i_6 
       (.I0(p_16_in45_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[3]),
        .O(\csr[rdata][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000DF)) 
    \csr[rdata][19]_i_7 
       (.I0(in32[19]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\csr[rdata][19]_i_8_n_0 ),
        .O(\csr[rdata][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFDDDDDDDD)) 
    \csr[rdata][19]_i_8 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(\csr_reg[mtvec_n_0_][19] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ),
        .O(\csr[rdata][19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hA0000800)) 
    \csr[rdata][1]_i_1 
       (.I0(\csr_reg[rdata][1]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\csr[rdata][1]_i_3_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[rdata][1]_i_3 
       (.I0(\csr_reg[re]__0 ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[rdata][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40044000)) 
    \csr[rdata][1]_i_4 
       (.I0(\csr[rdata][1]_i_6_n_0 ),
        .I1(\csr[rdata][30]_i_7_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\csr_reg[mscratch] [1]),
        .I5(\csr[rdata][1]_i_7_n_0 ),
        .O(\csr[rdata][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00003E0E)) 
    \csr[rdata][1]_i_5 
       (.I0(in32[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\csr_reg[mtval] [1]),
        .I4(\csr[rdata][1]_i_8_n_0 ),
        .O(\csr[rdata][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \csr[rdata][1]_i_6 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404020204040200)) 
    \csr[rdata][1]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\csr[rdata][1]_i_9_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(data5[1]),
        .O(\csr[rdata][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
    \csr[rdata][1]_i_8 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\ctrl[ir_funct12] ),
        .O(\csr[rdata][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD0FF)) 
    \csr[rdata][1]_i_9 
       (.I0(\csr_reg[mtinst] [1]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(Q[5]),
        .O(\csr[rdata][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][20]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][20]_i_2_n_0 ),
        .I2(\csr[rdata][20]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][20] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F4F44444F4444)) 
    \csr[rdata][20]_i_2 
       (.I0(\csr[rdata][30]_i_3_n_0 ),
        .I1(\csr_reg[mtinst] [20]),
        .I2(\csr[rdata][20]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [20]),
        .O(\csr[rdata][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][20]_i_3 
       (.I0(\csr_reg[mtval] [20]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[20]),
        .O(\csr[rdata][20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \csr[rdata][20]_i_4 
       (.I0(p_19_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\csr[rdata][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][21]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [21]),
        .I3(\csr[rdata][21]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][21]_i_3_n_0 ),
        .O(\csr[rdata][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][21]_i_2 
       (.I0(\csr_reg[mscratch] [21]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_22_in),
        .O(\csr[rdata][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC1CDC1CDC1CDFFFF)) 
    \csr[rdata][21]_i_3 
       (.I0(in32[21]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\csr_reg[mtval] [21]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][21] ),
        .O(\csr[rdata][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][22]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [22]),
        .I3(\csr[rdata][22]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][22]_i_3_n_0 ),
        .O(\csr[rdata][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][22]_i_2 
       (.I0(\csr_reg[mscratch] [22]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_25_in),
        .O(\csr[rdata][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D3D0D3D0D3FFFF)) 
    \csr[rdata][22]_i_3 
       (.I0(\csr_reg[mtval] [22]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(in32[22]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][22] ),
        .O(\csr[rdata][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \csr[rdata][23]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [23]),
        .I3(\csr[rdata][23]_i_2_n_0 ),
        .I4(\csr[rdata][23]_i_3_n_0 ),
        .I5(Q[3]),
        .O(\csr[rdata][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][23]_i_2 
       (.I0(\csr_reg[mscratch] [23]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_28_in),
        .O(\csr[rdata][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    \csr[rdata][23]_i_3 
       (.I0(\csr_reg[mtval] [23]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr[rdata][23]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000050DD)) 
    \csr[rdata][23]_i_4 
       (.I0(Q[5]),
        .I1(\csr_reg[mtvec_n_0_][23] ),
        .I2(in32[23]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0DFD0D0D00000000)) 
    \csr[rdata][24]_i_1 
       (.I0(\csr[rdata][24]_i_2_n_0 ),
        .I1(\csr[rdata][24]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(\csr[rdata][24]_i_4_n_0 ),
        .I5(\csr[rdata][24]_i_5_n_0 ),
        .O(\csr[rdata][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \csr[rdata][24]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(\csr_reg[mtinst] [24]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E200CC00E20000)) 
    \csr[rdata][24]_i_3 
       (.I0(\csr_reg[mscratch] [24]),
        .I1(Q[5]),
        .I2(p_32_in),
        .I3(\csr[rdata][24]_i_6_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_31_in),
        .O(\csr[rdata][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1044FFFF10440000)) 
    \csr[rdata][24]_i_4 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\csr_reg[mtval] [24]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(\csr[rdata][24]_i_7_n_0 ),
        .O(\csr[rdata][24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4001)) 
    \csr[rdata][24]_i_5 
       (.I0(\csr[rdata][4]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[7]),
        .O(\csr[rdata][24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[rdata][24]_i_6 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[7]),
        .O(\csr[rdata][24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00300088)) 
    \csr[rdata][24]_i_7 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(Q[5]),
        .I2(in32[24]),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][25]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [25]),
        .I3(\csr[rdata][25]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][25]_i_3_n_0 ),
        .O(\csr[rdata][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][25]_i_2 
       (.I0(\csr_reg[mscratch] [25]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_34_in),
        .O(\csr[rdata][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF11111FFFFF111F)) 
    \csr[rdata][25]_i_3 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(in32[25]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [25]),
        .O(\csr[rdata][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][26]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][26]_i_2_n_0 ),
        .I2(\csr[rdata][26]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][26] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F4F44444F4444)) 
    \csr[rdata][26]_i_2 
       (.I0(\csr[rdata][30]_i_3_n_0 ),
        .I1(\csr_reg[mtinst] [26]),
        .I2(\csr[rdata][26]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [26]),
        .O(\csr[rdata][26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][26]_i_3 
       (.I0(\csr_reg[mtval] [26]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[26]),
        .O(\csr[rdata][26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \csr[rdata][26]_i_4 
       (.I0(p_37_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\csr[rdata][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][27]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [27]),
        .I3(\csr[rdata][27]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][27]_i_3_n_0 ),
        .O(\csr[rdata][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][27]_i_2 
       (.I0(\csr_reg[mscratch] [27]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_40_in),
        .O(\csr[rdata][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D3D0D3D0D3FFFF)) 
    \csr[rdata][27]_i_3 
       (.I0(\csr_reg[mtval] [27]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(in32[27]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][27] ),
        .O(\csr[rdata][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][28]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][28]_i_2_n_0 ),
        .I2(\csr[rdata][28]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][28] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F4F44444F4444)) 
    \csr[rdata][28]_i_2 
       (.I0(\csr[rdata][30]_i_3_n_0 ),
        .I1(\csr_reg[mtinst] [28]),
        .I2(\csr[rdata][28]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [28]),
        .O(\csr[rdata][28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][28]_i_3 
       (.I0(\csr_reg[mtval] [28]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[28]),
        .O(\csr[rdata][28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \csr[rdata][28]_i_4 
       (.I0(p_43_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\csr[rdata][28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][29]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [29]),
        .I3(\csr[rdata][29]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][29]_i_2 
       (.I0(\csr_reg[mscratch] [29]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_46_in),
        .O(\csr[rdata][29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFF9F)) 
    \csr[rdata][29]_i_3 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[6]),
        .O(\csr[rdata][29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF030357FF03FF57)) 
    \csr[rdata][29]_i_4 
       (.I0(in32[29]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\csr_reg[mtvec_n_0_][29] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\csr_reg[mtval] [29]),
        .O(\csr[rdata][29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \csr[rdata][2]_i_1 
       (.I0(\csr[rdata][2]_i_2_n_0 ),
        .I1(\csr[rdata][2]_i_3_n_0 ),
        .I2(\csr[rdata][2]_i_4_n_0 ),
        .I3(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7050707070505050)) 
    \csr[rdata][2]_i_2 
       (.I0(\csr[rdata][8]_i_6_n_0 ),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(\csr_reg[mtval] [2]),
        .I4(Q[4]),
        .I5(in32[2]),
        .O(\csr[rdata][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444000)) 
    \csr[rdata][2]_i_3 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(data5[2]),
        .I3(Q[4]),
        .I4(\csr_reg[mscratch] [2]),
        .I5(Q[6]),
        .O(\csr[rdata][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CF000F00000A0F)) 
    \csr[rdata][2]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][2] ),
        .I1(\csr_reg[mtinst] [2]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \csr[rdata][30]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [30]),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr[rdata][30]_i_5_n_0 ),
        .I5(Q[3]),
        .O(\csr[rdata][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \csr[rdata][30]_i_2 
       (.I0(\csr_reg[re]__0 ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(\execute_engine_reg[ir_n_0_][27] ),
        .I4(\csr[rdata][30]_i_6_n_0 ),
        .I5(Q[7]),
        .O(\csr[rdata][30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \csr[rdata][30]_i_3 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[3]),
        .O(\csr[rdata][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][30]_i_4 
       (.I0(\csr_reg[mscratch] [30]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_49_in),
        .O(\csr[rdata][30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    \csr[rdata][30]_i_5 
       (.I0(\csr_reg[mtval] [30]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr[rdata][30]_i_8_n_0 ),
        .O(\csr[rdata][30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][30]_i_6 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][30]_i_7 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\csr[rdata][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000050DD)) 
    \csr[rdata][30]_i_8 
       (.I0(Q[5]),
        .I1(\csr_reg[mtvec_n_0_][30] ),
        .I2(in32[30]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044060406)) 
    \csr[rdata][31]_i_1 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\csr_reg[mtinst] [31]),
        .I5(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h27277727FFFFFFFF)) 
    \csr[rdata][31]_i_2 
       (.I0(Q[3]),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr[rdata][31]_i_4_n_0 ),
        .I3(\csr[rdata][31]_i_5_n_0 ),
        .I4(\csr_reg[mie_firq_n_0_][15] ),
        .I5(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \csr[rdata][31]_i_3 
       (.I0(\csr_reg[mtval] [31]),
        .I1(Q[4]),
        .I2(in32[31]),
        .I3(\csr[rdata][31]_i_6_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][31] ),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFFFFB8)) 
    \csr[rdata][31]_i_4 
       (.I0(data5[31]),
        .I1(Q[4]),
        .I2(\csr_reg[mscratch] [31]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\csr[rdata][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][31]_i_5 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][31]_i_6 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\csr[rdata][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \csr[rdata][3]_i_1 
       (.I0(\csr[rdata][3]_i_2_n_0 ),
        .I1(\csr_reg[mtinst] [3]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\csr[rdata][3]_i_3_n_0 ),
        .O(\csr[rdata][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1155005511101110)) 
    \csr[rdata][3]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\csr_reg[mstatus_mie]__0 ),
        .I3(Q[5]),
        .I4(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7000FFFFFFFFFFFF)) 
    \csr[rdata][3]_i_3 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][3] ),
        .I2(Q[3]),
        .I3(\csr[rdata][3]_i_4_n_0 ),
        .I4(\csr[rdata][3]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFFFFFFFBFF)) 
    \csr[rdata][3]_i_4 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .I3(in32[3]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [3]),
        .O(\csr[rdata][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFFF3FCFCFBFB)) 
    \csr[rdata][3]_i_5 
       (.I0(\csr_reg[mscratch] [3]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\csr[rdata][3]_i_6_n_0 ),
        .I3(data5[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\csr[rdata][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \csr[rdata][3]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\csr_reg[mie_msi]__0 ),
        .I2(Q[6]),
        .I3(Q[3]),
        .O(\csr[rdata][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0002008200020080)) 
    \csr[rdata][4]_i_1 
       (.I0(\csr[rdata][4]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\csr[rdata][4]_i_3_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][4] ),
        .O(\csr[rdata][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAAAAA)) 
    \csr[rdata][4]_i_2 
       (.I0(\csr[rdata][4]_i_4_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\csr[rdata][4]_i_5_n_0 ),
        .O(\csr[rdata][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \csr[rdata][4]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\csr_reg[re]__0 ),
        .O(\csr[rdata][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000600)) 
    \csr[rdata][4]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(\csr[rdata][4]_i_6_n_0 ),
        .O(\csr[rdata][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    \csr[rdata][4]_i_5 
       (.I0(\csr[rdata][4]_i_7_n_0 ),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\csr_reg[mscratch] [4]),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD0D3D0D3FFFFD0D3)) 
    \csr[rdata][4]_i_6 
       (.I0(\csr_reg[mtval] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(in32[4]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0A580058)) 
    \csr[rdata][4]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(data5[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\csr_reg[mtinst] [4]),
        .O(\csr[rdata][4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][5]_i_1 
       (.I0(\csr[rdata][5]_i_2_n_0 ),
        .I1(\csr[rdata][5]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][5] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][5]_i_2 
       (.I0(\csr_reg[mscratch] [5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [5]),
        .O(\csr[rdata][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][5]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[5]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [5]),
        .O(\csr[rdata][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][6]_i_1 
       (.I0(\csr[rdata][6]_i_2_n_0 ),
        .I1(\csr[rdata][6]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][6] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][6]_i_2 
       (.I0(\csr_reg[mscratch] [6]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [6]),
        .O(\csr[rdata][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][6]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [6]),
        .O(\csr[rdata][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][7]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][7]_i_2_n_0 ),
        .I2(\csr[rdata][7]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][7] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22222222222222F2)) 
    \csr[rdata][7]_i_2 
       (.I0(\csr_reg[mtinst] [7]),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr[rdata][7]_i_4_n_0 ),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\csr[rdata][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][7]_i_3 
       (.I0(\csr_reg[mtval] [7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[7]),
        .O(\csr[rdata][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \csr[rdata][7]_i_4 
       (.I0(\trap_ctrl_reg[irq_pnd_n_0_][1] ),
        .I1(\csr_reg[mie_mti]__0 ),
        .I2(Q[5]),
        .I3(\csr_reg[mscratch] [7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[rdata][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \csr[rdata][8]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr[rdata][8]_i_2_n_0 ),
        .I2(\csr[rdata][8]_i_3_n_0 ),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(\csr[rdata][8]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0058FFFF)) 
    \csr[rdata][8]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\csr_reg[mtval] [8]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(\csr[rdata][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCFFDCDC)) 
    \csr[rdata][8]_i_3 
       (.I0(in32[8]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][8] ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\csr[rdata][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFFFFBFFFFFFFBF)) 
    \csr[rdata][8]_i_4 
       (.I0(\csr[rdata][8]_i_5_n_0 ),
        .I1(\csr[rdata][8]_i_6_n_0 ),
        .I2(\csr_reg[mscratch] [8]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\csr_reg[mtinst] [8]),
        .O(\csr[rdata][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][8]_i_5 
       (.I0(Q[7]),
        .I1(Q[3]),
        .O(\csr[rdata][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][8]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[5]),
        .O(\csr[rdata][8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][9]_i_1 
       (.I0(\csr[rdata][9]_i_2_n_0 ),
        .I1(\csr[rdata][9]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][9] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][9]_i_2 
       (.I0(\csr_reg[mscratch] [9]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [9]),
        .O(\csr[rdata][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][9]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [9]),
        .O(\csr[rdata][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2A008AA88882020)) 
    \csr[re]_i_1 
       (.I0(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\csr[re_nxt] ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \csr[we]_i_1 
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I4(\csr[we]_i_3_n_0 ),
        .O(\csr_reg[we]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \csr[we]_i_2 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [0]),
        .I4(\ctrl[rf_rs1] [1]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_0 ),
        .O(\csr[we]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[we]_i_3 
       (.I0(\execute_engine_reg[ir][13]_rep_0 ),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[0]),
        .O(\csr[we]_i_3_n_0 ));
  FDCE \csr_reg[mcause][0] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][0]_i_1_n_0 ),
        .Q(data5[0]));
  FDCE \csr_reg[mcause][1] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][1]_i_1_n_0 ),
        .Q(data5[1]));
  FDCE \csr_reg[mcause][2] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][2]_i_1_n_0 ),
        .Q(data5[2]));
  FDCE \csr_reg[mcause][3] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][3]_i_1_n_0 ),
        .Q(data5[3]));
  FDCE \csr_reg[mcause][4] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][4]_i_1_n_0 ),
        .Q(data5[4]));
  FDCE \csr_reg[mcause][5] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][5]_i_2_n_0 ),
        .Q(data5[31]));
  FDCE \csr_reg[mepc][10] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][10]_i_1_n_0 ),
        .Q(in32[10]));
  FDCE \csr_reg[mepc][11] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][11]_i_1_n_0 ),
        .Q(in32[11]));
  FDCE \csr_reg[mepc][12] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][12]_i_1_n_0 ),
        .Q(in32[12]));
  FDCE \csr_reg[mepc][13] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][13]_i_1_n_0 ),
        .Q(in32[13]));
  FDCE \csr_reg[mepc][14] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][14]_i_1_n_0 ),
        .Q(in32[14]));
  FDCE \csr_reg[mepc][15] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][15]_i_1_n_0 ),
        .Q(in32[15]));
  FDCE \csr_reg[mepc][16] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][16]_i_1_n_0 ),
        .Q(in32[16]));
  FDCE \csr_reg[mepc][17] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][17]_i_1_n_0 ),
        .Q(in32[17]));
  FDCE \csr_reg[mepc][18] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][18]_i_1_n_0 ),
        .Q(in32[18]));
  FDCE \csr_reg[mepc][19] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][19]_i_1_n_0 ),
        .Q(in32[19]));
  FDCE \csr_reg[mepc][1] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][1]_i_1_n_0 ),
        .Q(in32[1]));
  FDCE \csr_reg[mepc][20] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][20]_i_1_n_0 ),
        .Q(in32[20]));
  FDCE \csr_reg[mepc][21] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][21]_i_1_n_0 ),
        .Q(in32[21]));
  FDCE \csr_reg[mepc][22] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][22]_i_1_n_0 ),
        .Q(in32[22]));
  FDCE \csr_reg[mepc][23] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][23]_i_1_n_0 ),
        .Q(in32[23]));
  FDCE \csr_reg[mepc][24] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][24]_i_1_n_0 ),
        .Q(in32[24]));
  FDCE \csr_reg[mepc][25] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][25]_i_1_n_0 ),
        .Q(in32[25]));
  FDCE \csr_reg[mepc][26] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][26]_i_1_n_0 ),
        .Q(in32[26]));
  FDCE \csr_reg[mepc][27] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][27]_i_1_n_0 ),
        .Q(in32[27]));
  FDCE \csr_reg[mepc][28] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][28]_i_1_n_0 ),
        .Q(in32[28]));
  FDCE \csr_reg[mepc][29] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][29]_i_1_n_0 ),
        .Q(in32[29]));
  FDCE \csr_reg[mepc][2] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][2]_i_1_n_0 ),
        .Q(in32[2]));
  FDCE \csr_reg[mepc][30] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][30]_i_1_n_0 ),
        .Q(in32[30]));
  FDCE \csr_reg[mepc][31] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][31]_i_2_n_0 ),
        .Q(in32[31]));
  FDCE \csr_reg[mepc][3] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][3]_i_1_n_0 ),
        .Q(in32[3]));
  FDCE \csr_reg[mepc][4] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][4]_i_1_n_0 ),
        .Q(in32[4]));
  FDCE \csr_reg[mepc][5] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][5]_i_1_n_0 ),
        .Q(in32[5]));
  FDCE \csr_reg[mepc][6] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][6]_i_1_n_0 ),
        .Q(in32[6]));
  FDCE \csr_reg[mepc][7] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][7]_i_1_n_0 ),
        .Q(in32[7]));
  FDCE \csr_reg[mepc][8] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][8]_i_1_n_0 ),
        .Q(in32[8]));
  FDCE \csr_reg[mepc][9] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][9]_i_1_n_0 ),
        .Q(in32[9]));
  FDCE \csr_reg[mie_firq][0] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][0] ));
  FDCE \csr_reg[mie_firq][10] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(p_37_in));
  FDCE \csr_reg[mie_firq][11] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .Q(p_40_in));
  FDCE \csr_reg[mie_firq][12] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .Q(p_43_in));
  FDCE \csr_reg[mie_firq][13] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(p_46_in));
  FDCE \csr_reg[mie_firq][14] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(p_49_in));
  FDCE \csr_reg[mie_firq][15] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][15] ));
  FDCE \csr_reg[mie_firq][1] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(p_10_in35_in));
  FDCE \csr_reg[mie_firq][2] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(p_13_in40_in));
  FDCE \csr_reg[mie_firq][3] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .Q(p_16_in45_in));
  FDCE \csr_reg[mie_firq][4] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(p_19_in));
  FDCE \csr_reg[mie_firq][5] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(p_22_in));
  FDCE \csr_reg[mie_firq][6] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(p_25_in));
  FDCE \csr_reg[mie_firq][7] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .Q(p_28_in));
  FDCE \csr_reg[mie_firq][8] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .Q(p_31_in));
  FDCE \csr_reg[mie_firq][9] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(p_34_in));
  FDCE \csr_reg[mie_mei] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mie_mei]__0 ));
  FDCE \csr_reg[mie_msi] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mie_msi]__0 ));
  FDCE \csr_reg[mie_mti] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mie_mti]__0 ));
  FDCE \csr_reg[mscratch][0] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [0]));
  FDPE \csr_reg[mscratch][10] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [10]));
  FDCE \csr_reg[mscratch][11] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [11]));
  FDCE \csr_reg[mscratch][12] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [12]));
  FDCE \csr_reg[mscratch][13] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [13]));
  FDCE \csr_reg[mscratch][14] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [14]));
  FDCE \csr_reg[mscratch][15] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [15]));
  FDCE \csr_reg[mscratch][16] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [16]));
  FDCE \csr_reg[mscratch][17] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [17]));
  FDCE \csr_reg[mscratch][18] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [18]));
  FDPE \csr_reg[mscratch][19] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [19]));
  FDCE \csr_reg[mscratch][1] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [1]));
  FDCE \csr_reg[mscratch][20] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [20]));
  FDCE \csr_reg[mscratch][21] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [21]));
  FDCE \csr_reg[mscratch][22] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [22]));
  FDPE \csr_reg[mscratch][23] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [23]));
  FDPE \csr_reg[mscratch][24] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [24]));
  FDCE \csr_reg[mscratch][25] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [25]));
  FDCE \csr_reg[mscratch][26] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [26]));
  FDPE \csr_reg[mscratch][27] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [27]));
  FDPE \csr_reg[mscratch][28] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [28]));
  FDCE \csr_reg[mscratch][29] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [29]));
  FDPE \csr_reg[mscratch][2] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mscratch][2]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [2]));
  FDCE \csr_reg[mscratch][30] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [30]));
  FDCE \csr_reg[mscratch][31] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [31]));
  FDCE \csr_reg[mscratch][3] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [3]));
  FDCE \csr_reg[mscratch][4] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [4]));
  FDCE \csr_reg[mscratch][5] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [5]));
  FDCE \csr_reg[mscratch][6] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [6]));
  FDCE \csr_reg[mscratch][7] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [7]));
  FDPE \csr_reg[mscratch][8] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [8]));
  FDPE \csr_reg[mscratch][9] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [9]));
  FDCE \csr_reg[mstatus_mie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mie]__0 ));
  MUXF7 \csr_reg[mstatus_mie]_i_2 
       (.I0(\csr[mstatus_mie]_i_3_n_0 ),
        .I1(\csr[mstatus_mie]_i_4_n_0 ),
        .O(\csr_reg[mstatus_mpie]0 ),
        .S(\csr_reg[we_n_0_] ));
  FDCE \csr_reg[mstatus_mpie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mpie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mpie]__0 ));
  FDCE \csr_reg[mtinst][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][0]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [0]));
  FDCE \csr_reg[mtinst][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][10]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [10]));
  FDCE \csr_reg[mtinst][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][11]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [11]));
  FDCE \csr_reg[mtinst][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][12]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [12]));
  FDCE \csr_reg[mtinst][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][13]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [13]));
  FDCE \csr_reg[mtinst][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][14]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [14]));
  FDCE \csr_reg[mtinst][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][15]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [15]));
  FDCE \csr_reg[mtinst][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][16]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [16]));
  FDCE \csr_reg[mtinst][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][17]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [17]));
  FDCE \csr_reg[mtinst][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][18]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [18]));
  FDCE \csr_reg[mtinst][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][19]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [19]));
  FDCE \csr_reg[mtinst][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][1]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [1]));
  FDCE \csr_reg[mtinst][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][20]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [20]));
  FDCE \csr_reg[mtinst][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][21]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [21]));
  FDCE \csr_reg[mtinst][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][22]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [22]));
  FDCE \csr_reg[mtinst][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][23]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [23]));
  FDCE \csr_reg[mtinst][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][24]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [24]));
  FDCE \csr_reg[mtinst][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][25]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [25]));
  FDCE \csr_reg[mtinst][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][26]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [26]));
  FDCE \csr_reg[mtinst][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][27]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [27]));
  FDCE \csr_reg[mtinst][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][28]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [28]));
  FDCE \csr_reg[mtinst][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][29]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [29]));
  FDCE \csr_reg[mtinst][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][2]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [2]));
  FDCE \csr_reg[mtinst][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][30]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [30]));
  FDCE \csr_reg[mtinst][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][31]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [31]));
  FDCE \csr_reg[mtinst][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][3]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [3]));
  FDCE \csr_reg[mtinst][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][4]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [4]));
  FDCE \csr_reg[mtinst][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][5]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [5]));
  FDCE \csr_reg[mtinst][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][6]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [6]));
  FDCE \csr_reg[mtinst][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][7]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [7]));
  FDCE \csr_reg[mtinst][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][8]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [8]));
  FDCE \csr_reg[mtinst][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][9]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [9]));
  FDCE \csr_reg[mtval][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][0]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [0]));
  FDCE \csr_reg[mtval][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][10]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [10]));
  FDCE \csr_reg[mtval][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][11]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [11]));
  FDCE \csr_reg[mtval][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][12]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [12]));
  FDCE \csr_reg[mtval][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][13]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [13]));
  FDCE \csr_reg[mtval][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][14]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [14]));
  FDCE \csr_reg[mtval][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][15]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [15]));
  FDCE \csr_reg[mtval][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][16]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [16]));
  FDCE \csr_reg[mtval][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][17]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [17]));
  FDCE \csr_reg[mtval][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][18]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [18]));
  FDCE \csr_reg[mtval][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][19]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [19]));
  FDCE \csr_reg[mtval][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][1]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [1]));
  FDCE \csr_reg[mtval][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][20]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [20]));
  FDCE \csr_reg[mtval][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][21]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [21]));
  FDCE \csr_reg[mtval][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][22]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [22]));
  FDCE \csr_reg[mtval][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][23]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [23]));
  FDCE \csr_reg[mtval][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][24]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [24]));
  FDCE \csr_reg[mtval][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][25]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [25]));
  FDCE \csr_reg[mtval][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][26]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [26]));
  FDCE \csr_reg[mtval][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][27]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [27]));
  FDCE \csr_reg[mtval][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][28]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [28]));
  FDCE \csr_reg[mtval][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][29]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [29]));
  FDCE \csr_reg[mtval][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][2]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [2]));
  FDCE \csr_reg[mtval][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][30]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [30]));
  FDCE \csr_reg[mtval][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][31]_i_2_n_0 ),
        .Q(\csr_reg[mtval] [31]));
  FDCE \csr_reg[mtval][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][3]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [3]));
  FDCE \csr_reg[mtval][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][4]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [4]));
  FDCE \csr_reg[mtval][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][5]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [5]));
  FDCE \csr_reg[mtval][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][6]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [6]));
  FDCE \csr_reg[mtval][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][7]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [7]));
  FDCE \csr_reg[mtval][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][8]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [8]));
  FDCE \csr_reg[mtval][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][9]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [9]));
  FDCE \csr_reg[mtvec][0] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][0] ));
  FDCE \csr_reg[mtvec][10] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][10] ));
  FDCE \csr_reg[mtvec][11] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][11] ));
  FDCE \csr_reg[mtvec][12] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][12] ));
  FDCE \csr_reg[mtvec][13] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][13] ));
  FDCE \csr_reg[mtvec][14] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][14] ));
  FDCE \csr_reg[mtvec][15] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][15] ));
  FDCE \csr_reg[mtvec][16] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][16] ));
  FDCE \csr_reg[mtvec][17] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][17] ));
  FDCE \csr_reg[mtvec][18] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][18] ));
  FDCE \csr_reg[mtvec][19] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][19] ));
  FDCE \csr_reg[mtvec][20] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][20] ));
  FDCE \csr_reg[mtvec][21] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][21] ));
  FDCE \csr_reg[mtvec][22] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][22] ));
  FDCE \csr_reg[mtvec][23] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][23] ));
  FDCE \csr_reg[mtvec][24] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][24] ));
  FDCE \csr_reg[mtvec][25] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][25] ));
  FDCE \csr_reg[mtvec][26] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][26] ));
  FDCE \csr_reg[mtvec][27] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][27] ));
  FDCE \csr_reg[mtvec][28] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][28] ));
  FDCE \csr_reg[mtvec][29] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][29] ));
  FDCE \csr_reg[mtvec][2] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][2] ));
  FDCE \csr_reg[mtvec][30] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][30] ));
  FDCE \csr_reg[mtvec][31] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][31] ));
  FDCE \csr_reg[mtvec][3] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][3] ));
  FDCE \csr_reg[mtvec][4] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][4] ));
  FDCE \csr_reg[mtvec][5] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][5] ));
  FDCE \csr_reg[mtvec][6] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][6] ));
  FDCE \csr_reg[mtvec][7] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][7] ));
  FDCE \csr_reg[mtvec][8] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][8] ));
  FDCE \csr_reg[mtvec][9] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][9] ));
  FDCE \csr_reg[rdata][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][0]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [0]));
  FDCE \csr_reg[rdata][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][10]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [10]));
  FDCE \csr_reg[rdata][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][11]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [11]));
  FDCE \csr_reg[rdata][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][12]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [12]));
  FDCE \csr_reg[rdata][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][13]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [13]));
  FDCE \csr_reg[rdata][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][14]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [14]));
  FDCE \csr_reg[rdata][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][15]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [15]));
  FDCE \csr_reg[rdata][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][16]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [16]));
  FDCE \csr_reg[rdata][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][17]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [17]));
  FDCE \csr_reg[rdata][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][18]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [18]));
  FDCE \csr_reg[rdata][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][19]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [19]));
  FDCE \csr_reg[rdata][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][1]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [1]));
  MUXF7 \csr_reg[rdata][1]_i_2 
       (.I0(\csr[rdata][1]_i_4_n_0 ),
        .I1(\csr[rdata][1]_i_5_n_0 ),
        .O(\csr_reg[rdata][1]_i_2_n_0 ),
        .S(Q[3]));
  FDCE \csr_reg[rdata][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][20]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [20]));
  FDCE \csr_reg[rdata][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][21]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [21]));
  FDCE \csr_reg[rdata][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][22]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [22]));
  FDCE \csr_reg[rdata][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][23]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [23]));
  FDCE \csr_reg[rdata][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][24]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [24]));
  FDCE \csr_reg[rdata][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][25]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [25]));
  FDCE \csr_reg[rdata][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][26]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [26]));
  FDCE \csr_reg[rdata][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][27]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [27]));
  FDCE \csr_reg[rdata][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][28]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [28]));
  FDCE \csr_reg[rdata][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][29]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [29]));
  FDCE \csr_reg[rdata][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][2]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [2]));
  FDCE \csr_reg[rdata][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][30]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [30]));
  FDCE \csr_reg[rdata][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][31]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [31]));
  FDCE \csr_reg[rdata][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][3]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [3]));
  FDCE \csr_reg[rdata][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][4]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [4]));
  FDCE \csr_reg[rdata][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][5]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [5]));
  FDCE \csr_reg[rdata][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][6]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [6]));
  FDCE \csr_reg[rdata][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][7]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [7]));
  FDCE \csr_reg[rdata][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][8]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [8]));
  FDCE \csr_reg[rdata][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][9]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [9]));
  FDCE \csr_reg[re] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[re_nxt] ),
        .Q(\csr_reg[re]__0 ));
  FDCE \csr_reg[we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr_reg[we]0 ),
        .Q(\csr_reg[we_n_0_] ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \ctrl[alu_cp_trig][0]_i_1 
       (.I0(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(\ctrl[alu_cp_trig][0]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_cp_trig] [0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFF6D)) 
    \ctrl[alu_cp_trig][0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_cp_trig][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080080080)) 
    \ctrl[alu_cp_trig][1]_i_1 
       (.I0(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl_nxt[alu_cp_trig] [1]));
  LUT6 #(
    .INIT(64'h0000000800080008)) 
    \ctrl[alu_cp_trig][1]_i_2 
       (.I0(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl[alu_cp_trig][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ctrl[alu_cp_trig][1]_i_3 
       (.I0(\ctrl[alu_cp_trig][1]_i_4_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\ctrl[alu_cp_trig][1]_i_5_n_0 ),
        .O(\ctrl[alu_cp_trig][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_cp_trig][1]_i_4 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .O(\ctrl[alu_cp_trig][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_cp_trig][1]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .O(\ctrl[alu_cp_trig][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00AA002AAAAAAA2A)) 
    \ctrl[alu_op][0]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(Q[0]),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_op] [0]));
  LUT6 #(
    .INIT(64'h5555555557555555)) 
    \ctrl[alu_op][1]_i_1 
       (.I0(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I4(\ctrl[alu_op][1]_i_2_n_0 ),
        .I5(\ctrl_reg[alu_op][1]_1 ),
        .O(\ctrl_nxt[alu_op] [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[alu_op][1]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_op][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA080000AA08)) 
    \ctrl[alu_op][2]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_op] [2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ctrl[alu_op][2]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_op][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00108008)) 
    \ctrl[alu_opa_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_opa_mux] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h1011E501)) 
    \ctrl[alu_opb_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_opb_mux] ));
  LUT6 #(
    .INIT(64'h080A080808080808)) 
    \ctrl[alu_sub]_i_1 
       (.I0(\ctrl[alu_sub]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(Q[0]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_sub] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \ctrl[alu_sub]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_sub]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ctrl[alu_unsigned]_i_1 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .O(\ctrl_nxt[alu_unsigned] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ctrl[lsu_req]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\ctrl_nxt[lsu_req] ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \ctrl[rf_wb_en]_i_1 
       (.I0(\ctrl[rf_wb_en]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_4_n_0 ),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I4(\ctrl[rf_wb_en]_i_3_n_0 ),
        .O(\ctrl_nxt[rf_wb_en] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \ctrl[rf_wb_en]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl[rf_wb_en]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFFEEEE)) 
    \ctrl[rf_wb_en]_i_3 
       (.I0(\ctrl[rf_wb_en]_i_4_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .O(\ctrl[rf_wb_en]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000000)) 
    \ctrl[rf_wb_en]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\FSM_sequential_execute_engine[state][1]_i_4_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\ctrl[rf_wb_en]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ctrl[rf_zero_we]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\ctrl_nxt[rf_zero_we] ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[11]),
        .O(\ctrl[rs2_abs][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[10]),
        .O(\ctrl[rs2_abs][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[9]),
        .O(\ctrl[rs2_abs][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[8]),
        .O(\ctrl[rs2_abs][11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[15]),
        .O(\ctrl[rs2_abs][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[14]),
        .O(\ctrl[rs2_abs][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[13]),
        .O(\ctrl[rs2_abs][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[12]),
        .O(\ctrl[rs2_abs][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[19]),
        .O(\ctrl[rs2_abs][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[18]),
        .O(\ctrl[rs2_abs][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[17]),
        .O(\ctrl[rs2_abs][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[16]),
        .O(\ctrl[rs2_abs][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[23]),
        .O(\ctrl[rs2_abs][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[22]),
        .O(\ctrl[rs2_abs][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[21]),
        .O(\ctrl[rs2_abs][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[20]),
        .O(\ctrl[rs2_abs][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[27]),
        .O(\ctrl[rs2_abs][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[26]),
        .O(\ctrl[rs2_abs][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[25]),
        .O(\ctrl[rs2_abs][27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[24]),
        .O(\ctrl[rs2_abs][27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAD00)) 
    \ctrl[rs2_abs][31]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOBDO[31]),
        .O(\ctrl[rs2_abs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[30]),
        .O(\ctrl[rs2_abs][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[29]),
        .O(\ctrl[rs2_abs][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_6 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[28]),
        .O(\ctrl[rs2_abs][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0288)) 
    \ctrl[rs2_abs][3]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .O(\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[3]),
        .O(\ctrl[rs2_abs][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[2]),
        .O(\ctrl[rs2_abs][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[1]),
        .O(\ctrl[rs2_abs][3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[7]),
        .O(\ctrl[rs2_abs][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[6]),
        .O(\ctrl[rs2_abs][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[5]),
        .O(\ctrl[rs2_abs][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[4]),
        .O(\ctrl[rs2_abs][7]_i_5_n_0 ));
  FDCE \ctrl_reg[alu_cp_trig][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [0]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [0]));
  FDCE \ctrl_reg[alu_cp_trig][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [1]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [1]));
  FDCE \ctrl_reg[alu_op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [0]),
        .Q(\ctrl_reg[alu_op][2]_0 [0]));
  FDCE \ctrl_reg[alu_op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [1]),
        .Q(\ctrl_reg[alu_op][2]_0 [1]));
  FDCE \ctrl_reg[alu_op][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [2]),
        .Q(\ctrl_reg[alu_op][2]_0 [2]));
  FDCE \ctrl_reg[alu_opa_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opa_mux] ),
        .Q(\ctrl[alu_opa_mux] ));
  FDCE \ctrl_reg[alu_opb_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opb_mux] ),
        .Q(\ctrl[alu_opb_mux] ));
  FDCE \ctrl_reg[alu_sub] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_sub] ),
        .Q(\ctrl[alu_sub] ));
  FDCE \ctrl_reg[alu_unsigned] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_unsigned] ),
        .Q(\ctrl[alu_unsigned] ));
  FDCE \ctrl_reg[lsu_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[lsu_req] ),
        .Q(\ctrl_o[lsu_req] ));
  FDCE \ctrl_reg[lsu_rw] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][5] ),
        .Q(\ctrl[lsu_rw] ));
  FDCE \ctrl_reg[rf_wb_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_wb_en] ),
        .Q(\ctrl_reg[rf_wb_en]__0 ));
  FDCE \ctrl_reg[rf_zero_we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_zero_we] ),
        .Q(\ctrl[rf_zero_we] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][11]_i_1 
       (.CI(\ctrl_reg[rs2_abs][7]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][11]_i_1_n_0 ,\ctrl_reg[rs2_abs][11]_i_1_n_1 ,\ctrl_reg[rs2_abs][11]_i_1_n_2 ,\ctrl_reg[rs2_abs][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [11:8]),
        .S({\ctrl[rs2_abs][11]_i_2_n_0 ,\ctrl[rs2_abs][11]_i_3_n_0 ,\ctrl[rs2_abs][11]_i_4_n_0 ,\ctrl[rs2_abs][11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][15]_i_1 
       (.CI(\ctrl_reg[rs2_abs][11]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][15]_i_1_n_0 ,\ctrl_reg[rs2_abs][15]_i_1_n_1 ,\ctrl_reg[rs2_abs][15]_i_1_n_2 ,\ctrl_reg[rs2_abs][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [15:12]),
        .S({\ctrl[rs2_abs][15]_i_2_n_0 ,\ctrl[rs2_abs][15]_i_3_n_0 ,\ctrl[rs2_abs][15]_i_4_n_0 ,\ctrl[rs2_abs][15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][19]_i_1 
       (.CI(\ctrl_reg[rs2_abs][15]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][19]_i_1_n_0 ,\ctrl_reg[rs2_abs][19]_i_1_n_1 ,\ctrl_reg[rs2_abs][19]_i_1_n_2 ,\ctrl_reg[rs2_abs][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [19:16]),
        .S({\ctrl[rs2_abs][19]_i_2_n_0 ,\ctrl[rs2_abs][19]_i_3_n_0 ,\ctrl[rs2_abs][19]_i_4_n_0 ,\ctrl[rs2_abs][19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][23]_i_1 
       (.CI(\ctrl_reg[rs2_abs][19]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][23]_i_1_n_0 ,\ctrl_reg[rs2_abs][23]_i_1_n_1 ,\ctrl_reg[rs2_abs][23]_i_1_n_2 ,\ctrl_reg[rs2_abs][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [23:20]),
        .S({\ctrl[rs2_abs][23]_i_2_n_0 ,\ctrl[rs2_abs][23]_i_3_n_0 ,\ctrl[rs2_abs][23]_i_4_n_0 ,\ctrl[rs2_abs][23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][27]_i_1 
       (.CI(\ctrl_reg[rs2_abs][23]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][27]_i_1_n_0 ,\ctrl_reg[rs2_abs][27]_i_1_n_1 ,\ctrl_reg[rs2_abs][27]_i_1_n_2 ,\ctrl_reg[rs2_abs][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [27:24]),
        .S({\ctrl[rs2_abs][27]_i_2_n_0 ,\ctrl[rs2_abs][27]_i_3_n_0 ,\ctrl[rs2_abs][27]_i_4_n_0 ,\ctrl[rs2_abs][27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][31]_i_2 
       (.CI(\ctrl_reg[rs2_abs][27]_i_1_n_0 ),
        .CO({\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED [3],\ctrl_reg[rs2_abs][31]_i_2_n_1 ,\ctrl_reg[rs2_abs][31]_i_2_n_2 ,\ctrl_reg[rs2_abs][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [31:28]),
        .S({\ctrl[rs2_abs][31]_i_3_n_0 ,\ctrl[rs2_abs][31]_i_4_n_0 ,\ctrl[rs2_abs][31]_i_5_n_0 ,\ctrl[rs2_abs][31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][3]_i_1 
       (.CI(1'b0),
        .CO({\ctrl_reg[rs2_abs][3]_i_1_n_0 ,\ctrl_reg[rs2_abs][3]_i_1_n_1 ,\ctrl_reg[rs2_abs][3]_i_1_n_2 ,\ctrl_reg[rs2_abs][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 }),
        .O(\execute_engine_reg[ir][12]_3 [3:0]),
        .S({\ctrl[rs2_abs][3]_i_3_n_0 ,\ctrl[rs2_abs][3]_i_4_n_0 ,\ctrl[rs2_abs][3]_i_5_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][7]_i_1 
       (.CI(\ctrl_reg[rs2_abs][3]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][7]_i_1_n_0 ,\ctrl_reg[rs2_abs][7]_i_1_n_1 ,\ctrl_reg[rs2_abs][7]_i_1_n_2 ,\ctrl_reg[rs2_abs][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [7:4]),
        .S({\ctrl[rs2_abs][7]_i_2_n_0 ,\ctrl[rs2_abs][7]_i_3_n_0 ,\ctrl[rs2_abs][7]_i_4_n_0 ,\ctrl[rs2_abs][7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    \divider_core_serial.div[quotient][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I3(CO),
        .O(\register_file_fpga.reg_file_reg [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [9]),
        .O(\register_file_fpga.reg_file_reg [10]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [10]),
        .O(\register_file_fpga.reg_file_reg [11]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [11]),
        .O(\register_file_fpga.reg_file_reg [12]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [12]),
        .O(\register_file_fpga.reg_file_reg [13]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [13]),
        .O(\register_file_fpga.reg_file_reg [14]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [14]),
        .O(\register_file_fpga.reg_file_reg [15]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [15]),
        .O(\register_file_fpga.reg_file_reg [16]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [16]),
        .O(\register_file_fpga.reg_file_reg [17]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [17]),
        .O(\register_file_fpga.reg_file_reg [18]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [18]),
        .O(\register_file_fpga.reg_file_reg [19]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [0]),
        .O(\register_file_fpga.reg_file_reg [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [19]),
        .O(\register_file_fpga.reg_file_reg [20]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [20]),
        .O(\register_file_fpga.reg_file_reg [21]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [21]),
        .O(\register_file_fpga.reg_file_reg [22]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [22]),
        .O(\register_file_fpga.reg_file_reg [23]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [23]),
        .O(\register_file_fpga.reg_file_reg [24]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [24]),
        .O(\register_file_fpga.reg_file_reg [25]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [25]),
        .O(\register_file_fpga.reg_file_reg [26]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [26]),
        .O(\register_file_fpga.reg_file_reg [27]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [27]),
        .O(\register_file_fpga.reg_file_reg [28]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [28]),
        .O(\register_file_fpga.reg_file_reg [29]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [1]),
        .O(\register_file_fpga.reg_file_reg [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [29]),
        .O(\register_file_fpga.reg_file_reg [30]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [30]),
        .O(\register_file_fpga.reg_file_reg [31]));
  LUT4 #(
    .INIT(16'hE1FF)) 
    \divider_core_serial.div[quotient][31]_i_3 
       (.I0(\execute_engine_reg[ir][14]_rep_0 ),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [2]),
        .O(\register_file_fpga.reg_file_reg [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [3]),
        .O(\register_file_fpga.reg_file_reg [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [4]),
        .O(\register_file_fpga.reg_file_reg [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [5]),
        .O(\register_file_fpga.reg_file_reg [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [6]),
        .O(\register_file_fpga.reg_file_reg [7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [7]),
        .O(\register_file_fpga.reg_file_reg [8]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [8]),
        .O(\register_file_fpga.reg_file_reg [9]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \execute_engine[ir][31]_i_3 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\execute_engine[ir][31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \execute_engine[link_pc][31]_i_1 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .O(\execute_engine[link_pc] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][10]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][10] ),
        .I1(in34[10]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[10]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[10]),
        .O(\execute_engine[next_pc][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][11]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][11] ),
        .I1(in34[11]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[11]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[11]),
        .O(\execute_engine[next_pc][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][12]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][12] ),
        .I1(in34[12]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[12]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[12]),
        .O(\execute_engine[next_pc][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][13]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][13] ),
        .I1(in34[13]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[13]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[13]),
        .O(\execute_engine[next_pc][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][14]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][14] ),
        .I1(in34[14]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[14]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[14]),
        .O(\execute_engine[next_pc][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][15]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][15] ),
        .I1(in34[15]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[15]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[15]),
        .O(\execute_engine[next_pc][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][16]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(in34[16]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[16]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[16]),
        .O(\execute_engine[next_pc][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][17]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][17] ),
        .I1(in34[17]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[17]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[17]),
        .O(\execute_engine[next_pc][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][18]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(in34[18]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[18]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[18]),
        .O(\execute_engine[next_pc][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][19]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][19] ),
        .I1(in34[19]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[19]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[19]),
        .O(\execute_engine[next_pc][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB3BF333C808C000)) 
    \execute_engine[next_pc][1]_i_1 
       (.I0(in34[1]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(in32[1]),
        .O(\execute_engine[next_pc][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_engine[next_pc][1]_i_3 
       (.I0(curr_pc[2]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_engine[next_pc][1]_i_4 
       (.I0(curr_pc[1]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][20]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][20] ),
        .I1(in34[20]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[20]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[20]),
        .O(\execute_engine[next_pc][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][21]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][21] ),
        .I1(in34[21]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[21]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[21]),
        .O(\execute_engine[next_pc][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][22]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][22] ),
        .I1(in34[22]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[22]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[22]),
        .O(\execute_engine[next_pc][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][23]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][23] ),
        .I1(in34[23]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[23]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[23]),
        .O(\execute_engine[next_pc][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][24]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(in34[24]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[24]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[24]),
        .O(\execute_engine[next_pc][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][25]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(in34[25]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[25]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[25]),
        .O(\execute_engine[next_pc][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][26]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][26] ),
        .I1(in34[26]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[26]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[26]),
        .O(\execute_engine[next_pc][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][27]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][27] ),
        .I1(in34[27]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[27]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[27]),
        .O(\execute_engine[next_pc][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][28]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][28] ),
        .I1(in34[28]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[28]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[28]),
        .O(\execute_engine[next_pc][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][29]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][29] ),
        .I1(in34[29]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[29]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[29]),
        .O(\execute_engine[next_pc][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][2]_i_1 
       (.I0(\execute_engine[next_pc][2]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[2]),
        .I4(in32[2]),
        .O(\execute_engine[next_pc][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][2]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][0] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][2] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[2]),
        .O(\execute_engine[next_pc][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][30]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][30] ),
        .I1(in34[30]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[30]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[30]),
        .O(\execute_engine[next_pc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0101D050)) 
    \execute_engine[next_pc][31]_i_1 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I4(\execute_engine_reg[state] [2]),
        .O(\execute_engine[next_pc] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][31]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][31] ),
        .I1(in34[31]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[31]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[31]),
        .O(\execute_engine[next_pc][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \execute_engine[next_pc][31]_i_4 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .O(\execute_engine[next_pc][31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \execute_engine[next_pc][31]_i_5 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .O(\execute_engine[next_pc][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][3]_i_1 
       (.I0(\execute_engine[next_pc][3]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[3]),
        .I4(in32[3]),
        .O(\execute_engine[next_pc][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][3]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][1] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][3] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[3]),
        .O(\execute_engine[next_pc][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][4]_i_1 
       (.I0(\execute_engine[next_pc][4]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[4]),
        .I4(in32[4]),
        .O(\execute_engine[next_pc][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][4]_i_2 
       (.I0(p_1_in15_in),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][4] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[4]),
        .O(\execute_engine[next_pc][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][5]_i_1 
       (.I0(\execute_engine[next_pc][5]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[5]),
        .I4(in32[5]),
        .O(\execute_engine[next_pc][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][5]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][3] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][5] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[5]),
        .O(\execute_engine[next_pc][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][6]_i_1 
       (.I0(\execute_engine[next_pc][6]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[6]),
        .I4(in32[6]),
        .O(\execute_engine[next_pc][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][6]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][4] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][6] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[6]),
        .O(\execute_engine[next_pc][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][7]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][7] ),
        .I1(in34[7]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[7]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[7]),
        .O(\execute_engine[next_pc][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][8]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][8] ),
        .I1(in34[8]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[8]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[8]),
        .O(\execute_engine[next_pc][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][9]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][9] ),
        .I1(in34[9]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[9]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[9]),
        .O(\execute_engine[next_pc][9]_i_1_n_0 ));
  FDCE \execute_engine_reg[ir][0] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_59 ),
        .Q(\execute_engine_reg[ir_n_0_][0] ));
  FDCE \execute_engine_reg[ir][10] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_49 ),
        .Q(\ctrl[rf_rd] [3]));
  FDCE \execute_engine_reg[ir][11] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_48 ),
        .Q(\ctrl[rf_rd] [4]));
  FDCE \execute_engine_reg[ir][12] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_47 ),
        .Q(Q[0]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][13]" *) 
  FDCE \execute_engine_reg[ir][13] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_46 ),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][13]" *) 
  FDCE \execute_engine_reg[ir][13]_rep 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_63 ),
        .Q(\execute_engine_reg[ir][13]_rep_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][13]" *) 
  FDCE \execute_engine_reg[ir][13]_rep__0 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_64 ),
        .Q(\execute_engine_reg[ir][13]_rep__0_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_45 ),
        .Q(Q[2]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_61 ),
        .Q(\execute_engine_reg[ir][14]_rep_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep__0 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_62 ),
        .Q(\execute_engine_reg[ir][14]_rep__0_0 ));
  FDCE \execute_engine_reg[ir][15] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_44 ),
        .Q(\ctrl[rf_rs1] [0]));
  FDCE \execute_engine_reg[ir][16] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_43 ),
        .Q(\ctrl[rf_rs1] [1]));
  FDCE \execute_engine_reg[ir][17] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_42 ),
        .Q(\ctrl[rf_rs1] [2]));
  FDCE \execute_engine_reg[ir][18] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_41 ),
        .Q(\ctrl[rf_rs1] [3]));
  FDCE \execute_engine_reg[ir][19] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_40 ),
        .Q(\ctrl[rf_rs1] [4]));
  FDCE \execute_engine_reg[ir][1] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_58 ),
        .Q(\execute_engine_reg[ir_n_0_][1] ));
  FDCE \execute_engine_reg[ir][20] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_39 ),
        .Q(Q[3]));
  FDCE \execute_engine_reg[ir][21] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_38 ),
        .Q(Q[4]));
  FDCE \execute_engine_reg[ir][22] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_37 ),
        .Q(Q[5]));
  FDCE \execute_engine_reg[ir][23] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_36 ),
        .Q(Q[6]));
  FDCE \execute_engine_reg[ir][24] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_35 ),
        .Q(Q[7]));
  FDCE \execute_engine_reg[ir][25] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_34 ),
        .Q(\execute_engine_reg[ir_n_0_][25] ));
  FDCE \execute_engine_reg[ir][26] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_33 ),
        .Q(\execute_engine_reg[ir_n_0_][26] ));
  FDCE \execute_engine_reg[ir][27] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_32 ),
        .Q(\execute_engine_reg[ir_n_0_][27] ));
  FDCE \execute_engine_reg[ir][28] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_31 ),
        .Q(\execute_engine_reg[ir_n_0_][28] ));
  FDCE \execute_engine_reg[ir][29] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_30 ),
        .Q(\execute_engine_reg[ir_n_0_][29] ));
  FDCE \execute_engine_reg[ir][2] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_57 ),
        .Q(\execute_engine_reg[ir_n_0_][2] ));
  FDCE \execute_engine_reg[ir][30] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_29 ),
        .Q(\ctrl[ir_funct12] ));
  FDCE \execute_engine_reg[ir][31] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_28 ),
        .Q(\execute_engine_reg[ir_n_0_][31] ));
  FDCE \execute_engine_reg[ir][3] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_56 ),
        .Q(\execute_engine_reg[ir_n_0_][3] ));
  FDCE \execute_engine_reg[ir][4] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_55 ),
        .Q(\execute_engine_reg[ir_n_0_][4] ));
  FDCE \execute_engine_reg[ir][5] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_54 ),
        .Q(\execute_engine_reg[ir_n_0_][5] ));
  FDCE \execute_engine_reg[ir][6] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_53 ),
        .Q(\execute_engine_reg[ir_n_0_][6] ));
  FDCE \execute_engine_reg[ir][7] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_52 ),
        .Q(\ctrl[rf_rd] [0]));
  FDCE \execute_engine_reg[ir][8] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_51 ),
        .Q(\ctrl[rf_rd] [1]));
  FDCE \execute_engine_reg[ir][9] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_50 ),
        .Q(\ctrl[rf_rd] [2]));
  FDCE \execute_engine_reg[is_ci] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__1),
        .Q(\execute_engine_reg[is_ci_n_0_] ));
  FDCE \execute_engine_reg[link_pc][10] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[10]),
        .Q(\execute_engine_reg[link_pc][31]_0 [9]));
  FDCE \execute_engine_reg[link_pc][11] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[11]),
        .Q(\execute_engine_reg[link_pc][31]_0 [10]));
  FDCE \execute_engine_reg[link_pc][12] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[12]),
        .Q(\execute_engine_reg[link_pc][31]_0 [11]));
  FDCE \execute_engine_reg[link_pc][13] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[13]),
        .Q(\execute_engine_reg[link_pc][31]_0 [12]));
  FDCE \execute_engine_reg[link_pc][14] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[14]),
        .Q(\execute_engine_reg[link_pc][31]_0 [13]));
  FDCE \execute_engine_reg[link_pc][15] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[15]),
        .Q(\execute_engine_reg[link_pc][31]_0 [14]));
  FDCE \execute_engine_reg[link_pc][16] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[16]),
        .Q(\execute_engine_reg[link_pc][31]_0 [15]));
  FDCE \execute_engine_reg[link_pc][17] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[17]),
        .Q(\execute_engine_reg[link_pc][31]_0 [16]));
  FDCE \execute_engine_reg[link_pc][18] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[18]),
        .Q(\execute_engine_reg[link_pc][31]_0 [17]));
  FDCE \execute_engine_reg[link_pc][19] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[19]),
        .Q(\execute_engine_reg[link_pc][31]_0 [18]));
  FDCE \execute_engine_reg[link_pc][1] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(\execute_engine_reg[link_pc][31]_0 [0]));
  FDCE \execute_engine_reg[link_pc][20] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[20]),
        .Q(\execute_engine_reg[link_pc][31]_0 [19]));
  FDCE \execute_engine_reg[link_pc][21] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[21]),
        .Q(\execute_engine_reg[link_pc][31]_0 [20]));
  FDCE \execute_engine_reg[link_pc][22] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[22]),
        .Q(\execute_engine_reg[link_pc][31]_0 [21]));
  FDCE \execute_engine_reg[link_pc][23] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[23]),
        .Q(\execute_engine_reg[link_pc][31]_0 [22]));
  FDCE \execute_engine_reg[link_pc][24] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[24]),
        .Q(\execute_engine_reg[link_pc][31]_0 [23]));
  FDCE \execute_engine_reg[link_pc][25] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[25]),
        .Q(\execute_engine_reg[link_pc][31]_0 [24]));
  FDCE \execute_engine_reg[link_pc][26] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[26]),
        .Q(\execute_engine_reg[link_pc][31]_0 [25]));
  FDCE \execute_engine_reg[link_pc][27] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[27]),
        .Q(\execute_engine_reg[link_pc][31]_0 [26]));
  FDCE \execute_engine_reg[link_pc][28] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[28]),
        .Q(\execute_engine_reg[link_pc][31]_0 [27]));
  FDCE \execute_engine_reg[link_pc][29] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[29]),
        .Q(\execute_engine_reg[link_pc][31]_0 [28]));
  FDCE \execute_engine_reg[link_pc][2] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[2]),
        .Q(\execute_engine_reg[link_pc][31]_0 [1]));
  FDCE \execute_engine_reg[link_pc][30] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[30]),
        .Q(\execute_engine_reg[link_pc][31]_0 [29]));
  FDCE \execute_engine_reg[link_pc][31] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[31]),
        .Q(\execute_engine_reg[link_pc][31]_0 [30]));
  FDCE \execute_engine_reg[link_pc][3] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[3]),
        .Q(\execute_engine_reg[link_pc][31]_0 [2]));
  FDCE \execute_engine_reg[link_pc][4] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[4]),
        .Q(\execute_engine_reg[link_pc][31]_0 [3]));
  FDCE \execute_engine_reg[link_pc][5] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[5]),
        .Q(\execute_engine_reg[link_pc][31]_0 [4]));
  FDCE \execute_engine_reg[link_pc][6] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[6]),
        .Q(\execute_engine_reg[link_pc][31]_0 [5]));
  FDCE \execute_engine_reg[link_pc][7] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[7]),
        .Q(\execute_engine_reg[link_pc][31]_0 [6]));
  FDCE \execute_engine_reg[link_pc][8] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[8]),
        .Q(\execute_engine_reg[link_pc][31]_0 [7]));
  FDCE \execute_engine_reg[link_pc][9] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[9]),
        .Q(\execute_engine_reg[link_pc][31]_0 [8]));
  FDCE \execute_engine_reg[next_pc][10] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][10]_i_1_n_0 ),
        .Q(p_0_in__0[10]));
  FDCE \execute_engine_reg[next_pc][11] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][11]_i_1_n_0 ),
        .Q(p_0_in__0[11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][11]_i_2 
       (.CI(\execute_engine_reg[next_pc][7]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][11]_i_2_n_0 ,\execute_engine_reg[next_pc][11]_i_2_n_1 ,\execute_engine_reg[next_pc][11]_i_2_n_2 ,\execute_engine_reg[next_pc][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[11:8]),
        .S(curr_pc[11:8]));
  FDCE \execute_engine_reg[next_pc][12] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][12]_i_1_n_0 ),
        .Q(p_0_in__0[12]));
  FDCE \execute_engine_reg[next_pc][13] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][13]_i_1_n_0 ),
        .Q(p_0_in__0[13]));
  FDCE \execute_engine_reg[next_pc][14] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][14]_i_1_n_0 ),
        .Q(p_0_in__0[14]));
  FDCE \execute_engine_reg[next_pc][15] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][15]_i_1_n_0 ),
        .Q(p_0_in__0[15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][15]_i_2 
       (.CI(\execute_engine_reg[next_pc][11]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][15]_i_2_n_0 ,\execute_engine_reg[next_pc][15]_i_2_n_1 ,\execute_engine_reg[next_pc][15]_i_2_n_2 ,\execute_engine_reg[next_pc][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[15:12]),
        .S(curr_pc[15:12]));
  FDCE \execute_engine_reg[next_pc][16] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][16]_i_1_n_0 ),
        .Q(p_0_in__0[16]));
  FDCE \execute_engine_reg[next_pc][17] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][17]_i_1_n_0 ),
        .Q(p_0_in__0[17]));
  FDCE \execute_engine_reg[next_pc][18] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][18]_i_1_n_0 ),
        .Q(p_0_in__0[18]));
  FDCE \execute_engine_reg[next_pc][19] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][19]_i_1_n_0 ),
        .Q(p_0_in__0[19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][19]_i_2 
       (.CI(\execute_engine_reg[next_pc][15]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][19]_i_2_n_0 ,\execute_engine_reg[next_pc][19]_i_2_n_1 ,\execute_engine_reg[next_pc][19]_i_2_n_2 ,\execute_engine_reg[next_pc][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[19:16]),
        .S(curr_pc[19:16]));
  FDCE \execute_engine_reg[next_pc][1] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][1]_i_1_n_0 ),
        .Q(p_0_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][1]_i_2 
       (.CI(1'b0),
        .CO({\execute_engine_reg[next_pc][1]_i_2_n_0 ,\execute_engine_reg[next_pc][1]_i_2_n_1 ,\execute_engine_reg[next_pc][1]_i_2_n_2 ,\execute_engine_reg[next_pc][1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,curr_pc[2:1],1'b0}),
        .O({in34[3:1],\NLW_execute_engine_reg[next_pc][1]_i_2_O_UNCONNECTED [0]}),
        .S({curr_pc[3],\execute_engine[next_pc][1]_i_3_n_0 ,\execute_engine[next_pc][1]_i_4_n_0 ,1'b0}));
  FDCE \execute_engine_reg[next_pc][20] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][20]_i_1_n_0 ),
        .Q(p_0_in__0[20]));
  FDCE \execute_engine_reg[next_pc][21] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][21]_i_1_n_0 ),
        .Q(p_0_in__0[21]));
  FDCE \execute_engine_reg[next_pc][22] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][22]_i_1_n_0 ),
        .Q(p_0_in__0[22]));
  FDCE \execute_engine_reg[next_pc][23] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][23]_i_1_n_0 ),
        .Q(p_0_in__0[23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][23]_i_2 
       (.CI(\execute_engine_reg[next_pc][19]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][23]_i_2_n_0 ,\execute_engine_reg[next_pc][23]_i_2_n_1 ,\execute_engine_reg[next_pc][23]_i_2_n_2 ,\execute_engine_reg[next_pc][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[23:20]),
        .S(curr_pc[23:20]));
  FDCE \execute_engine_reg[next_pc][24] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][24]_i_1_n_0 ),
        .Q(p_0_in__0[24]));
  FDCE \execute_engine_reg[next_pc][25] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][25]_i_1_n_0 ),
        .Q(p_0_in__0[25]));
  FDCE \execute_engine_reg[next_pc][26] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][26]_i_1_n_0 ),
        .Q(p_0_in__0[26]));
  FDCE \execute_engine_reg[next_pc][27] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][27]_i_1_n_0 ),
        .Q(p_0_in__0[27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][27]_i_2 
       (.CI(\execute_engine_reg[next_pc][23]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][27]_i_2_n_0 ,\execute_engine_reg[next_pc][27]_i_2_n_1 ,\execute_engine_reg[next_pc][27]_i_2_n_2 ,\execute_engine_reg[next_pc][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[27:24]),
        .S(curr_pc[27:24]));
  FDCE \execute_engine_reg[next_pc][28] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][28]_i_1_n_0 ),
        .Q(p_0_in__0[28]));
  FDCE \execute_engine_reg[next_pc][29] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][29]_i_1_n_0 ),
        .Q(p_0_in__0[29]));
  FDCE \execute_engine_reg[next_pc][2] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][2]_i_1_n_0 ),
        .Q(p_0_in__0[2]));
  FDCE \execute_engine_reg[next_pc][30] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][30]_i_1_n_0 ),
        .Q(p_0_in__0[30]));
  FDCE \execute_engine_reg[next_pc][31] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][31]_i_2_n_0 ),
        .Q(p_0_in__0[31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][31]_i_3 
       (.CI(\execute_engine_reg[next_pc][27]_i_2_n_0 ),
        .CO({\NLW_execute_engine_reg[next_pc][31]_i_3_CO_UNCONNECTED [3],\execute_engine_reg[next_pc][31]_i_3_n_1 ,\execute_engine_reg[next_pc][31]_i_3_n_2 ,\execute_engine_reg[next_pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[31:28]),
        .S(curr_pc[31:28]));
  FDCE \execute_engine_reg[next_pc][3] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][3]_i_1_n_0 ),
        .Q(p_0_in__0[3]));
  FDCE \execute_engine_reg[next_pc][4] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][4]_i_1_n_0 ),
        .Q(p_0_in__0[4]));
  FDCE \execute_engine_reg[next_pc][5] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][5]_i_1_n_0 ),
        .Q(p_0_in__0[5]));
  FDCE \execute_engine_reg[next_pc][6] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][6]_i_1_n_0 ),
        .Q(p_0_in__0[6]));
  FDCE \execute_engine_reg[next_pc][7] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][7]_i_1_n_0 ),
        .Q(p_0_in__0[7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][7]_i_2 
       (.CI(\execute_engine_reg[next_pc][1]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][7]_i_2_n_0 ,\execute_engine_reg[next_pc][7]_i_2_n_1 ,\execute_engine_reg[next_pc][7]_i_2_n_2 ,\execute_engine_reg[next_pc][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[7:4]),
        .S(curr_pc[7:4]));
  FDCE \execute_engine_reg[next_pc][8] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][8]_i_1_n_0 ),
        .Q(p_0_in__0[8]));
  FDCE \execute_engine_reg[next_pc][9] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][9]_i_1_n_0 ),
        .Q(p_0_in__0[9]));
  FDCE \execute_engine_reg[pc][10] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[10]),
        .Q(curr_pc[10]));
  FDCE \execute_engine_reg[pc][11] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[11]),
        .Q(curr_pc[11]));
  FDCE \execute_engine_reg[pc][12] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[12]),
        .Q(curr_pc[12]));
  FDCE \execute_engine_reg[pc][13] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[13]),
        .Q(curr_pc[13]));
  FDCE \execute_engine_reg[pc][14] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[14]),
        .Q(curr_pc[14]));
  FDCE \execute_engine_reg[pc][15] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[15]),
        .Q(curr_pc[15]));
  FDCE \execute_engine_reg[pc][16] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[16]),
        .Q(curr_pc[16]));
  FDCE \execute_engine_reg[pc][17] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[17]),
        .Q(curr_pc[17]));
  FDCE \execute_engine_reg[pc][18] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[18]),
        .Q(curr_pc[18]));
  FDCE \execute_engine_reg[pc][19] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[19]),
        .Q(curr_pc[19]));
  FDCE \execute_engine_reg[pc][1] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(curr_pc[1]));
  FDCE \execute_engine_reg[pc][20] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[20]),
        .Q(curr_pc[20]));
  FDCE \execute_engine_reg[pc][21] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[21]),
        .Q(curr_pc[21]));
  FDCE \execute_engine_reg[pc][22] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[22]),
        .Q(curr_pc[22]));
  FDCE \execute_engine_reg[pc][23] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[23]),
        .Q(curr_pc[23]));
  FDCE \execute_engine_reg[pc][24] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[24]),
        .Q(curr_pc[24]));
  FDCE \execute_engine_reg[pc][25] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[25]),
        .Q(curr_pc[25]));
  FDCE \execute_engine_reg[pc][26] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[26]),
        .Q(curr_pc[26]));
  FDCE \execute_engine_reg[pc][27] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[27]),
        .Q(curr_pc[27]));
  FDCE \execute_engine_reg[pc][28] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[28]),
        .Q(curr_pc[28]));
  FDCE \execute_engine_reg[pc][29] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[29]),
        .Q(curr_pc[29]));
  FDCE \execute_engine_reg[pc][2] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[2]),
        .Q(curr_pc[2]));
  FDCE \execute_engine_reg[pc][30] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[30]),
        .Q(curr_pc[30]));
  FDCE \execute_engine_reg[pc][31] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[31]),
        .Q(curr_pc[31]));
  FDCE \execute_engine_reg[pc][3] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[3]),
        .Q(curr_pc[3]));
  FDCE \execute_engine_reg[pc][4] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[4]),
        .Q(curr_pc[4]));
  FDCE \execute_engine_reg[pc][5] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[5]),
        .Q(curr_pc[5]));
  FDCE \execute_engine_reg[pc][6] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[6]),
        .Q(curr_pc[6]));
  FDCE \execute_engine_reg[pc][7] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[7]),
        .Q(curr_pc[7]));
  FDCE \execute_engine_reg[pc][8] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[8]),
        .Q(curr_pc[8]));
  FDCE \execute_engine_reg[pc][9] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[9]),
        .Q(curr_pc[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][10]_i_1 
       (.I0(plusOp[10]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[10]),
        .O(\fetch_engine[pc][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][11]_i_1 
       (.I0(plusOp[11]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[11]),
        .O(\fetch_engine[pc][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][12]_i_1 
       (.I0(plusOp[12]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[12]),
        .O(\fetch_engine[pc][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][13]_i_1 
       (.I0(plusOp[13]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[13]),
        .O(\fetch_engine[pc][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][14]_i_1 
       (.I0(plusOp[14]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[14]),
        .O(\fetch_engine[pc][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][15]_i_1 
       (.I0(plusOp[15]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[15]),
        .O(\fetch_engine[pc][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][16]_i_1 
       (.I0(plusOp[16]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[16]),
        .O(\fetch_engine[pc][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][17]_i_1 
       (.I0(plusOp[17]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[17]),
        .O(\fetch_engine[pc][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][18]_i_1 
       (.I0(plusOp[18]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[18]),
        .O(\fetch_engine[pc][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][19]_i_1 
       (.I0(plusOp[19]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[19]),
        .O(\fetch_engine[pc][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \fetch_engine[pc][1]_i_1 
       (.I0(p_0_in),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[pc][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][20]_i_1 
       (.I0(plusOp[20]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[20]),
        .O(\fetch_engine[pc][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][21]_i_1 
       (.I0(plusOp[21]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[21]),
        .O(\fetch_engine[pc][21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][22]_i_1 
       (.I0(plusOp[22]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[22]),
        .O(\fetch_engine[pc][22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][23]_i_1 
       (.I0(plusOp[23]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[23]),
        .O(\fetch_engine[pc][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][24]_i_1 
       (.I0(plusOp[24]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[24]),
        .O(\fetch_engine[pc][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][25]_i_1 
       (.I0(plusOp[25]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[25]),
        .O(\fetch_engine[pc][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][26]_i_1 
       (.I0(plusOp[26]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[26]),
        .O(\fetch_engine[pc][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][27]_i_1 
       (.I0(plusOp[27]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[27]),
        .O(\fetch_engine[pc][27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][28]_i_1 
       (.I0(plusOp[28]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[28]),
        .O(\fetch_engine[pc][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][29]_i_1 
       (.I0(plusOp[29]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[29]),
        .O(\fetch_engine[pc][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][2]_i_1 
       (.I0(plusOp[2]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[2]),
        .O(\fetch_engine[pc][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][30]_i_1 
       (.I0(plusOp[30]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[30]),
        .O(\fetch_engine[pc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF0031FF)) 
    \fetch_engine[pc][31]_i_1 
       (.I0(arbiter_req_reg),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\main_rsp[err] ),
        .I3(\fetch_engine_reg[state] [1]),
        .I4(\fetch_engine_reg[state] [0]),
        .O(\fetch_engine[pc] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][31]_i_2 
       (.I0(plusOp[31]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[31]),
        .O(\fetch_engine[pc][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][3]_i_1 
       (.I0(plusOp[3]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[3]),
        .O(\fetch_engine[pc][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][4]_i_1 
       (.I0(plusOp[4]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[4]),
        .O(\fetch_engine[pc][4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fetch_engine[pc][4]_i_3 
       (.I0(\fetch_engine_reg[pc][31]_0 [0]),
        .O(\fetch_engine[pc][4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][5]_i_1 
       (.I0(plusOp[5]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[5]),
        .O(\fetch_engine[pc][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][6]_i_1 
       (.I0(plusOp[6]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[6]),
        .O(\fetch_engine[pc][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][7]_i_1 
       (.I0(plusOp[7]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[7]),
        .O(\fetch_engine[pc][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][8]_i_1 
       (.I0(plusOp[8]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[8]),
        .O(\fetch_engine[pc][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][9]_i_1 
       (.I0(plusOp[9]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[9]),
        .O(\fetch_engine[pc][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \fetch_engine[restart]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[restart] ));
  FDCE \fetch_engine_reg[pc][10] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][10]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [8]));
  FDCE \fetch_engine_reg[pc][11] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][11]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [9]));
  FDCE \fetch_engine_reg[pc][12] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][12]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][12]_i_2 
       (.CI(\fetch_engine_reg[pc][8]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][12]_i_2_n_0 ,\fetch_engine_reg[pc][12]_i_2_n_1 ,\fetch_engine_reg[pc][12]_i_2_n_2 ,\fetch_engine_reg[pc][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(\fetch_engine_reg[pc][31]_0 [10:7]));
  FDCE \fetch_engine_reg[pc][13] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][13]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [11]));
  FDCE \fetch_engine_reg[pc][14] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][14]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [12]));
  FDCE \fetch_engine_reg[pc][15] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][15]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [13]));
  FDCE \fetch_engine_reg[pc][16] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][16]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][16]_i_2 
       (.CI(\fetch_engine_reg[pc][12]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][16]_i_2_n_0 ,\fetch_engine_reg[pc][16]_i_2_n_1 ,\fetch_engine_reg[pc][16]_i_2_n_2 ,\fetch_engine_reg[pc][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(\fetch_engine_reg[pc][31]_0 [14:11]));
  FDCE \fetch_engine_reg[pc][17] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][17]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [15]));
  FDCE \fetch_engine_reg[pc][18] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][18]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [16]));
  FDCE \fetch_engine_reg[pc][19] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][19]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [17]));
  FDCE \fetch_engine_reg[pc][1] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][1]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc_n_0_][1] ));
  FDCE \fetch_engine_reg[pc][20] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][20]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][20]_i_2 
       (.CI(\fetch_engine_reg[pc][16]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][20]_i_2_n_0 ,\fetch_engine_reg[pc][20]_i_2_n_1 ,\fetch_engine_reg[pc][20]_i_2_n_2 ,\fetch_engine_reg[pc][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(\fetch_engine_reg[pc][31]_0 [18:15]));
  FDCE \fetch_engine_reg[pc][21] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][21]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [19]));
  FDCE \fetch_engine_reg[pc][22] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][22]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [20]));
  FDCE \fetch_engine_reg[pc][23] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][23]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [21]));
  FDCE \fetch_engine_reg[pc][24] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][24]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][24]_i_2 
       (.CI(\fetch_engine_reg[pc][20]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][24]_i_2_n_0 ,\fetch_engine_reg[pc][24]_i_2_n_1 ,\fetch_engine_reg[pc][24]_i_2_n_2 ,\fetch_engine_reg[pc][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(\fetch_engine_reg[pc][31]_0 [22:19]));
  FDCE \fetch_engine_reg[pc][25] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][25]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [23]));
  FDCE \fetch_engine_reg[pc][26] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][26]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [24]));
  FDCE \fetch_engine_reg[pc][27] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][27]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [25]));
  FDCE \fetch_engine_reg[pc][28] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][28]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [26]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][28]_i_2 
       (.CI(\fetch_engine_reg[pc][24]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][28]_i_2_n_0 ,\fetch_engine_reg[pc][28]_i_2_n_1 ,\fetch_engine_reg[pc][28]_i_2_n_2 ,\fetch_engine_reg[pc][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(\fetch_engine_reg[pc][31]_0 [26:23]));
  FDCE \fetch_engine_reg[pc][29] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][29]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [27]));
  FDCE \fetch_engine_reg[pc][2] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][2]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [0]));
  FDCE \fetch_engine_reg[pc][30] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][30]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [28]));
  FDCE \fetch_engine_reg[pc][31] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][31]_i_2_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][31]_i_3 
       (.CI(\fetch_engine_reg[pc][28]_i_2_n_0 ),
        .CO({\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED [3:2],\fetch_engine_reg[pc][31]_i_3_n_2 ,\fetch_engine_reg[pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\fetch_engine_reg[pc][31]_0 [29:27]}));
  FDCE \fetch_engine_reg[pc][3] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][3]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [1]));
  FDCE \fetch_engine_reg[pc][4] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][4]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][4]_i_2 
       (.CI(1'b0),
        .CO({\fetch_engine_reg[pc][4]_i_2_n_0 ,\fetch_engine_reg[pc][4]_i_2_n_1 ,\fetch_engine_reg[pc][4]_i_2_n_2 ,\fetch_engine_reg[pc][4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\fetch_engine_reg[pc][31]_0 [0],1'b0}),
        .O({plusOp[4:2],\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED [0]}),
        .S({\fetch_engine_reg[pc][31]_0 [2:1],\fetch_engine[pc][4]_i_3_n_0 ,\fetch_engine_reg[pc_n_0_][1] }));
  FDCE \fetch_engine_reg[pc][5] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][5]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [3]));
  FDCE \fetch_engine_reg[pc][6] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][6]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [4]));
  FDCE \fetch_engine_reg[pc][7] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][7]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [5]));
  FDCE \fetch_engine_reg[pc][8] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][8]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][8]_i_2 
       (.CI(\fetch_engine_reg[pc][4]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][8]_i_2_n_0 ,\fetch_engine_reg[pc][8]_i_2_n_1 ,\fetch_engine_reg[pc][8]_i_2_n_2 ,\fetch_engine_reg[pc][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(\fetch_engine_reg[pc][31]_0 [6:3]));
  FDCE \fetch_engine_reg[pc][9] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][9]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [7]));
  FDPE \fetch_engine_reg[restart] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_engine[restart] ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[restart]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    i__carry__7_i_2
       (.I0(Q[2]),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .O(\execute_engine_reg[ir][14]_0 ));
  LUT5 #(
    .INIT(32'h56000000)) 
    i__carry_i_1__0
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(Q[2]),
        .I3(cp_valid_1),
        .I4(\multiplier_core_serial.mul_reg[prod][30] [0]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    i__carry_i_6
       (.I0(cp_valid_1),
        .I1(Q[2]),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .O(\FSM_onehot_ctrl_reg[state][1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    \imm_o[0]_i_1 
       (.I0(\imm_o[0]_i_2_n_0 ),
        .I1(\ctrl[rf_rd] [0]),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(Q[3]),
        .I5(\imm_o[0]_i_3_n_0 ),
        .O(\imm_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \imm_o[0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .O(\imm_o[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hAA28A2A8)) 
    \imm_o[0]_i_3 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[10]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \imm_o[11]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\imm_o[11]_i_2_n_0 ),
        .I5(\imm_o[11]_i_3_n_0 ),
        .O(\imm_o[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h53030000)) 
    \imm_o[11]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAA8AAAAA)) 
    \imm_o[11]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[rf_rd] [0]),
        .O(\imm_o[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[12]_i_1 
       (.I0(Q[0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[13]_i_1 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h000A8000)) 
    \imm_o[19]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\imm_o[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[1]_i_1 
       (.I0(Q[4]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[20]_i_1 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[21]_i_1 
       (.I0(Q[4]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[22]_i_1 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[23]_i_1 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[24]_i_1 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[2]_i_1 
       (.I0(Q[5]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[3]_i_1 
       (.I0(Q[6]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[4]_i_1 
       (.I0(Q[7]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFAFF3)) 
    \imm_o[4]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .O(\imm_o[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[7]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[8]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[9]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[9]_i_1_n_0 ));
  FDCE \imm_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[0]_i_1_n_0 ),
        .Q(imm[0]));
  FDCE \imm_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[10]_i_1_n_0 ),
        .Q(imm[10]));
  FDCE \imm_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[11]_i_1_n_0 ),
        .Q(imm[11]));
  FDCE \imm_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[12]_i_1_n_0 ),
        .Q(imm[12]));
  FDCE \imm_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[13]_i_1_n_0 ),
        .Q(imm[13]));
  FDCE \imm_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[14]_i_1_n_0 ),
        .Q(imm[14]));
  FDCE \imm_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[15]_i_1_n_0 ),
        .Q(imm[15]));
  FDCE \imm_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[16]_i_1_n_0 ),
        .Q(imm[16]));
  FDCE \imm_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[17]_i_1_n_0 ),
        .Q(imm[17]));
  FDCE \imm_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[18]_i_1_n_0 ),
        .Q(imm[18]));
  FDCE \imm_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[19]_i_1_n_0 ),
        .Q(imm[19]));
  FDCE \imm_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[1]_i_1_n_0 ),
        .Q(imm[1]));
  FDCE \imm_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[20]_i_1_n_0 ),
        .Q(imm[20]));
  FDCE \imm_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[21]_i_1_n_0 ),
        .Q(imm[21]));
  FDCE \imm_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[22]_i_1_n_0 ),
        .Q(imm[22]));
  FDCE \imm_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[23]_i_1_n_0 ),
        .Q(imm[23]));
  FDCE \imm_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[24]_i_1_n_0 ),
        .Q(imm[24]));
  FDCE \imm_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[25]_i_1_n_0 ),
        .Q(imm[25]));
  FDCE \imm_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[26]_i_1_n_0 ),
        .Q(imm[26]));
  FDCE \imm_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[27]_i_1_n_0 ),
        .Q(imm[27]));
  FDCE \imm_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[28]_i_1_n_0 ),
        .Q(imm[28]));
  FDCE \imm_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[29]_i_1_n_0 ),
        .Q(imm[29]));
  FDCE \imm_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[2]_i_1_n_0 ),
        .Q(imm[2]));
  FDCE \imm_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[30]_i_1_n_0 ),
        .Q(imm[30]));
  FDCE \imm_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][31] ),
        .Q(imm[31]));
  FDCE \imm_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[3]_i_1_n_0 ),
        .Q(imm[3]));
  FDCE \imm_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[4]_i_1_n_0 ),
        .Q(imm[4]));
  FDCE \imm_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[5]_i_1_n_0 ),
        .Q(imm[5]));
  FDCE \imm_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[6]_i_1_n_0 ),
        .Q(imm[6]));
  FDCE \imm_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[7]_i_1_n_0 ),
        .Q(imm[7]));
  FDCE \imm_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[8]_i_1_n_0 ),
        .Q(imm[8]));
  FDCE \imm_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[9]_i_1_n_0 ),
        .Q(imm[9]));
  FDCE \issue_engine_enabled.issue_engine_reg[align] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_27 ),
        .Q(\issue_engine_enabled.issue_engine_reg[align]__0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \keeper[halt]_i_13 
       (.I0(\fetch_engine_reg[pc][31]_0 [17]),
        .I1(\m_axi_araddr[31] [19]),
        .I2(\fetch_engine_reg[pc][31]_0 [20]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [22]),
        .O(\fetch_engine_reg[pc][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \keeper[halt]_i_18 
       (.I0(\fetch_engine_reg[pc][31]_0 [19]),
        .I1(\m_axi_araddr[31] [21]),
        .I2(\fetch_engine_reg[pc][31]_0 [18]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [20]),
        .O(\keeper[halt]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_19 
       (.I0(\fetch_engine_reg[pc][31]_0 [20]),
        .I1(\m_axi_araddr[31] [22]),
        .I2(\fetch_engine_reg[pc][31]_0 [21]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [23]),
        .O(\keeper[halt]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_20 
       (.I0(\fetch_engine_reg[pc][31]_0 [17]),
        .I1(\m_axi_araddr[31] [19]),
        .I2(\fetch_engine_reg[pc][31]_0 [22]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [24]),
        .O(\keeper[halt]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \keeper[halt]_i_6 
       (.I0(\keeper[halt]_i_18_n_0 ),
        .I1(\keeper[halt]_i_19_n_0 ),
        .I2(\keeper[halt]_i_20_n_0 ),
        .I3(\keeper_reg[halt] ),
        .I4(m_axi_araddr[1]),
        .I5(m_axi_araddr[0]),
        .O(\fetch_engine_reg[pc][21]_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_8 
       (.I0(\fetch_engine_reg[pc][31]_0 [25]),
        .I1(\m_axi_araddr[31] [27]),
        .I2(\fetch_engine_reg[pc][31]_0 [23]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [25]),
        .O(\fetch_engine_reg[pc][27]_0 ));
  LUT5 #(
    .INIT(32'hFFF533F5)) 
    \keeper[halt]_i_9 
       (.I0(\fetch_engine_reg[pc][31]_0 [29]),
        .I1(\m_axi_araddr[31] [31]),
        .I2(\fetch_engine_reg[pc][31]_0 [13]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [15]),
        .O(\fetch_engine_reg[pc][31]_1 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[13]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [11]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [13]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[14]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [12]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [14]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[15]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [13]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [15]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[20]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [18]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [20]),
        .O(\fetch_engine_reg[pc][31]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[21]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [19]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [21]),
        .O(\fetch_engine_reg[pc][31]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[31]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [29]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [31]),
        .O(\fetch_engine_reg[pc][31]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[31]_INST_0_i_3 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .O(\FSM_sequential_fetch_engine_reg[state][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_10 
       (.I0(imm[11]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[11]),
        .O(\mar[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_11 
       (.I0(imm[10]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[10]),
        .O(\mar[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_12 
       (.I0(imm[9]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[9]),
        .O(\mar[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_13 
       (.I0(imm[8]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[8]),
        .O(\mar[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_2 
       (.I0(curr_pc[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[11]),
        .O(\neorv32_cpu_alu_inst/opa [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_3 
       (.I0(curr_pc[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[10]),
        .O(\neorv32_cpu_alu_inst/opa [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_4 
       (.I0(curr_pc[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[9]),
        .O(\neorv32_cpu_alu_inst/opa [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_5 
       (.I0(curr_pc[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[8]),
        .O(\neorv32_cpu_alu_inst/opa [8]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_6 
       (.I0(DOADO[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[11]),
        .I3(\mar[11]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_7 
       (.I0(DOADO[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[10]),
        .I3(\mar[11]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_8 
       (.I0(DOADO[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[9]),
        .I3(\mar[11]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_9 
       (.I0(DOADO[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[8]),
        .I3(\mar[11]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_10 
       (.I0(imm[15]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[15]),
        .O(\mar[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_11 
       (.I0(imm[14]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[14]),
        .O(\mar[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_12 
       (.I0(imm[13]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[13]),
        .O(\mar[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_13 
       (.I0(imm[12]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[12]),
        .O(\mar[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_2 
       (.I0(curr_pc[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[15]),
        .O(\neorv32_cpu_alu_inst/opa [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_3 
       (.I0(curr_pc[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[14]),
        .O(\neorv32_cpu_alu_inst/opa [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_4 
       (.I0(curr_pc[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[13]),
        .O(\neorv32_cpu_alu_inst/opa [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_5 
       (.I0(curr_pc[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[12]),
        .O(\neorv32_cpu_alu_inst/opa [12]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_6 
       (.I0(DOADO[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[15]),
        .I3(\mar[15]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_7 
       (.I0(DOADO[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[14]),
        .I3(\mar[15]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_8 
       (.I0(DOADO[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[13]),
        .I3(\mar[15]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_9 
       (.I0(DOADO[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[12]),
        .I3(\mar[15]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_10 
       (.I0(imm[19]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[19]),
        .O(\mar[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_11 
       (.I0(imm[18]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[18]),
        .O(\mar[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_12 
       (.I0(imm[17]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[17]),
        .O(\mar[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_13 
       (.I0(imm[16]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[16]),
        .O(\mar[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_2 
       (.I0(curr_pc[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[19]),
        .O(\neorv32_cpu_alu_inst/opa [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_3 
       (.I0(curr_pc[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[18]),
        .O(\neorv32_cpu_alu_inst/opa [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_4 
       (.I0(curr_pc[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[17]),
        .O(\neorv32_cpu_alu_inst/opa [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_5 
       (.I0(curr_pc[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[16]),
        .O(\neorv32_cpu_alu_inst/opa [16]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_6 
       (.I0(DOADO[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[19]),
        .I3(\mar[19]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_7 
       (.I0(DOADO[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[18]),
        .I3(\mar[19]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_8 
       (.I0(DOADO[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[17]),
        .I3(\mar[19]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_9 
       (.I0(DOADO[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[16]),
        .I3(\mar[19]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_10 
       (.I0(imm[23]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[23]),
        .O(\mar[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_11 
       (.I0(imm[22]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[22]),
        .O(\mar[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_12 
       (.I0(imm[21]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[21]),
        .O(\mar[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_13 
       (.I0(imm[20]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[20]),
        .O(\mar[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_2 
       (.I0(curr_pc[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[23]),
        .O(\neorv32_cpu_alu_inst/opa [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_3 
       (.I0(curr_pc[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[22]),
        .O(\neorv32_cpu_alu_inst/opa [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_4 
       (.I0(curr_pc[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[21]),
        .O(\neorv32_cpu_alu_inst/opa [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_5 
       (.I0(curr_pc[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[20]),
        .O(\neorv32_cpu_alu_inst/opa [20]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_6 
       (.I0(DOADO[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[23]),
        .I3(\mar[23]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_7 
       (.I0(DOADO[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[22]),
        .I3(\mar[23]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_8 
       (.I0(DOADO[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[21]),
        .I3(\mar[23]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_9 
       (.I0(DOADO[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[20]),
        .I3(\mar[23]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_10 
       (.I0(imm[27]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[27]),
        .O(\mar[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_11 
       (.I0(imm[26]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[26]),
        .O(\mar[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_12 
       (.I0(imm[25]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[25]),
        .O(\mar[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_13 
       (.I0(imm[24]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[24]),
        .O(\mar[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_2 
       (.I0(curr_pc[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[27]),
        .O(\neorv32_cpu_alu_inst/opa [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_3 
       (.I0(curr_pc[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[26]),
        .O(\neorv32_cpu_alu_inst/opa [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_4 
       (.I0(curr_pc[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[25]),
        .O(\neorv32_cpu_alu_inst/opa [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_5 
       (.I0(curr_pc[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[24]),
        .O(\neorv32_cpu_alu_inst/opa [24]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_6 
       (.I0(DOADO[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[27]),
        .I3(\mar[27]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_7 
       (.I0(DOADO[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[26]),
        .I3(\mar[27]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_8 
       (.I0(DOADO[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[25]),
        .I3(\mar[27]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_9 
       (.I0(DOADO[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[24]),
        .I3(\mar[27]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_10 
       (.I0(imm[31]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[31]),
        .O(\mar[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_11 
       (.I0(imm[30]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[30]),
        .O(\mar[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_12 
       (.I0(imm[29]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[29]),
        .O(\mar[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_13 
       (.I0(imm[28]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[28]),
        .O(\mar[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_2 
       (.I0(curr_pc[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[31]),
        .O(\neorv32_cpu_alu_inst/opa [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_3 
       (.I0(curr_pc[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[30]),
        .O(\neorv32_cpu_alu_inst/opa [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_4 
       (.I0(curr_pc[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[29]),
        .O(\neorv32_cpu_alu_inst/opa [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_5 
       (.I0(curr_pc[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[28]),
        .O(\neorv32_cpu_alu_inst/opa [28]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_6 
       (.I0(DOADO[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[31]),
        .I3(\mar[31]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_7 
       (.I0(DOADO[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[30]),
        .I3(\mar[31]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_8 
       (.I0(DOADO[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[29]),
        .I3(\mar[31]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_9 
       (.I0(DOADO[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[28]),
        .I3(\mar[31]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_10 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .O(\mar[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_2 
       (.I0(curr_pc[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[3]),
        .O(\neorv32_cpu_alu_inst/opa [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_3 
       (.I0(curr_pc[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[2]),
        .O(\neorv32_cpu_alu_inst/opa [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_4 
       (.I0(curr_pc[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[1]),
        .O(\neorv32_cpu_alu_inst/opa [1]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_6 
       (.I0(DOADO[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[3]),
        .I3(\imm_o_reg[3]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_7 
       (.I0(DOADO[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[2]),
        .I3(\imm_o_reg[2]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_8 
       (.I0(DOADO[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[1]),
        .I3(\mar[3]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4B444BBBB4BBB444)) 
    \mar[3]_i_9 
       (.I0(\ctrl[alu_opa_mux] ),
        .I1(DOADO[0]),
        .I2(imm[0]),
        .I3(\ctrl[alu_opb_mux] ),
        .I4(DOBDO[0]),
        .I5(\ctrl[alu_sub] ),
        .O(\mar[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_10 
       (.I0(imm[7]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[7]),
        .O(\mar[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_11 
       (.I0(imm[6]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[6]),
        .O(\mar[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_12 
       (.I0(imm[5]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[5]),
        .O(\mar[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_2 
       (.I0(curr_pc[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[7]),
        .O(\neorv32_cpu_alu_inst/opa [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_3 
       (.I0(curr_pc[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[6]),
        .O(\neorv32_cpu_alu_inst/opa [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_4 
       (.I0(curr_pc[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[5]),
        .O(\neorv32_cpu_alu_inst/opa [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_5 
       (.I0(curr_pc[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[4]),
        .O(\neorv32_cpu_alu_inst/opa [4]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_6 
       (.I0(DOADO[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[7]),
        .I3(\mar[7]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_7 
       (.I0(DOADO[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[6]),
        .I3(\mar[7]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_8 
       (.I0(DOADO[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[5]),
        .I3(\mar[7]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_9 
       (.I0(DOADO[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[4]),
        .I3(\imm_o_reg[4]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[11]_i_1 
       (.CI(\mar_reg[7]_i_1_n_0 ),
        .CO({\mar_reg[11]_i_1_n_0 ,\mar_reg[11]_i_1_n_1 ,\mar_reg[11]_i_1_n_2 ,\mar_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [11:8]),
        .O(alu_add[11:8]),
        .S({\mar[11]_i_6_n_0 ,\mar[11]_i_7_n_0 ,\mar[11]_i_8_n_0 ,\mar[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[15]_i_1 
       (.CI(\mar_reg[11]_i_1_n_0 ),
        .CO({\mar_reg[15]_i_1_n_0 ,\mar_reg[15]_i_1_n_1 ,\mar_reg[15]_i_1_n_2 ,\mar_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [15:12]),
        .O(alu_add[15:12]),
        .S({\mar[15]_i_6_n_0 ,\mar[15]_i_7_n_0 ,\mar[15]_i_8_n_0 ,\mar[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[19]_i_1 
       (.CI(\mar_reg[15]_i_1_n_0 ),
        .CO({\mar_reg[19]_i_1_n_0 ,\mar_reg[19]_i_1_n_1 ,\mar_reg[19]_i_1_n_2 ,\mar_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [19:16]),
        .O(alu_add[19:16]),
        .S({\mar[19]_i_6_n_0 ,\mar[19]_i_7_n_0 ,\mar[19]_i_8_n_0 ,\mar[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[23]_i_1 
       (.CI(\mar_reg[19]_i_1_n_0 ),
        .CO({\mar_reg[23]_i_1_n_0 ,\mar_reg[23]_i_1_n_1 ,\mar_reg[23]_i_1_n_2 ,\mar_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [23:20]),
        .O(alu_add[23:20]),
        .S({\mar[23]_i_6_n_0 ,\mar[23]_i_7_n_0 ,\mar[23]_i_8_n_0 ,\mar[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[27]_i_1 
       (.CI(\mar_reg[23]_i_1_n_0 ),
        .CO({\mar_reg[27]_i_1_n_0 ,\mar_reg[27]_i_1_n_1 ,\mar_reg[27]_i_1_n_2 ,\mar_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [27:24]),
        .O(alu_add[27:24]),
        .S({\mar[27]_i_6_n_0 ,\mar[27]_i_7_n_0 ,\mar[27]_i_8_n_0 ,\mar[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[31]_i_1 
       (.CI(\mar_reg[27]_i_1_n_0 ),
        .CO({\mar_reg[31]_i_1_n_0 ,\mar_reg[31]_i_1_n_1 ,\mar_reg[31]_i_1_n_2 ,\mar_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [31:28]),
        .O(alu_add[31:28]),
        .S({\mar[31]_i_6_n_0 ,\mar[31]_i_7_n_0 ,\mar[31]_i_8_n_0 ,\mar[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mar_reg[3]_i_1_n_0 ,\mar_reg[3]_i_1_n_1 ,\mar_reg[3]_i_1_n_2 ,\mar_reg[3]_i_1_n_3 }),
        .CYINIT(\ctrl[alu_sub] ),
        .DI({\neorv32_cpu_alu_inst/opa [3:1],\mar_reg[3] }),
        .O(alu_add[3:0]),
        .S({\mar[3]_i_6_n_0 ,\mar[3]_i_7_n_0 ,\mar[3]_i_8_n_0 ,\mar[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[7]_i_1 
       (.CI(\mar_reg[3]_i_1_n_0 ),
        .CO({\mar_reg[7]_i_1_n_0 ,\mar_reg[7]_i_1_n_1 ,\mar_reg[7]_i_1_n_2 ,\mar_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [7:4]),
        .O(alu_add[7:4]),
        .S({\mar[7]_i_6_n_0 ,\mar[7]_i_7_n_0 ,\mar[7]_i_8_n_0 ,\mar[7]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hF8A8)) 
    misaligned_i_1
       (.I0(alu_add[0]),
        .I1(Q[0]),
        .I2(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I3(alu_add[1]),
        .O(\execute_engine_reg[ir][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \monitor[cnt][0]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\monitor_reg[cnt_n_0_][0] ),
        .O(\monitor[cnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000800)) 
    \monitor[cnt][1]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][1] ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\monitor_reg[cnt_n_0_][0] ),
        .O(\monitor[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \monitor[cnt][2]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][0] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][2] ),
        .I3(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .O(\monitor[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \monitor[cnt][3]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][2] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][0] ),
        .I3(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][3] ),
        .O(\monitor[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \monitor[cnt][4]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][2] ),
        .I4(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][4] ),
        .O(\monitor[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFDFFFFF)) 
    \monitor[cnt][5]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\monitor_reg[cnt_n_0_][5] ),
        .I5(\monitor[cnt][8]_i_2_n_0 ),
        .O(\monitor[cnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \monitor[cnt][6]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][5] ),
        .I1(\monitor[cnt][8]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h090A0A0A)) 
    \monitor[cnt][7]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][7] ),
        .I1(\monitor[cnt][8]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][5] ),
        .I4(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F7FF00000800)) 
    \monitor[cnt][8]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][6] ),
        .I1(\monitor_reg[cnt_n_0_][5] ),
        .I2(\monitor[cnt][8]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][8] ),
        .O(\monitor[cnt][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \monitor[cnt][8]_i_2 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][2] ),
        .I4(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][4] ),
        .O(\monitor[cnt][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \monitor[cnt][9]_i_1 
       (.I0(\monitor[exc] ),
        .I1(\monitor_reg[cnt_n_0_][8] ),
        .I2(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\monitor[cnt][9]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \monitor[cnt][9]_i_2 
       (.I0(\monitor[cnt][8]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\monitor_reg[cnt_n_0_][5] ),
        .O(\monitor[cnt][9]_i_2_n_0 ));
  FDCE \monitor_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][0]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][0] ));
  FDCE \monitor_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][1]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][1] ));
  FDCE \monitor_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][2]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][2] ));
  FDCE \monitor_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][3]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][3] ));
  FDCE \monitor_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][4]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][4] ));
  FDCE \monitor_reg[cnt][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][5]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][5] ));
  FDCE \monitor_reg[cnt][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][6]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][6] ));
  FDCE \monitor_reg[cnt][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][7]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][7] ));
  FDCE \monitor_reg[cnt][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][8]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][8] ));
  FDCE \monitor_reg[cnt][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][9]_i_1_n_0 ),
        .Q(\monitor[exc] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [1]),
        .O(\execute_engine_reg[ir][14]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [11]),
        .O(\execute_engine_reg[ir][14]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [12]),
        .O(\execute_engine_reg[ir][14]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [13]),
        .O(\execute_engine_reg[ir][14]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [14]),
        .O(\execute_engine_reg[ir][14]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [15]),
        .O(\execute_engine_reg[ir][14]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [16]),
        .O(\execute_engine_reg[ir][14]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [17]),
        .O(\execute_engine_reg[ir][14]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [18]),
        .O(\execute_engine_reg[ir][14]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [19]),
        .O(\execute_engine_reg[ir][14]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [20]),
        .O(\execute_engine_reg[ir][14]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [2]),
        .O(\execute_engine_reg[ir][14]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [21]),
        .O(\execute_engine_reg[ir][14]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [22]),
        .O(\execute_engine_reg[ir][14]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [23]),
        .O(\execute_engine_reg[ir][14]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [24]),
        .O(\execute_engine_reg[ir][14]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [25]),
        .O(\execute_engine_reg[ir][14]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [26]),
        .O(\execute_engine_reg[ir][14]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [27]),
        .O(\execute_engine_reg[ir][14]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [28]),
        .O(\execute_engine_reg[ir][14]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [29]),
        .O(\execute_engine_reg[ir][14]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [30]),
        .O(\execute_engine_reg[ir][14]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [3]),
        .O(\execute_engine_reg[ir][14]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [31]),
        .O(\execute_engine_reg[ir][14]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][31]_i_1 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\mul[add] [0]),
        .O(\execute_engine_reg[ir][14]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][32]_i_1 
       (.I0(\mul[add] [1]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [32]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][33]_i_1 
       (.I0(\mul[add] [2]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [33]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][34]_i_1 
       (.I0(\mul[add] [3]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [34]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][35]_i_1 
       (.I0(\mul[add] [4]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [35]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][36]_i_1 
       (.I0(\mul[add] [5]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [36]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][37]_i_1 
       (.I0(\mul[add] [6]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [37]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][38]_i_1 
       (.I0(\mul[add] [7]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [38]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][39]_i_1 
       (.I0(\mul[add] [8]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [39]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [4]),
        .O(\execute_engine_reg[ir][14]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][40]_i_1 
       (.I0(\mul[add] [9]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [40]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][41]_i_1 
       (.I0(\mul[add] [10]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [41]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][42]_i_1 
       (.I0(\mul[add] [11]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [42]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][43]_i_1 
       (.I0(\mul[add] [12]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [43]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][44]_i_1 
       (.I0(\mul[add] [13]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [44]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][45]_i_1 
       (.I0(\mul[add] [14]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [45]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][46]_i_1 
       (.I0(\mul[add] [15]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [46]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][47]_i_1 
       (.I0(\mul[add] [16]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [47]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][48]_i_1 
       (.I0(\mul[add] [17]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [48]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][49]_i_1 
       (.I0(\mul[add] [18]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [49]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [5]),
        .O(\execute_engine_reg[ir][14]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][50]_i_1 
       (.I0(\mul[add] [19]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [50]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][51]_i_1 
       (.I0(\mul[add] [20]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [51]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][52]_i_1 
       (.I0(\mul[add] [21]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [52]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][53]_i_1 
       (.I0(\mul[add] [22]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [53]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][54]_i_1 
       (.I0(\mul[add] [23]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [54]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][55]_i_1 
       (.I0(\mul[add] [24]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [55]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][56]_i_1 
       (.I0(\mul[add] [25]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [56]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][57]_i_1 
       (.I0(\mul[add] [26]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [57]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][58]_i_1 
       (.I0(\mul[add] [27]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [58]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][59]_i_1 
       (.I0(\mul[add] [28]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [59]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [6]),
        .O(\execute_engine_reg[ir][14]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][60]_i_1 
       (.I0(\mul[add] [29]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [60]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][61]_i_1 
       (.I0(\mul[add] [30]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [61]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][62]_i_1 
       (.I0(\mul[add] [31]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [62]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][63]_i_2 
       (.I0(\mul[add] [32]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [63]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [7]),
        .O(\execute_engine_reg[ir][14]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [8]),
        .O(\execute_engine_reg[ir][14]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [9]),
        .O(\execute_engine_reg[ir][14]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [10]),
        .O(\execute_engine_reg[ir][14]_1 [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo \prefetch_buffer[0].prefetch_buffer_inst 
       (.D({r_nxt,\prefetch_buffer[1].prefetch_buffer_inst_n_19 }),
        .Q(\fetch_engine_reg[pc_n_0_][1] ),
        .clk(clk),
        .clk_0(\prefetch_buffer[0].prefetch_buffer_inst_n_3 ),
        .\execute_engine[ir][14]_i_2 (\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .\execute_engine[ir][24]_i_7 (\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .\execute_engine[ir][24]_i_7_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_17 ),
        .\execute_engine[ir][24]_i_7_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_14 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_24 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .\issue_engine_enabled.issue_engine_reg[align]_10 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\issue_engine_enabled.issue_engine_reg[align]_11 (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\issue_engine_enabled.issue_engine_reg[align]_12 (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\issue_engine_enabled.issue_engine_reg[align]_13 (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\issue_engine_enabled.issue_engine_reg[align]_5 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\issue_engine_enabled.issue_engine_reg[align]_6 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\issue_engine_enabled.issue_engine_reg[align]_7 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\issue_engine_enabled.issue_engine_reg[align]_8 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\issue_engine_enabled.issue_engine_reg[align]_9 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\r_pnt_reg[1]_0 ({p_1_in__0,\prefetch_buffer[0].prefetch_buffer_inst_n_2 }),
        .rdata_o(rdata_o),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 }),
        .rstn_sys(rstn_sys),
        .\w_pnt_reg[0]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .\w_pnt_reg[0]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_22 ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1] ),
        .\w_pnt_reg[1]_1 (\ipb[we] ),
        .wdata_i({wdata_i,\main_rsp[data] [15:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1 \prefetch_buffer[1].prefetch_buffer_inst 
       (.D(\prefetch_buffer[1].prefetch_buffer_inst_n_11 ),
        .E(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .\FSM_sequential_execute_engine_reg[state][0] (\FSM_sequential_execute_engine[state][3]_i_4_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (\FSM_sequential_execute_engine[state][3]_i_5_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_1 (\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_2 (\trap_ctrl[cause][4]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\ipb[we] ),
        .\FSM_sequential_fetch_engine_reg[state][0]_0 (\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0]_1 (\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_25 ),
        .\FSM_sequential_fetch_engine_reg[state][1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_26 ),
        .Q(\execute_engine_reg[state] ),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]_0 (\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .\arbiter_reg[b_req]_1 (\w_pnt_reg[1] ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .clk(clk),
        .\execute_engine[ir][12]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\execute_engine[ir][12]_i_4_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\execute_engine[ir][16]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\execute_engine[ir][1]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\execute_engine[ir][20]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .\execute_engine[ir][23]_i_3_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\execute_engine[ir][23]_i_3_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\execute_engine[ir][24]_i_10_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\execute_engine[ir][28]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\execute_engine[ir_nxt] (\execute_engine[ir_nxt] ),
        .\execute_engine_reg[ir][10] (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\execute_engine_reg[ir][13]_rep__0 (\execute_engine[ir][31]_i_3_n_0 ),
        .\execute_engine_reg[ir][13]_rep__0_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_22 ),
        .\execute_engine_reg[ir][14]_rep__0 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\execute_engine_reg[ir][16] (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\execute_engine_reg[ir][1] (\prefetch_buffer[0].prefetch_buffer_inst_n_24 ),
        .\execute_engine_reg[ir][2] (\prefetch_buffer[0].prefetch_buffer_inst_n_3 ),
        .\execute_engine_reg[ir][2]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\execute_engine_reg[ir][31] (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\execute_engine_reg[next_pc][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_27 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\fetch_engine_reg[state] (\fetch_engine_reg[state] ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[1].prefetch_buffer_inst_n_14 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[1].prefetch_buffer_inst_n_17 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 ({\prefetch_buffer[1].prefetch_buffer_inst_n_28 ,\prefetch_buffer[1].prefetch_buffer_inst_n_29 ,\prefetch_buffer[1].prefetch_buffer_inst_n_30 ,\prefetch_buffer[1].prefetch_buffer_inst_n_31 ,\prefetch_buffer[1].prefetch_buffer_inst_n_32 ,\prefetch_buffer[1].prefetch_buffer_inst_n_33 ,\prefetch_buffer[1].prefetch_buffer_inst_n_34 ,\prefetch_buffer[1].prefetch_buffer_inst_n_35 ,\prefetch_buffer[1].prefetch_buffer_inst_n_36 ,\prefetch_buffer[1].prefetch_buffer_inst_n_37 ,\prefetch_buffer[1].prefetch_buffer_inst_n_38 ,\prefetch_buffer[1].prefetch_buffer_inst_n_39 ,\prefetch_buffer[1].prefetch_buffer_inst_n_40 ,\prefetch_buffer[1].prefetch_buffer_inst_n_41 ,\prefetch_buffer[1].prefetch_buffer_inst_n_42 ,\prefetch_buffer[1].prefetch_buffer_inst_n_43 ,\prefetch_buffer[1].prefetch_buffer_inst_n_44 ,\prefetch_buffer[1].prefetch_buffer_inst_n_45 ,\prefetch_buffer[1].prefetch_buffer_inst_n_46 ,\prefetch_buffer[1].prefetch_buffer_inst_n_47 ,\prefetch_buffer[1].prefetch_buffer_inst_n_48 ,\prefetch_buffer[1].prefetch_buffer_inst_n_49 ,\prefetch_buffer[1].prefetch_buffer_inst_n_50 ,\prefetch_buffer[1].prefetch_buffer_inst_n_51 ,\prefetch_buffer[1].prefetch_buffer_inst_n_52 ,\prefetch_buffer[1].prefetch_buffer_inst_n_53 ,\prefetch_buffer[1].prefetch_buffer_inst_n_54 ,\prefetch_buffer[1].prefetch_buffer_inst_n_55 ,\prefetch_buffer[1].prefetch_buffer_inst_n_56 ,\prefetch_buffer[1].prefetch_buffer_inst_n_57 ,\prefetch_buffer[1].prefetch_buffer_inst_n_58 ,\prefetch_buffer[1].prefetch_buffer_inst_n_59 }),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[1].prefetch_buffer_inst_n_61 ),
        .\issue_engine_enabled.issue_engine_reg[align]_5 (\prefetch_buffer[1].prefetch_buffer_inst_n_62 ),
        .\issue_engine_enabled.issue_engine_reg[align]_6 (\prefetch_buffer[1].prefetch_buffer_inst_n_63 ),
        .\issue_engine_enabled.issue_engine_reg[align]_7 (\prefetch_buffer[1].prefetch_buffer_inst_n_64 ),
        .\issue_engine_enabled.issue_engine_reg[align]_8 (p_0_in),
        .\issue_engine_enabled.issue_engine_reg[align]_9 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\main_rsp[data] (\main_rsp[data] [31:16]),
        .\main_rsp[err] (\main_rsp[err] ),
        .p_0_in__1(p_0_in__1),
        .\r_pnt_reg[0]_0 ({r_nxt,\prefetch_buffer[1].prefetch_buffer_inst_n_19 }),
        .\r_pnt_reg[1]_0 (\r_pnt_reg[1] ),
        .\r_pnt_reg[1]_1 ({p_1_in__0,\prefetch_buffer[0].prefetch_buffer_inst_n_2 }),
        .rdata_o(rdata_o),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 }),
        .rstn_sys(rstn_sys),
        .\trap_ctrl_reg[cause][6] ({p_1_in,p_2_in,p_3_in,p_4_in,p_5_in,p_6_in,\trap_ctrl_reg[exc_buf][1]_0 ,\trap_ctrl_reg[exc_buf_n_0_][0] }),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][3] (\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .\trap_ctrl_reg[exc_buf][6] (\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1]_0 ),
        .\w_pnt_reg[1]_1 (\imem_rom.rdata_reg_15 ),
        .\w_pnt_reg[1]_2 (arbiter_req_reg),
        .wdata_i(wdata_i));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[16]_i_1 
       (.I0(\main_rsp[data] [16]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[17]_i_1 
       (.I0(\main_rsp[data] [17]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[18]_i_1 
       (.I0(\main_rsp[data] [18]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[19]_i_1 
       (.I0(\main_rsp[data] [19]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[20]_i_1 
       (.I0(\main_rsp[data] [20]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[21]_i_1 
       (.I0(\main_rsp[data] [21]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[22]_i_1 
       (.I0(\main_rsp[data] [22]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[24]_i_1 
       (.I0(\main_rsp[data] [24]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[25]_i_1 
       (.I0(\main_rsp[data] [25]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[26]_i_1 
       (.I0(\main_rsp[data] [26]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[27]_i_1 
       (.I0(\main_rsp[data] [27]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[28]_i_1 
       (.I0(\main_rsp[data] [28]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[29]_i_1 
       (.I0(\main_rsp[data] [29]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[30]_i_1 
       (.I0(\main_rsp[data] [30]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hAAA80008)) 
    \rdata_o[30]_i_2 
       (.I0(\execute_engine_reg[ir][13]_rep__0_2 ),
        .I1(\rdata_o_reg[30] ),
        .I2(Q[0]),
        .I3(\m_axi_araddr[31] [0]),
        .I4(\rdata_o_reg[30]_0 ),
        .O(\rdata_o[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata_o[31]_i_4 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .O(\execute_engine_reg[ir][13]_rep__0_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata_o[6]_i_4 
       (.I0(Q[0]),
        .I1(\m_axi_araddr[31] [0]),
        .O(\execute_engine_reg[ir][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \rdata_o[7]_i_2 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(\m_axi_araddr[31] [0]),
        .I3(Q[0]),
        .O(\execute_engine_reg[ir][13]_rep__0_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    rden_i_1
       (.I0(rden_i_2_n_0),
        .I1(rden_reg),
        .I2(rden_reg_0),
        .O(\mar_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h0000202A)) 
    rden_i_2
       (.I0(\fetch_engine_reg[pc][21]_0 ),
        .I1(\m_axi_araddr[31] [31]),
        .I2(\imem_rom.rdata_reg_15 ),
        .I3(\fetch_engine_reg[pc][31]_0 [29]),
        .I4(rden_reg_1),
        .O(rden_i_2_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [4]));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_101 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[18]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[18]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[18]),
        .O(\register_file_fpga.reg_file_reg_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_103 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[17]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[17]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[17]),
        .O(\register_file_fpga.reg_file_reg_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_105 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[16]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[16]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[16]),
        .O(\register_file_fpga.reg_file_reg_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_107 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[15]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[15]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[15]),
        .O(\register_file_fpga.reg_file_reg_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_109 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[14]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[14]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[14]),
        .O(\register_file_fpga.reg_file_reg_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_111 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[13]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[13]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[13]),
        .O(\register_file_fpga.reg_file_reg_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_113 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[12]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[12]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[12]),
        .O(\register_file_fpga.reg_file_reg_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_115 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[11]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[11]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[11]),
        .O(\register_file_fpga.reg_file_reg_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_117 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[10]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[10]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[10]),
        .O(\register_file_fpga.reg_file_reg_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_119 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[9]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[9]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[9]),
        .O(\register_file_fpga.reg_file_reg_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_121 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[8]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[8]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[8]),
        .O(\register_file_fpga.reg_file_reg_i_121_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_123 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[7]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[7]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_i_123_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_125 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[6]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[6]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_127 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[5]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[5]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_129 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[4]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[4]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_131 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[3]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[3]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_133 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[2]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[2]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_i_133_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_135 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[1]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[1]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_i_135_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_136 
       (.CI(\mar_reg[31]_i_1_n_0 ),
        .CO(\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED [3:1],\register_file_fpga.reg_file_reg_i_136_n_7 }),
        .S({1'b0,1'b0,1'b0,\register_file_fpga.reg_file_reg_i_169_n_0 }));
  LUT6 #(
    .INIT(64'hC9C6C9C9C9C6C6C6)) 
    \register_file_fpga.reg_file_reg_i_169 
       (.I0(\mar[31]_i_10_n_0 ),
        .I1(\ctrl[alu_sub] ),
        .I2(\ctrl[alu_unsigned] ),
        .I3(curr_pc[31]),
        .I4(\ctrl[alu_opa_mux] ),
        .I5(DOADO[31]),
        .O(\register_file_fpga.reg_file_reg_i_169_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_2 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_3 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \register_file_fpga.reg_file_reg_i_38 
       (.I0(\neorv32_cpu_regfile_inst/rd_zero__3 ),
        .I1(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\ctrl_reg[rf_wb_en]__0 ),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I5(\ctrl[rf_zero_we] ),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \register_file_fpga.reg_file_reg_i_39 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\ctrl[rf_wb_en] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_4 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [1]));
  MUXF7 \register_file_fpga.reg_file_reg_i_40 
       (.I0(\register_file_fpga.reg_file_reg_5 ),
        .I1(\register_file_fpga.reg_file_reg_i_75_n_0 ),
        .O(alu_res[30]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_41 
       (.I0(\register_file_fpga.reg_file_reg_6 ),
        .I1(\register_file_fpga.reg_file_reg_i_77_n_0 ),
        .O(alu_res[29]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_42 
       (.I0(\register_file_fpga.reg_file_reg_7 ),
        .I1(\register_file_fpga.reg_file_reg_i_79_n_0 ),
        .O(alu_res[28]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_43 
       (.I0(\register_file_fpga.reg_file_reg_8 ),
        .I1(\register_file_fpga.reg_file_reg_i_81_n_0 ),
        .O(alu_res[27]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_44 
       (.I0(\register_file_fpga.reg_file_reg_9 ),
        .I1(\register_file_fpga.reg_file_reg_i_83_n_0 ),
        .O(alu_res[26]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_45 
       (.I0(\register_file_fpga.reg_file_reg_10 ),
        .I1(\register_file_fpga.reg_file_reg_i_85_n_0 ),
        .O(alu_res[25]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_46 
       (.I0(\register_file_fpga.reg_file_reg_11 ),
        .I1(\register_file_fpga.reg_file_reg_i_87_n_0 ),
        .O(alu_res[24]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_47 
       (.I0(\register_file_fpga.reg_file_reg_12 ),
        .I1(\register_file_fpga.reg_file_reg_i_89_n_0 ),
        .O(alu_res[23]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_48 
       (.I0(\register_file_fpga.reg_file_reg_13 ),
        .I1(\register_file_fpga.reg_file_reg_i_91_n_0 ),
        .O(alu_res[22]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_49 
       (.I0(\register_file_fpga.reg_file_reg_14 ),
        .I1(\register_file_fpga.reg_file_reg_i_93_n_0 ),
        .O(alu_res[21]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_5 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [0]));
  MUXF7 \register_file_fpga.reg_file_reg_i_50 
       (.I0(\register_file_fpga.reg_file_reg_15 ),
        .I1(\register_file_fpga.reg_file_reg_i_95_n_0 ),
        .O(alu_res[20]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_51 
       (.I0(\register_file_fpga.reg_file_reg_16 ),
        .I1(\register_file_fpga.reg_file_reg_i_97_n_0 ),
        .O(alu_res[19]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_52 
       (.I0(\register_file_fpga.reg_file_reg_17 ),
        .I1(\register_file_fpga.reg_file_reg_i_99_n_0 ),
        .O(alu_res[18]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_53 
       (.I0(\register_file_fpga.reg_file_reg_18 ),
        .I1(\register_file_fpga.reg_file_reg_i_101_n_0 ),
        .O(alu_res[17]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_54 
       (.I0(\register_file_fpga.reg_file_reg_19 ),
        .I1(\register_file_fpga.reg_file_reg_i_103_n_0 ),
        .O(alu_res[16]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_55 
       (.I0(\register_file_fpga.reg_file_reg_20 ),
        .I1(\register_file_fpga.reg_file_reg_i_105_n_0 ),
        .O(alu_res[15]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_56 
       (.I0(\register_file_fpga.reg_file_reg_21 ),
        .I1(\register_file_fpga.reg_file_reg_i_107_n_0 ),
        .O(alu_res[14]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_57 
       (.I0(\register_file_fpga.reg_file_reg_22 ),
        .I1(\register_file_fpga.reg_file_reg_i_109_n_0 ),
        .O(alu_res[13]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_58 
       (.I0(\register_file_fpga.reg_file_reg_23 ),
        .I1(\register_file_fpga.reg_file_reg_i_111_n_0 ),
        .O(alu_res[12]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_59 
       (.I0(\register_file_fpga.reg_file_reg_24 ),
        .I1(\register_file_fpga.reg_file_reg_i_113_n_0 ),
        .O(alu_res[11]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_60 
       (.I0(\register_file_fpga.reg_file_reg_25 ),
        .I1(\register_file_fpga.reg_file_reg_i_115_n_0 ),
        .O(alu_res[10]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_61 
       (.I0(\register_file_fpga.reg_file_reg_26 ),
        .I1(\register_file_fpga.reg_file_reg_i_117_n_0 ),
        .O(alu_res[9]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_62 
       (.I0(\register_file_fpga.reg_file_reg_27 ),
        .I1(\register_file_fpga.reg_file_reg_i_119_n_0 ),
        .O(alu_res[8]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_63 
       (.I0(\register_file_fpga.reg_file_reg_28 ),
        .I1(\register_file_fpga.reg_file_reg_i_121_n_0 ),
        .O(alu_res[7]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_64 
       (.I0(\register_file_fpga.reg_file_reg_29 ),
        .I1(\register_file_fpga.reg_file_reg_i_123_n_0 ),
        .O(alu_res[6]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_65 
       (.I0(\register_file_fpga.reg_file_reg_30 ),
        .I1(\register_file_fpga.reg_file_reg_i_125_n_0 ),
        .O(alu_res[5]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_66 
       (.I0(\register_file_fpga.reg_file_reg_31 ),
        .I1(\register_file_fpga.reg_file_reg_i_127_n_0 ),
        .O(alu_res[4]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_67 
       (.I0(\register_file_fpga.reg_file_reg_1 ),
        .I1(\register_file_fpga.reg_file_reg_i_129_n_0 ),
        .O(alu_res[3]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_68 
       (.I0(\register_file_fpga.reg_file_reg_2 ),
        .I1(\register_file_fpga.reg_file_reg_i_131_n_0 ),
        .O(alu_res[2]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_69 
       (.I0(\register_file_fpga.reg_file_reg_3 ),
        .I1(\register_file_fpga.reg_file_reg_i_133_n_0 ),
        .O(alu_res[1]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_70 
       (.I0(\register_file_fpga.reg_file_reg_4 ),
        .I1(\register_file_fpga.reg_file_reg_i_135_n_0 ),
        .O(alu_res[0]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT5 #(
    .INIT(32'hCFA000A0)) 
    \register_file_fpga.reg_file_reg_i_71 
       (.I0(alu_add[0]),
        .I1(\register_file_fpga.reg_file_reg_i_136_n_7 ),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl_reg[alu_op][2]_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_32 ),
        .O(\ctrl_reg[alu_op][0]_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_72 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[0]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[0]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[0]),
        .O(\ctrl_reg[alu_op][1]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \register_file_fpga.reg_file_reg_i_73 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(\ctrl[rf_rd] [1]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [4]),
        .I4(\ctrl[rf_rd] [2]),
        .O(\neorv32_cpu_regfile_inst/rd_zero__3 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_75 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[31]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[31]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_77 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[30]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[30]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_79 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[29]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[29]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_81 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[28]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[28]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_83 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[27]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[27]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_85 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[26]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[26]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_87 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[25]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[25]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_89 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[24]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[24]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_91 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[23]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[23]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[23]),
        .O(\register_file_fpga.reg_file_reg_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_93 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[22]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[22]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[22]),
        .O(\register_file_fpga.reg_file_reg_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_95 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[21]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[21]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[21]),
        .O(\register_file_fpga.reg_file_reg_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_97 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[20]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[20]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[20]),
        .O(\register_file_fpga.reg_file_reg_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_99 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[19]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[19]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[19]),
        .O(\register_file_fpga.reg_file_reg_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \serial_shifter.shifter[cnt][0]_i_1 
       (.I0(imm[0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[0]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .O(\imm_o_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \serial_shifter.shifter[cnt][1]_i_1 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .I5(\serial_shifter.shifter_reg[cnt][1] [1]),
        .O(\imm_o_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][2]_i_2 
       (.I0(imm[2]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[2]),
        .O(\imm_o_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][3]_i_2 
       (.I0(imm[3]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[3]),
        .O(\imm_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][4]_i_2 
       (.I0(imm[4]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[4]),
        .O(\imm_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \serial_shifter.shifter[sreg][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [11]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [9]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [12]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [10]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [13]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [11]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [14]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [12]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [15]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [13]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [16]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [14]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [17]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [15]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [18]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [16]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [19]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [17]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [20]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [18]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [2]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [0]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [21]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [19]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [22]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [20]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [23]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [21]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [24]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [22]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [25]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [23]),
        .O(\register_file_fpga.reg_file_reg_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [26]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [24]),
        .O(\register_file_fpga.reg_file_reg_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [27]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [25]),
        .O(\register_file_fpga.reg_file_reg_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [28]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [26]),
        .O(\register_file_fpga.reg_file_reg_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [29]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [27]),
        .O(\register_file_fpga.reg_file_reg_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [30]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [28]),
        .O(\register_file_fpga.reg_file_reg_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [3]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [29]),
        .O(\register_file_fpga.reg_file_reg_0 [30]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \serial_shifter.shifter[sreg][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\ctrl[ir_funct12] ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I4(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I5(\serial_shifter.shifter_reg[sreg][31] [30]),
        .O(\register_file_fpga.reg_file_reg_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [4]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [2]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [5]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [3]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [6]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [4]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [7]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [5]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [8]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [6]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [9]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [7]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [10]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [8]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFFB)) 
    \trap_ctrl[cause][0]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\trap_ctrl[cause][0]_i_2_n_0 ),
        .I2(p_5_in),
        .I3(p_6_in),
        .I4(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000D)) 
    \trap_ctrl[cause][0]_i_2 
       (.I0(p_11_in),
        .I1(p_12_in),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(p_4_in),
        .O(\trap_ctrl[cause][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \trap_ctrl[cause][1]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I2(\trap_ctrl[cause][1]_i_3_n_0 ),
        .I3(p_6_in),
        .I4(p_5_in),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \trap_ctrl[cause][1]_i_2 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(\trap_ctrl[cause][2]_i_3_n_0 ),
        .I2(p_16_in),
        .I3(p_15_in),
        .I4(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .O(\trap_ctrl[cause][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF00FF0FFF0E)) 
    \trap_ctrl[cause][1]_i_3 
       (.I0(p_12_in),
        .I1(p_11_in),
        .I2(p_3_in),
        .I3(p_4_in),
        .I4(p_2_in),
        .I5(p_1_in),
        .O(\trap_ctrl[cause][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02000000AAAAAAAA)) 
    \trap_ctrl[cause][2]_i_1 
       (.I0(\trap_ctrl[cause][2]_i_2_n_0 ),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_15_in),
        .I3(p_16_in),
        .I4(\trap_ctrl[cause][2]_i_3_n_0 ),
        .I5(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .O(\trap_ctrl[cause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][2]_i_2 
       (.I0(p_6_in),
        .I1(p_5_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \trap_ctrl[cause][2]_i_3 
       (.I0(p_11_in),
        .I1(p_12_in),
        .I2(p_6_in8_in),
        .O(\trap_ctrl[cause][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F44444444444)) 
    \trap_ctrl[cause][3]_i_1 
       (.I0(\trap_ctrl[cause][3]_i_2_n_0 ),
        .I1(p_6_in),
        .I2(\trap_ctrl[cause][3]_i_3_n_0 ),
        .I3(p_6_in8_in),
        .I4(p_15_in),
        .I5(\trap_ctrl[cause][6]_i_1_n_0 ),
        .O(\trap_ctrl[cause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[cause][3]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\trap_ctrl[cause][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[cause][3]_i_3 
       (.I0(p_12_in),
        .I1(p_11_in),
        .O(\trap_ctrl[cause][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \trap_ctrl[cause][4]_i_1 
       (.I0(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I1(p_6_in8_in),
        .I2(p_12_in),
        .I3(p_11_in),
        .O(\trap_ctrl[cause][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \trap_ctrl[cause][4]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(p_5_in),
        .I3(p_6_in),
        .I4(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .O(\trap_ctrl[cause][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trap_ctrl[cause][6]_i_1 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(p_6_in),
        .I2(p_5_in),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I5(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .O(\trap_ctrl[cause][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10005555BAAAFFFF)) 
    \trap_ctrl[env_pending]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .I2(\csr_reg[mstatus_mie]__0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I4(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I5(\ctrl[cpu_trap] ),
        .O(\trap_ctrl[env_pending]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55550051)) 
    \trap_ctrl[exc_buf][1]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000002F0000)) 
    \trap_ctrl[exc_buf][1]_i_10 
       (.I0(Q[4]),
        .I1(\csr[rdata][8]_i_5_n_0 ),
        .I2(Q[6]),
        .I3(\trap_ctrl[exc_buf][1]_i_14_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_15_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_16_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \trap_ctrl[exc_buf][1]_i_11 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\trap_ctrl[exc_buf][1]_i_17_n_0 ),
        .I2(\csr[we]_i_3_n_0 ),
        .I3(\csr[mtvec][31]_i_3_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_18_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_19_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    \trap_ctrl[exc_buf][1]_i_12 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][0] ),
        .I3(\monitor[exc] ),
        .I4(\execute_engine_reg[ir_n_0_][1] ),
        .O(\trap_ctrl[exc_buf][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trap_ctrl[exc_buf][1]_i_13 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\execute_engine_reg[ir_n_0_][28] ),
        .O(\trap_ctrl[exc_buf][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFFFFFFFFEFE)) 
    \trap_ctrl[exc_buf][1]_i_14 
       (.I0(\csr[mstatus_mie]_i_6_n_0 ),
        .I1(\ctrl_reg[alu_op][1]_1 ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\trap_ctrl[exc_buf][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \trap_ctrl[exc_buf][1]_i_15 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[4]),
        .O(\trap_ctrl[exc_buf][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \trap_ctrl[exc_buf][1]_i_16 
       (.I0(\trap_ctrl[exc_buf][1]_i_20_n_0 ),
        .I1(\csr[we]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\trap_ctrl[exc_buf][1]_i_21_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_22_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_17 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(\ctrl[rf_rs1] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_18 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\ctrl[rf_rd] [2]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [1]),
        .I4(\trap_ctrl[exc_buf][1]_i_23_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000083)) 
    \trap_ctrl[exc_buf][1]_i_19 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(Q[5]),
        .I3(\execute_engine_reg[ir_n_0_][29] ),
        .I4(Q[7]),
        .I5(Q[4]),
        .O(\trap_ctrl[exc_buf][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \trap_ctrl[exc_buf][1]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\trap_ctrl[exc_buf][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEC0C0FEC0)) 
    \trap_ctrl[exc_buf][1]_i_20 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EE0000FC)) 
    \trap_ctrl[exc_buf][1]_i_21 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(Q[5]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \trap_ctrl[exc_buf][1]_i_22 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[exc_buf][1]_i_23 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_rd] [4]),
        .O(\trap_ctrl[exc_buf][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \trap_ctrl[exc_buf][1]_i_3 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AFAC000000AC)) 
    \trap_ctrl[exc_buf][1]_i_4 
       (.I0(\trap_ctrl[exc_buf][1]_i_5_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_6_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\trap_ctrl[exc_buf][1]_i_7_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_8_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3F3D00003F3D3F3D)) 
    \trap_ctrl[exc_buf][1]_i_5 
       (.I0(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_10_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0CD80DDC0CD99DD)) 
    \trap_ctrl[exc_buf][1]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I5(Q[0]),
        .O(\trap_ctrl[exc_buf][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \trap_ctrl[exc_buf][1]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\csr[we]_i_3_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_12_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5500550000000100)) 
    \trap_ctrl[exc_buf][1]_i_8 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\trap_ctrl[exc_buf][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD5DD5000050D0)) 
    \trap_ctrl[exc_buf][1]_i_9 
       (.I0(\trap_ctrl[exc_buf][1]_i_13_n_0 ),
        .I1(\ctrl[ir_funct12] ),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\execute_engine_reg[ir][13]_rep_0 ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\trap_ctrl[exc_buf][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4444444544444444)) 
    \trap_ctrl[exc_buf][3]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_6_in),
        .I2(Q[3]),
        .I3(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I5(\execute_engine_reg[state] [3]),
        .O(\trap_ctrl[exc_buf][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4445444444444444)) 
    \trap_ctrl[exc_buf][4]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_5_in),
        .I2(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(Q[3]),
        .O(\trap_ctrl[exc_buf][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[exc_buf][4]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\trap_ctrl[exc_buf][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][5]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I1(\ctrl[lsu_rw] ),
        .I2(misaligned),
        .I3(p_4_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[5]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][6]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(misaligned),
        .I3(p_3_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[6]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][7]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I1(\ctrl[lsu_rw] ),
        .I2(arbiter_err),
        .I3(p_2_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[7]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][8]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(arbiter_err),
        .I3(p_1_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \trap_ctrl[exc_buf][8]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .O(\ctrl[cpu_trap] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][0]_i_1 
       (.I0(\csr_reg[mie_msi]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I2(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][11]_i_1 
       (.I0(p_31_in),
        .I1(p_32_in),
        .I2(p_6_in8_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][1]_i_1 
       (.I0(\csr_reg[mie_mti]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][1] ),
        .I2(p_16_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][2]_i_1 
       (.I0(\csr_reg[mie_mei]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][2] ),
        .I2(p_15_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][5]_i_1 
       (.I0(p_13_in40_in),
        .I1(p_14_in41_in),
        .I2(p_12_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][6]_i_1 
       (.I0(p_16_in45_in),
        .I1(p_17_in),
        .I2(p_11_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[6]));
  FDCE \trap_ctrl_reg[cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][0]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][0] ));
  FDCE \trap_ctrl_reg[cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][1] ));
  FDCE \trap_ctrl_reg[cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][2]_i_1_n_0 ),
        .Q(p_1_in15_in));
  FDCE \trap_ctrl_reg[cause][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][3]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][3] ));
  FDCE \trap_ctrl_reg[cause][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][4]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][4] ));
  FDCE \trap_ctrl_reg[cause][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][6]_i_1_n_0 ),
        .Q(p_0_in120_in));
  FDCE \trap_ctrl_reg[env_pending] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_pending]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_pending]__0 ));
  FDCE \trap_ctrl_reg[exc_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_11 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[exc_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf][1]_0 ));
  FDCE \trap_ctrl_reg[exc_buf][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][3]_i_1_n_0 ),
        .Q(p_6_in));
  FDCE \trap_ctrl_reg[exc_buf][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][4]_i_1_n_0 ),
        .Q(p_5_in));
  FDCE \trap_ctrl_reg[exc_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[5]),
        .Q(p_4_in));
  FDCE \trap_ctrl_reg[exc_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[6]),
        .Q(p_3_in));
  FDCE \trap_ctrl_reg[exc_buf][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[7]),
        .Q(p_2_in));
  FDCE \trap_ctrl_reg[exc_buf][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[8]),
        .Q(p_1_in));
  FDCE \trap_ctrl_reg[irq_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[0]),
        .Q(\trap_ctrl_reg[irq_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_buf][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[11]),
        .Q(p_6_in8_in));
  FDCE \trap_ctrl_reg[irq_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[1]),
        .Q(p_16_in));
  FDCE \trap_ctrl_reg[irq_buf][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[2]),
        .Q(p_15_in));
  FDCE \trap_ctrl_reg[irq_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[5]),
        .Q(p_12_in));
  FDCE \trap_ctrl_reg[irq_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[6]),
        .Q(p_11_in));
  FDCE \trap_ctrl_reg[irq_pnd][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [0]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_pnd][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [5]),
        .Q(p_32_in));
  FDCE \trap_ctrl_reg[irq_pnd][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [1]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][1] ));
  FDCE \trap_ctrl_reg[irq_pnd][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [2]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][2] ));
  FDCE \trap_ctrl_reg[irq_pnd][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [3]),
        .Q(p_14_in41_in));
  FDCE \trap_ctrl_reg[irq_pnd][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [4]),
        .Q(p_17_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv
   (\FSM_onehot_ctrl_reg[state][1]_0 ,
    \mul[add] ,
    CO,
    Q,
    \ctrl_reg[out_en]_0 ,
    \divider_core_serial.div_reg[quotient][30]_0 ,
    \ctrl_reg[out_en]_1 ,
    \ctrl_reg[out_en]_2 ,
    \ctrl_reg[out_en]_3 ,
    \ctrl_reg[out_en]_4 ,
    \ctrl_reg[out_en]_5 ,
    \ctrl_reg[out_en]_6 ,
    \ctrl_reg[out_en]_7 ,
    \ctrl_reg[out_en]_8 ,
    \ctrl_reg[out_en]_9 ,
    \ctrl_reg[out_en]_10 ,
    \ctrl_reg[out_en]_11 ,
    \ctrl_reg[out_en]_12 ,
    \ctrl_reg[out_en]_13 ,
    \ctrl_reg[out_en]_14 ,
    \ctrl_reg[out_en]_15 ,
    \ctrl_reg[out_en]_16 ,
    \ctrl_reg[out_en]_17 ,
    \ctrl_reg[out_en]_18 ,
    \ctrl_reg[out_en]_19 ,
    \ctrl_reg[out_en]_20 ,
    \ctrl_reg[out_en]_21 ,
    \ctrl_reg[out_en]_22 ,
    \ctrl_reg[out_en]_23 ,
    \ctrl_reg[out_en]_24 ,
    \ctrl_reg[out_en]_25 ,
    \ctrl_reg[out_en]_26 ,
    \ctrl_reg[out_en]_27 ,
    \ctrl_reg[out_en]_28 ,
    \ctrl_reg[out_en]_29 ,
    \ctrl_reg[out_en]_30 ,
    \ctrl_reg[out_en]_31 ,
    \div_reg[sign_mod]_0 ,
    clk,
    rstn_sys,
    DI,
    S,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_1 ,
    \divider_core_serial.div_reg[remainder][0]_0 ,
    \execute_engine_reg[ir] ,
    rs2_o,
    \_inferred__4/i__carry__7_0 ,
    \_inferred__4/i__carry_0 ,
    \register_file_fpga.reg_file_reg_i_71 ,
    \serial_shifter.shifter_reg[done_ff] ,
    \register_file_fpga.reg_file_reg_i_71_0 ,
    \register_file_fpga.reg_file_reg_i_210_0 ,
    \register_file_fpga.reg_file_reg_i_151_0 ,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_138_0 ,
    \divider_core_serial.div_reg[quotient][31]_0 ,
    \ctrl_reg[rs2_abs][31]_0 ,
    \multiplier_core_serial.mul_reg[prod][63]_0 );
  output \FSM_onehot_ctrl_reg[state][1]_0 ;
  output [32:0]\mul[add] ;
  output [0:0]CO;
  output [31:0]Q;
  output \ctrl_reg[out_en]_0 ;
  output [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  output \ctrl_reg[out_en]_1 ;
  output \ctrl_reg[out_en]_2 ;
  output \ctrl_reg[out_en]_3 ;
  output \ctrl_reg[out_en]_4 ;
  output \ctrl_reg[out_en]_5 ;
  output \ctrl_reg[out_en]_6 ;
  output \ctrl_reg[out_en]_7 ;
  output \ctrl_reg[out_en]_8 ;
  output \ctrl_reg[out_en]_9 ;
  output \ctrl_reg[out_en]_10 ;
  output \ctrl_reg[out_en]_11 ;
  output \ctrl_reg[out_en]_12 ;
  output \ctrl_reg[out_en]_13 ;
  output \ctrl_reg[out_en]_14 ;
  output \ctrl_reg[out_en]_15 ;
  output \ctrl_reg[out_en]_16 ;
  output \ctrl_reg[out_en]_17 ;
  output \ctrl_reg[out_en]_18 ;
  output \ctrl_reg[out_en]_19 ;
  output \ctrl_reg[out_en]_20 ;
  output \ctrl_reg[out_en]_21 ;
  output \ctrl_reg[out_en]_22 ;
  output \ctrl_reg[out_en]_23 ;
  output \ctrl_reg[out_en]_24 ;
  output \ctrl_reg[out_en]_25 ;
  output \ctrl_reg[out_en]_26 ;
  output \ctrl_reg[out_en]_27 ;
  output \ctrl_reg[out_en]_28 ;
  output \ctrl_reg[out_en]_29 ;
  output \ctrl_reg[out_en]_30 ;
  output \ctrl_reg[out_en]_31 ;
  input \div_reg[sign_mod]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]DI;
  input [0:0]S;
  input \ctrl[cpu_trap] ;
  input [0:0]\div_reg[sign_mod]_1 ;
  input \divider_core_serial.div_reg[remainder][0]_0 ;
  input [1:0]\execute_engine_reg[ir] ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7_0 ;
  input \_inferred__4/i__carry_0 ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  input \serial_shifter.shifter_reg[done_ff] ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  input \register_file_fpga.reg_file_reg_i_210_0 ;
  input \register_file_fpga.reg_file_reg_i_151_0 ;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_138_0 ;
  input [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  input [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire \FSM_onehot_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_onehot_ctrl_reg[state][1]_0 ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][0] ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][2] ;
  wire [31:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry_0 ;
  wire \_inferred__4/i__carry__0_n_0 ;
  wire \_inferred__4/i__carry__0_n_1 ;
  wire \_inferred__4/i__carry__0_n_2 ;
  wire \_inferred__4/i__carry__0_n_3 ;
  wire \_inferred__4/i__carry__1_n_0 ;
  wire \_inferred__4/i__carry__1_n_1 ;
  wire \_inferred__4/i__carry__1_n_2 ;
  wire \_inferred__4/i__carry__1_n_3 ;
  wire \_inferred__4/i__carry__2_n_0 ;
  wire \_inferred__4/i__carry__2_n_1 ;
  wire \_inferred__4/i__carry__2_n_2 ;
  wire \_inferred__4/i__carry__2_n_3 ;
  wire \_inferred__4/i__carry__3_n_0 ;
  wire \_inferred__4/i__carry__3_n_1 ;
  wire \_inferred__4/i__carry__3_n_2 ;
  wire \_inferred__4/i__carry__3_n_3 ;
  wire \_inferred__4/i__carry__4_n_0 ;
  wire \_inferred__4/i__carry__4_n_1 ;
  wire \_inferred__4/i__carry__4_n_2 ;
  wire \_inferred__4/i__carry__4_n_3 ;
  wire \_inferred__4/i__carry__5_n_0 ;
  wire \_inferred__4/i__carry__5_n_1 ;
  wire \_inferred__4/i__carry__5_n_2 ;
  wire \_inferred__4/i__carry__5_n_3 ;
  wire \_inferred__4/i__carry__6_n_0 ;
  wire \_inferred__4/i__carry__6_n_1 ;
  wire \_inferred__4/i__carry__6_n_2 ;
  wire \_inferred__4/i__carry__6_n_3 ;
  wire \_inferred__4/i__carry__7_0 ;
  wire \_inferred__4/i__carry_n_0 ;
  wire \_inferred__4/i__carry_n_1 ;
  wire \_inferred__4/i__carry_n_2 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire clk;
  wire \ctrl[cnt] ;
  wire \ctrl[cnt][0]_i_1_n_0 ;
  wire \ctrl[cnt][1]_i_1_n_0 ;
  wire \ctrl[cnt][2]_i_1_n_0 ;
  wire \ctrl[cnt][3]_i_1_n_0 ;
  wire \ctrl[cnt][4]_i_2_n_0 ;
  wire \ctrl[cnt][4]_i_3_n_0 ;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[cnt_n_0_][0] ;
  wire \ctrl_reg[cnt_n_0_][2] ;
  wire \ctrl_reg[cnt_n_0_][3] ;
  wire \ctrl_reg[cnt_n_0_][4] ;
  wire \ctrl_reg[out_en]_0 ;
  wire \ctrl_reg[out_en]_1 ;
  wire \ctrl_reg[out_en]_10 ;
  wire \ctrl_reg[out_en]_11 ;
  wire \ctrl_reg[out_en]_12 ;
  wire \ctrl_reg[out_en]_13 ;
  wire \ctrl_reg[out_en]_14 ;
  wire \ctrl_reg[out_en]_15 ;
  wire \ctrl_reg[out_en]_16 ;
  wire \ctrl_reg[out_en]_17 ;
  wire \ctrl_reg[out_en]_18 ;
  wire \ctrl_reg[out_en]_19 ;
  wire \ctrl_reg[out_en]_2 ;
  wire \ctrl_reg[out_en]_20 ;
  wire \ctrl_reg[out_en]_21 ;
  wire \ctrl_reg[out_en]_22 ;
  wire \ctrl_reg[out_en]_23 ;
  wire \ctrl_reg[out_en]_24 ;
  wire \ctrl_reg[out_en]_25 ;
  wire \ctrl_reg[out_en]_26 ;
  wire \ctrl_reg[out_en]_27 ;
  wire \ctrl_reg[out_en]_28 ;
  wire \ctrl_reg[out_en]_29 ;
  wire \ctrl_reg[out_en]_3 ;
  wire \ctrl_reg[out_en]_30 ;
  wire \ctrl_reg[out_en]_31 ;
  wire \ctrl_reg[out_en]_4 ;
  wire \ctrl_reg[out_en]_5 ;
  wire \ctrl_reg[out_en]_6 ;
  wire \ctrl_reg[out_en]_7 ;
  wire \ctrl_reg[out_en]_8 ;
  wire \ctrl_reg[out_en]_9 ;
  wire \ctrl_reg[out_en]__0 ;
  wire [31:0]\ctrl_reg[rs2_abs] ;
  wire [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  wire \div[quotient] ;
  wire \div[sign_mod] ;
  wire \div[sub]_carry__0_i_1_n_0 ;
  wire \div[sub]_carry__0_i_2_n_0 ;
  wire \div[sub]_carry__0_i_3_n_0 ;
  wire \div[sub]_carry__0_i_4_n_0 ;
  wire \div[sub]_carry__0_n_0 ;
  wire \div[sub]_carry__0_n_1 ;
  wire \div[sub]_carry__0_n_2 ;
  wire \div[sub]_carry__0_n_3 ;
  wire \div[sub]_carry__0_n_4 ;
  wire \div[sub]_carry__0_n_5 ;
  wire \div[sub]_carry__0_n_6 ;
  wire \div[sub]_carry__0_n_7 ;
  wire \div[sub]_carry__1_i_1_n_0 ;
  wire \div[sub]_carry__1_i_2_n_0 ;
  wire \div[sub]_carry__1_i_3_n_0 ;
  wire \div[sub]_carry__1_i_4_n_0 ;
  wire \div[sub]_carry__1_n_0 ;
  wire \div[sub]_carry__1_n_1 ;
  wire \div[sub]_carry__1_n_2 ;
  wire \div[sub]_carry__1_n_3 ;
  wire \div[sub]_carry__1_n_4 ;
  wire \div[sub]_carry__1_n_5 ;
  wire \div[sub]_carry__1_n_6 ;
  wire \div[sub]_carry__1_n_7 ;
  wire \div[sub]_carry__2_i_1_n_0 ;
  wire \div[sub]_carry__2_i_2_n_0 ;
  wire \div[sub]_carry__2_i_3_n_0 ;
  wire \div[sub]_carry__2_i_4_n_0 ;
  wire \div[sub]_carry__2_n_0 ;
  wire \div[sub]_carry__2_n_1 ;
  wire \div[sub]_carry__2_n_2 ;
  wire \div[sub]_carry__2_n_3 ;
  wire \div[sub]_carry__2_n_4 ;
  wire \div[sub]_carry__2_n_5 ;
  wire \div[sub]_carry__2_n_6 ;
  wire \div[sub]_carry__2_n_7 ;
  wire \div[sub]_carry__3_i_1_n_0 ;
  wire \div[sub]_carry__3_i_2_n_0 ;
  wire \div[sub]_carry__3_i_3_n_0 ;
  wire \div[sub]_carry__3_i_4_n_0 ;
  wire \div[sub]_carry__3_n_0 ;
  wire \div[sub]_carry__3_n_1 ;
  wire \div[sub]_carry__3_n_2 ;
  wire \div[sub]_carry__3_n_3 ;
  wire \div[sub]_carry__3_n_4 ;
  wire \div[sub]_carry__3_n_5 ;
  wire \div[sub]_carry__3_n_6 ;
  wire \div[sub]_carry__3_n_7 ;
  wire \div[sub]_carry__4_i_1_n_0 ;
  wire \div[sub]_carry__4_i_2_n_0 ;
  wire \div[sub]_carry__4_i_3_n_0 ;
  wire \div[sub]_carry__4_i_4_n_0 ;
  wire \div[sub]_carry__4_n_0 ;
  wire \div[sub]_carry__4_n_1 ;
  wire \div[sub]_carry__4_n_2 ;
  wire \div[sub]_carry__4_n_3 ;
  wire \div[sub]_carry__4_n_4 ;
  wire \div[sub]_carry__4_n_5 ;
  wire \div[sub]_carry__4_n_6 ;
  wire \div[sub]_carry__4_n_7 ;
  wire \div[sub]_carry__5_i_1_n_0 ;
  wire \div[sub]_carry__5_i_2_n_0 ;
  wire \div[sub]_carry__5_i_3_n_0 ;
  wire \div[sub]_carry__5_i_4_n_0 ;
  wire \div[sub]_carry__5_n_0 ;
  wire \div[sub]_carry__5_n_1 ;
  wire \div[sub]_carry__5_n_2 ;
  wire \div[sub]_carry__5_n_3 ;
  wire \div[sub]_carry__5_n_4 ;
  wire \div[sub]_carry__5_n_5 ;
  wire \div[sub]_carry__5_n_6 ;
  wire \div[sub]_carry__5_n_7 ;
  wire \div[sub]_carry__6_i_1_n_0 ;
  wire \div[sub]_carry__6_i_2_n_0 ;
  wire \div[sub]_carry__6_i_3_n_0 ;
  wire \div[sub]_carry__6_i_4_n_0 ;
  wire \div[sub]_carry__6_n_0 ;
  wire \div[sub]_carry__6_n_1 ;
  wire \div[sub]_carry__6_n_2 ;
  wire \div[sub]_carry__6_n_3 ;
  wire \div[sub]_carry__6_n_4 ;
  wire \div[sub]_carry__6_n_5 ;
  wire \div[sub]_carry__6_n_6 ;
  wire \div[sub]_carry__6_n_7 ;
  wire \div[sub]_carry_i_1_n_0 ;
  wire \div[sub]_carry_i_2_n_0 ;
  wire \div[sub]_carry_i_3_n_0 ;
  wire \div[sub]_carry_i_4_n_0 ;
  wire \div[sub]_carry_n_0 ;
  wire \div[sub]_carry_n_1 ;
  wire \div[sub]_carry_n_2 ;
  wire \div[sub]_carry_n_3 ;
  wire \div[sub]_carry_n_4 ;
  wire \div[sub]_carry_n_5 ;
  wire \div[sub]_carry_n_6 ;
  wire \div[sub]_carry_n_7 ;
  wire \div_reg[sign_mod]_0 ;
  wire [0:0]\div_reg[sign_mod]_1 ;
  wire \div_reg[sign_mod]__0 ;
  wire \divider_core_serial.div[remainder][0]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][10]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][11]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][12]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][13]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][14]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][15]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][16]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][17]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][18]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][19]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][1]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][20]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][21]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][22]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][23]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][24]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][25]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][26]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][27]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][28]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][29]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][2]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][30]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][31]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][3]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][4]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][5]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][6]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][7]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][8]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][9]_i_1_n_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  wire [31:0]\divider_core_serial.div_reg[remainder] ;
  wire \divider_core_serial.div_reg[remainder][0]_0 ;
  wire [1:0]\execute_engine_reg[ir] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [31:1]minusOp;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul[prod][63]_i_1_n_0 ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;
  wire [31:0]p_0_in;
  wire p_1_in0;
  wire p_2_in;
  wire \register_file_fpga.reg_file_reg_i_138_0 ;
  wire \register_file_fpga.reg_file_reg_i_151_0 ;
  wire \register_file_fpga.reg_file_reg_i_170_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_171_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_172_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_173_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_174_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_175_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_176_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_177_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_178_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_179_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_180_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_181_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_182_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_183_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_184_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_185_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_186_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_187_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_188_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_189_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_190_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_191_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_192_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_193_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_194_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_195_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_196_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_197_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_198_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_199_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_200_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_201_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_202_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_203_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_203_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_210_0 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_212_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_213_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_214_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_215_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_216_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_217_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_218_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_219_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_220_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_221_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_222_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_223_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_224_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_225_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_226_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_227_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_228_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_229_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_230_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_231_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_232_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_233_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_234_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_235_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_236_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_237_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_238_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_239_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_240_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_241_n_0 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [3:0]\NLW__inferred__4/i__carry__7_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__4/i__carry__7_O_UNCONNECTED ;
  wire [3:1]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_register_file_fpga.reg_file_reg_i_203_CO_UNCONNECTED ;
  wire [3:3]\NLW_register_file_fpga.reg_file_reg_i_203_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\FSM_onehot_ctrl[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\FSM_onehot_ctrl[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \FSM_onehot_ctrl[state][2]_i_2 
       (.I0(\ctrl[cnt][4]_i_3_n_0 ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cpu_trap] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I4(\div[sign_mod] ),
        .I5(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_ctrl[state][0]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][0] ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][1]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state][1]_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][2] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_0 ,\_inferred__4/i__carry_n_1 ,\_inferred__4/i__carry_n_2 ,\_inferred__4/i__carry_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({p_0_in[3:1],DI}),
        .O(\mul[add] [3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__0 
       (.CI(\_inferred__4/i__carry_n_0 ),
        .CO({\_inferred__4/i__carry__0_n_0 ,\_inferred__4/i__carry__0_n_1 ,\_inferred__4/i__carry__0_n_2 ,\_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(\mul[add] [7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__1 
       (.CI(\_inferred__4/i__carry__0_n_0 ),
        .CO({\_inferred__4/i__carry__1_n_0 ,\_inferred__4/i__carry__1_n_1 ,\_inferred__4/i__carry__1_n_2 ,\_inferred__4/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(\mul[add] [11:8]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__2 
       (.CI(\_inferred__4/i__carry__1_n_0 ),
        .CO({\_inferred__4/i__carry__2_n_0 ,\_inferred__4/i__carry__2_n_1 ,\_inferred__4/i__carry__2_n_2 ,\_inferred__4/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O(\mul[add] [15:12]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__3 
       (.CI(\_inferred__4/i__carry__2_n_0 ),
        .CO({\_inferred__4/i__carry__3_n_0 ,\_inferred__4/i__carry__3_n_1 ,\_inferred__4/i__carry__3_n_2 ,\_inferred__4/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[19:16]),
        .O(\mul[add] [19:16]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__4 
       (.CI(\_inferred__4/i__carry__3_n_0 ),
        .CO({\_inferred__4/i__carry__4_n_0 ,\_inferred__4/i__carry__4_n_1 ,\_inferred__4/i__carry__4_n_2 ,\_inferred__4/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[23:20]),
        .O(\mul[add] [23:20]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__5 
       (.CI(\_inferred__4/i__carry__4_n_0 ),
        .CO({\_inferred__4/i__carry__5_n_0 ,\_inferred__4/i__carry__5_n_1 ,\_inferred__4/i__carry__5_n_2 ,\_inferred__4/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[27:24]),
        .O(\mul[add] [27:24]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__6 
       (.CI(\_inferred__4/i__carry__5_n_0 ),
        .CO({\_inferred__4/i__carry__6_n_0 ,\_inferred__4/i__carry__6_n_1 ,\_inferred__4/i__carry__6_n_2 ,\_inferred__4/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[31:28]),
        .O(\mul[add] [31:28]),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__7 
       (.CI(\_inferred__4/i__carry__6_n_0 ),
        .CO(\NLW__inferred__4/i__carry__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__4/i__carry__7_O_UNCONNECTED [3:1],\mul[add] [32]}),
        .S({1'b0,1'b0,1'b0,i__carry__7_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[cnt][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\ctrl_reg[cnt_n_0_][0] ),
        .O(\ctrl[cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEEBAAAA)) 
    \ctrl[cnt][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][2] ),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(p_2_in),
        .I4(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \ctrl[cnt][3]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][3] ),
        .I2(p_2_in),
        .I3(\ctrl_reg[cnt_n_0_][0] ),
        .I4(\ctrl_reg[cnt_n_0_][2] ),
        .I5(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[cnt][4]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\ctrl[cnt] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][4]_i_2 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cnt][4]_i_3_n_0 ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[cnt][4]_i_3 
       (.I0(\ctrl_reg[cnt_n_0_][3] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\ctrl_reg[cnt_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ctrl[rs2_abs][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\div_reg[sign_mod]_1 ),
        .O(\div[sign_mod] ));
  FDCE \ctrl_reg[cnt][0] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][0]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][0] ));
  FDCE \ctrl_reg[cnt][1] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][1]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \ctrl_reg[cnt][2] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][2]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][2] ));
  FDCE \ctrl_reg[cnt][3] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][3]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][3] ));
  FDCE \ctrl_reg[cnt][4] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][4]_i_2_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][4] ));
  FDCE \ctrl_reg[out_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .Q(\ctrl_reg[out_en]__0 ));
  FDCE \ctrl_reg[rs2_abs][0] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [0]),
        .Q(\ctrl_reg[rs2_abs] [0]));
  FDCE \ctrl_reg[rs2_abs][10] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [10]),
        .Q(\ctrl_reg[rs2_abs] [10]));
  FDCE \ctrl_reg[rs2_abs][11] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [11]),
        .Q(\ctrl_reg[rs2_abs] [11]));
  FDCE \ctrl_reg[rs2_abs][12] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [12]),
        .Q(\ctrl_reg[rs2_abs] [12]));
  FDCE \ctrl_reg[rs2_abs][13] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [13]),
        .Q(\ctrl_reg[rs2_abs] [13]));
  FDCE \ctrl_reg[rs2_abs][14] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [14]),
        .Q(\ctrl_reg[rs2_abs] [14]));
  FDCE \ctrl_reg[rs2_abs][15] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [15]),
        .Q(\ctrl_reg[rs2_abs] [15]));
  FDCE \ctrl_reg[rs2_abs][16] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [16]),
        .Q(\ctrl_reg[rs2_abs] [16]));
  FDCE \ctrl_reg[rs2_abs][17] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [17]),
        .Q(\ctrl_reg[rs2_abs] [17]));
  FDCE \ctrl_reg[rs2_abs][18] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [18]),
        .Q(\ctrl_reg[rs2_abs] [18]));
  FDCE \ctrl_reg[rs2_abs][19] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [19]),
        .Q(\ctrl_reg[rs2_abs] [19]));
  FDCE \ctrl_reg[rs2_abs][1] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [1]),
        .Q(\ctrl_reg[rs2_abs] [1]));
  FDCE \ctrl_reg[rs2_abs][20] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [20]),
        .Q(\ctrl_reg[rs2_abs] [20]));
  FDCE \ctrl_reg[rs2_abs][21] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [21]),
        .Q(\ctrl_reg[rs2_abs] [21]));
  FDCE \ctrl_reg[rs2_abs][22] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [22]),
        .Q(\ctrl_reg[rs2_abs] [22]));
  FDCE \ctrl_reg[rs2_abs][23] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [23]),
        .Q(\ctrl_reg[rs2_abs] [23]));
  FDCE \ctrl_reg[rs2_abs][24] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [24]),
        .Q(\ctrl_reg[rs2_abs] [24]));
  FDCE \ctrl_reg[rs2_abs][25] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [25]),
        .Q(\ctrl_reg[rs2_abs] [25]));
  FDCE \ctrl_reg[rs2_abs][26] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [26]),
        .Q(\ctrl_reg[rs2_abs] [26]));
  FDCE \ctrl_reg[rs2_abs][27] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [27]),
        .Q(\ctrl_reg[rs2_abs] [27]));
  FDCE \ctrl_reg[rs2_abs][28] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [28]),
        .Q(\ctrl_reg[rs2_abs] [28]));
  FDCE \ctrl_reg[rs2_abs][29] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [29]),
        .Q(\ctrl_reg[rs2_abs] [29]));
  FDCE \ctrl_reg[rs2_abs][2] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [2]),
        .Q(\ctrl_reg[rs2_abs] [2]));
  FDCE \ctrl_reg[rs2_abs][30] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [30]),
        .Q(\ctrl_reg[rs2_abs] [30]));
  FDCE \ctrl_reg[rs2_abs][31] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [31]),
        .Q(\ctrl_reg[rs2_abs] [31]));
  FDCE \ctrl_reg[rs2_abs][3] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [3]),
        .Q(\ctrl_reg[rs2_abs] [3]));
  FDCE \ctrl_reg[rs2_abs][4] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [4]),
        .Q(\ctrl_reg[rs2_abs] [4]));
  FDCE \ctrl_reg[rs2_abs][5] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [5]),
        .Q(\ctrl_reg[rs2_abs] [5]));
  FDCE \ctrl_reg[rs2_abs][6] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [6]),
        .Q(\ctrl_reg[rs2_abs] [6]));
  FDCE \ctrl_reg[rs2_abs][7] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [7]),
        .Q(\ctrl_reg[rs2_abs] [7]));
  FDCE \ctrl_reg[rs2_abs][8] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [8]),
        .Q(\ctrl_reg[rs2_abs] [8]));
  FDCE \ctrl_reg[rs2_abs][9] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [9]),
        .Q(\ctrl_reg[rs2_abs] [9]));
  CARRY4 \div[sub]_carry 
       (.CI(1'b0),
        .CO({\div[sub]_carry_n_0 ,\div[sub]_carry_n_1 ,\div[sub]_carry_n_2 ,\div[sub]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\divider_core_serial.div_reg[remainder] [2:0],p_1_in0}),
        .O({\div[sub]_carry_n_4 ,\div[sub]_carry_n_5 ,\div[sub]_carry_n_6 ,\div[sub]_carry_n_7 }),
        .S({\div[sub]_carry_i_1_n_0 ,\div[sub]_carry_i_2_n_0 ,\div[sub]_carry_i_3_n_0 ,\div[sub]_carry_i_4_n_0 }));
  CARRY4 \div[sub]_carry__0 
       (.CI(\div[sub]_carry_n_0 ),
        .CO({\div[sub]_carry__0_n_0 ,\div[sub]_carry__0_n_1 ,\div[sub]_carry__0_n_2 ,\div[sub]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [6:3]),
        .O({\div[sub]_carry__0_n_4 ,\div[sub]_carry__0_n_5 ,\div[sub]_carry__0_n_6 ,\div[sub]_carry__0_n_7 }),
        .S({\div[sub]_carry__0_i_1_n_0 ,\div[sub]_carry__0_i_2_n_0 ,\div[sub]_carry__0_i_3_n_0 ,\div[sub]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(\ctrl_reg[rs2_abs] [7]),
        .O(\div[sub]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(\ctrl_reg[rs2_abs] [6]),
        .O(\div[sub]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(\ctrl_reg[rs2_abs] [5]),
        .O(\div[sub]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(\ctrl_reg[rs2_abs] [4]),
        .O(\div[sub]_carry__0_i_4_n_0 ));
  CARRY4 \div[sub]_carry__1 
       (.CI(\div[sub]_carry__0_n_0 ),
        .CO({\div[sub]_carry__1_n_0 ,\div[sub]_carry__1_n_1 ,\div[sub]_carry__1_n_2 ,\div[sub]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [10:7]),
        .O({\div[sub]_carry__1_n_4 ,\div[sub]_carry__1_n_5 ,\div[sub]_carry__1_n_6 ,\div[sub]_carry__1_n_7 }),
        .S({\div[sub]_carry__1_i_1_n_0 ,\div[sub]_carry__1_i_2_n_0 ,\div[sub]_carry__1_i_3_n_0 ,\div[sub]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(\ctrl_reg[rs2_abs] [11]),
        .O(\div[sub]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(\ctrl_reg[rs2_abs] [10]),
        .O(\div[sub]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(\ctrl_reg[rs2_abs] [9]),
        .O(\div[sub]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(\ctrl_reg[rs2_abs] [8]),
        .O(\div[sub]_carry__1_i_4_n_0 ));
  CARRY4 \div[sub]_carry__2 
       (.CI(\div[sub]_carry__1_n_0 ),
        .CO({\div[sub]_carry__2_n_0 ,\div[sub]_carry__2_n_1 ,\div[sub]_carry__2_n_2 ,\div[sub]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [14:11]),
        .O({\div[sub]_carry__2_n_4 ,\div[sub]_carry__2_n_5 ,\div[sub]_carry__2_n_6 ,\div[sub]_carry__2_n_7 }),
        .S({\div[sub]_carry__2_i_1_n_0 ,\div[sub]_carry__2_i_2_n_0 ,\div[sub]_carry__2_i_3_n_0 ,\div[sub]_carry__2_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(\ctrl_reg[rs2_abs] [15]),
        .O(\div[sub]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(\ctrl_reg[rs2_abs] [14]),
        .O(\div[sub]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(\ctrl_reg[rs2_abs] [13]),
        .O(\div[sub]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(\ctrl_reg[rs2_abs] [12]),
        .O(\div[sub]_carry__2_i_4_n_0 ));
  CARRY4 \div[sub]_carry__3 
       (.CI(\div[sub]_carry__2_n_0 ),
        .CO({\div[sub]_carry__3_n_0 ,\div[sub]_carry__3_n_1 ,\div[sub]_carry__3_n_2 ,\div[sub]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [18:15]),
        .O({\div[sub]_carry__3_n_4 ,\div[sub]_carry__3_n_5 ,\div[sub]_carry__3_n_6 ,\div[sub]_carry__3_n_7 }),
        .S({\div[sub]_carry__3_i_1_n_0 ,\div[sub]_carry__3_i_2_n_0 ,\div[sub]_carry__3_i_3_n_0 ,\div[sub]_carry__3_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(\ctrl_reg[rs2_abs] [19]),
        .O(\div[sub]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(\ctrl_reg[rs2_abs] [18]),
        .O(\div[sub]_carry__3_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(\ctrl_reg[rs2_abs] [17]),
        .O(\div[sub]_carry__3_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(\ctrl_reg[rs2_abs] [16]),
        .O(\div[sub]_carry__3_i_4_n_0 ));
  CARRY4 \div[sub]_carry__4 
       (.CI(\div[sub]_carry__3_n_0 ),
        .CO({\div[sub]_carry__4_n_0 ,\div[sub]_carry__4_n_1 ,\div[sub]_carry__4_n_2 ,\div[sub]_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [22:19]),
        .O({\div[sub]_carry__4_n_4 ,\div[sub]_carry__4_n_5 ,\div[sub]_carry__4_n_6 ,\div[sub]_carry__4_n_7 }),
        .S({\div[sub]_carry__4_i_1_n_0 ,\div[sub]_carry__4_i_2_n_0 ,\div[sub]_carry__4_i_3_n_0 ,\div[sub]_carry__4_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(\ctrl_reg[rs2_abs] [23]),
        .O(\div[sub]_carry__4_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(\ctrl_reg[rs2_abs] [22]),
        .O(\div[sub]_carry__4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(\ctrl_reg[rs2_abs] [21]),
        .O(\div[sub]_carry__4_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(\ctrl_reg[rs2_abs] [20]),
        .O(\div[sub]_carry__4_i_4_n_0 ));
  CARRY4 \div[sub]_carry__5 
       (.CI(\div[sub]_carry__4_n_0 ),
        .CO({\div[sub]_carry__5_n_0 ,\div[sub]_carry__5_n_1 ,\div[sub]_carry__5_n_2 ,\div[sub]_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [26:23]),
        .O({\div[sub]_carry__5_n_4 ,\div[sub]_carry__5_n_5 ,\div[sub]_carry__5_n_6 ,\div[sub]_carry__5_n_7 }),
        .S({\div[sub]_carry__5_i_1_n_0 ,\div[sub]_carry__5_i_2_n_0 ,\div[sub]_carry__5_i_3_n_0 ,\div[sub]_carry__5_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(\ctrl_reg[rs2_abs] [27]),
        .O(\div[sub]_carry__5_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(\ctrl_reg[rs2_abs] [26]),
        .O(\div[sub]_carry__5_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(\ctrl_reg[rs2_abs] [25]),
        .O(\div[sub]_carry__5_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(\ctrl_reg[rs2_abs] [24]),
        .O(\div[sub]_carry__5_i_4_n_0 ));
  CARRY4 \div[sub]_carry__6 
       (.CI(\div[sub]_carry__5_n_0 ),
        .CO({\div[sub]_carry__6_n_0 ,\div[sub]_carry__6_n_1 ,\div[sub]_carry__6_n_2 ,\div[sub]_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [30:27]),
        .O({\div[sub]_carry__6_n_4 ,\div[sub]_carry__6_n_5 ,\div[sub]_carry__6_n_6 ,\div[sub]_carry__6_n_7 }),
        .S({\div[sub]_carry__6_i_1_n_0 ,\div[sub]_carry__6_i_2_n_0 ,\div[sub]_carry__6_i_3_n_0 ,\div[sub]_carry__6_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(\ctrl_reg[rs2_abs] [31]),
        .O(\div[sub]_carry__6_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(\ctrl_reg[rs2_abs] [30]),
        .O(\div[sub]_carry__6_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(\ctrl_reg[rs2_abs] [29]),
        .O(\div[sub]_carry__6_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(\ctrl_reg[rs2_abs] [28]),
        .O(\div[sub]_carry__6_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(\ctrl_reg[rs2_abs] [3]),
        .O(\div[sub]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(\ctrl_reg[rs2_abs] [2]),
        .O(\div[sub]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(\ctrl_reg[rs2_abs] [1]),
        .O(\div[sub]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\ctrl_reg[rs2_abs] [0]),
        .O(\div[sub]_carry_i_4_n_0 ));
  FDCE \div_reg[sign_mod] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\div_reg[sign_mod]_0 ),
        .Q(\div_reg[sign_mod]__0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \divider_core_serial.div[quotient][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\div_reg[sign_mod]_1 ),
        .I3(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\div[quotient] ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][0]_i_1 
       (.I0(p_1_in0),
        .I1(CO),
        .I2(\div[sub]_carry_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][10]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][11]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][12]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][13]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][14]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][15]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][16]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][17]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][18]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][19]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][1]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(CO),
        .I2(\div[sub]_carry_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][20]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][21]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][22]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][23]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][24]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][25]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][26]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][27]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][28]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][29]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][2]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(CO),
        .I2(\div[sub]_carry_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][30]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][31]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][3]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(CO),
        .I2(\div[sub]_carry_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][4]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][5]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][6]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][7]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][8]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][9]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][9]_i_1_n_0 ));
  FDCE \divider_core_serial.div_reg[quotient][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [0]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [0]));
  CARRY4 \divider_core_serial.div_reg[quotient][0]_i_2 
       (.CI(\div[sub]_carry__6_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDCE \divider_core_serial.div_reg[quotient][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [10]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [10]));
  FDCE \divider_core_serial.div_reg[quotient][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [11]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [11]));
  FDCE \divider_core_serial.div_reg[quotient][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [12]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [12]));
  FDCE \divider_core_serial.div_reg[quotient][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [13]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [13]));
  FDCE \divider_core_serial.div_reg[quotient][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [14]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [14]));
  FDCE \divider_core_serial.div_reg[quotient][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [15]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [15]));
  FDCE \divider_core_serial.div_reg[quotient][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [16]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [16]));
  FDCE \divider_core_serial.div_reg[quotient][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [17]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [17]));
  FDCE \divider_core_serial.div_reg[quotient][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [18]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [18]));
  FDCE \divider_core_serial.div_reg[quotient][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [19]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [19]));
  FDCE \divider_core_serial.div_reg[quotient][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [1]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [1]));
  FDCE \divider_core_serial.div_reg[quotient][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [20]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [20]));
  FDCE \divider_core_serial.div_reg[quotient][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [21]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [21]));
  FDCE \divider_core_serial.div_reg[quotient][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [22]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [22]));
  FDCE \divider_core_serial.div_reg[quotient][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [23]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [23]));
  FDCE \divider_core_serial.div_reg[quotient][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [24]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [24]));
  FDCE \divider_core_serial.div_reg[quotient][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [25]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [25]));
  FDCE \divider_core_serial.div_reg[quotient][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [26]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [26]));
  FDCE \divider_core_serial.div_reg[quotient][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [27]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [27]));
  FDCE \divider_core_serial.div_reg[quotient][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [28]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [28]));
  FDCE \divider_core_serial.div_reg[quotient][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [29]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [29]));
  FDCE \divider_core_serial.div_reg[quotient][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [2]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [2]));
  FDCE \divider_core_serial.div_reg[quotient][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [30]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [30]));
  FDCE \divider_core_serial.div_reg[quotient][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [31]),
        .Q(p_1_in0));
  FDCE \divider_core_serial.div_reg[quotient][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [3]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [3]));
  FDCE \divider_core_serial.div_reg[quotient][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [4]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [4]));
  FDCE \divider_core_serial.div_reg[quotient][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [5]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [5]));
  FDCE \divider_core_serial.div_reg[quotient][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [6]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [6]));
  FDCE \divider_core_serial.div_reg[quotient][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [7]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [7]));
  FDCE \divider_core_serial.div_reg[quotient][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [8]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [8]));
  FDCE \divider_core_serial.div_reg[quotient][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [9]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [9]));
  FDCE \divider_core_serial.div_reg[remainder][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][0]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [0]));
  FDCE \divider_core_serial.div_reg[remainder][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][10]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [10]));
  FDCE \divider_core_serial.div_reg[remainder][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][11]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [11]));
  FDCE \divider_core_serial.div_reg[remainder][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][12]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [12]));
  FDCE \divider_core_serial.div_reg[remainder][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][13]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [13]));
  FDCE \divider_core_serial.div_reg[remainder][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][14]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [14]));
  FDCE \divider_core_serial.div_reg[remainder][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][15]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [15]));
  FDCE \divider_core_serial.div_reg[remainder][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][16]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [16]));
  FDCE \divider_core_serial.div_reg[remainder][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][17]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [17]));
  FDCE \divider_core_serial.div_reg[remainder][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][18]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [18]));
  FDCE \divider_core_serial.div_reg[remainder][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][19]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [19]));
  FDCE \divider_core_serial.div_reg[remainder][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][1]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [1]));
  FDCE \divider_core_serial.div_reg[remainder][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][20]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [20]));
  FDCE \divider_core_serial.div_reg[remainder][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][21]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [21]));
  FDCE \divider_core_serial.div_reg[remainder][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][22]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [22]));
  FDCE \divider_core_serial.div_reg[remainder][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][23]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [23]));
  FDCE \divider_core_serial.div_reg[remainder][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][24]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [24]));
  FDCE \divider_core_serial.div_reg[remainder][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][25]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [25]));
  FDCE \divider_core_serial.div_reg[remainder][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][26]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [26]));
  FDCE \divider_core_serial.div_reg[remainder][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][27]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [27]));
  FDCE \divider_core_serial.div_reg[remainder][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][28]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [28]));
  FDCE \divider_core_serial.div_reg[remainder][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][29]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [29]));
  FDCE \divider_core_serial.div_reg[remainder][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][2]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [2]));
  FDCE \divider_core_serial.div_reg[remainder][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][30]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [30]));
  FDCE \divider_core_serial.div_reg[remainder][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][31]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [31]));
  FDCE \divider_core_serial.div_reg[remainder][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][3]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [3]));
  FDCE \divider_core_serial.div_reg[remainder][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][4]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [4]));
  FDCE \divider_core_serial.div_reg[remainder][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][5]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [5]));
  FDCE \divider_core_serial.div_reg[remainder][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][6]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [6]));
  FDCE \divider_core_serial.div_reg[remainder][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][7]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [7]));
  FDCE \divider_core_serial.div_reg[remainder][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][8]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [8]));
  FDCE \divider_core_serial.div_reg[remainder][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][9]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [9]));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_1
       (.I0(Q[0]),
        .I1(rs2_o[6]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[7]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_2
       (.I0(Q[0]),
        .I1(rs2_o[5]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[6]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_3
       (.I0(Q[0]),
        .I1(rs2_o[4]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[5]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_4
       (.I0(Q[0]),
        .I1(rs2_o[3]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[4]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_1
       (.I0(Q[0]),
        .I1(rs2_o[10]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[11]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_2
       (.I0(Q[0]),
        .I1(rs2_o[9]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[10]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_3
       (.I0(Q[0]),
        .I1(rs2_o[8]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[9]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_4
       (.I0(Q[0]),
        .I1(rs2_o[7]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[8]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_1
       (.I0(Q[0]),
        .I1(rs2_o[14]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[15]),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_2
       (.I0(Q[0]),
        .I1(rs2_o[13]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[14]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_3
       (.I0(Q[0]),
        .I1(rs2_o[12]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[13]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_4
       (.I0(Q[0]),
        .I1(rs2_o[11]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[12]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_1
       (.I0(Q[0]),
        .I1(rs2_o[18]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[19]),
        .O(i__carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_2
       (.I0(Q[0]),
        .I1(rs2_o[17]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[18]),
        .O(i__carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_3
       (.I0(Q[0]),
        .I1(rs2_o[16]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[17]),
        .O(i__carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_4
       (.I0(Q[0]),
        .I1(rs2_o[15]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[16]),
        .O(i__carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_1
       (.I0(Q[0]),
        .I1(rs2_o[22]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[23]),
        .O(i__carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_2
       (.I0(Q[0]),
        .I1(rs2_o[21]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[22]),
        .O(i__carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_3
       (.I0(Q[0]),
        .I1(rs2_o[20]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[21]),
        .O(i__carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_4
       (.I0(Q[0]),
        .I1(rs2_o[19]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[20]),
        .O(i__carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_1
       (.I0(Q[0]),
        .I1(rs2_o[26]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[27]),
        .O(i__carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_2
       (.I0(Q[0]),
        .I1(rs2_o[25]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[26]),
        .O(i__carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_3
       (.I0(Q[0]),
        .I1(rs2_o[24]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[25]),
        .O(i__carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_4
       (.I0(Q[0]),
        .I1(rs2_o[23]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[24]),
        .O(i__carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h9F60)) 
    i__carry__6_i_1
       (.I0(rs2_o[30]),
        .I1(\_inferred__4/i__carry_0 ),
        .I2(Q[0]),
        .I3(p_0_in[31]),
        .O(i__carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_2
       (.I0(Q[0]),
        .I1(rs2_o[29]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[30]),
        .O(i__carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_3
       (.I0(Q[0]),
        .I1(rs2_o[28]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[29]),
        .O(i__carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_4
       (.I0(Q[0]),
        .I1(rs2_o[27]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[28]),
        .O(i__carry__6_i_4_n_0));
  LUT5 #(
    .INIT(32'hF9060A0A)) 
    i__carry__7_i_1
       (.I0(p_0_in[31]),
        .I1(rs2_o[30]),
        .I2(\_inferred__4/i__carry__7_0 ),
        .I3(\_inferred__4/i__carry_0 ),
        .I4(Q[0]),
        .O(i__carry__7_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_2
       (.I0(Q[0]),
        .I1(rs2_o[2]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[3]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_3
       (.I0(Q[0]),
        .I1(rs2_o[1]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[2]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(rs2_o[0]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \multiplier_core_serial.mul[prod][63]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\div_reg[sign_mod]_1 ),
        .O(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ));
  FDCE \multiplier_core_serial.mul_reg[prod][0] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [0]),
        .Q(Q[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][10] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [10]),
        .Q(Q[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][11] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [11]),
        .Q(Q[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][12] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [12]),
        .Q(Q[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][13] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [13]),
        .Q(Q[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][14] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [14]),
        .Q(Q[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][15] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [15]),
        .Q(Q[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][16] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [16]),
        .Q(Q[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][17] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [17]),
        .Q(Q[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][18] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [18]),
        .Q(Q[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][19] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [19]),
        .Q(Q[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][1] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [1]),
        .Q(Q[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][20] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [20]),
        .Q(Q[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][21] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [21]),
        .Q(Q[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][22] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [22]),
        .Q(Q[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][23] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [23]),
        .Q(Q[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][24] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [24]),
        .Q(Q[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][25] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [25]),
        .Q(Q[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][26] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [26]),
        .Q(Q[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][27] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [27]),
        .Q(Q[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][28] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [28]),
        .Q(Q[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][29] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [29]),
        .Q(Q[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][2] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [2]),
        .Q(Q[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][30] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [30]),
        .Q(Q[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][31] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [31]),
        .Q(Q[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][32] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [32]),
        .Q(p_0_in[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][33] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [33]),
        .Q(p_0_in[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][34] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [34]),
        .Q(p_0_in[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][35] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [35]),
        .Q(p_0_in[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][36] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [36]),
        .Q(p_0_in[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][37] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [37]),
        .Q(p_0_in[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][38] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [38]),
        .Q(p_0_in[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][39] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [39]),
        .Q(p_0_in[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][3] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [3]),
        .Q(Q[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][40] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [40]),
        .Q(p_0_in[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][41] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [41]),
        .Q(p_0_in[9]));
  FDCE \multiplier_core_serial.mul_reg[prod][42] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [42]),
        .Q(p_0_in[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][43] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [43]),
        .Q(p_0_in[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][44] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [44]),
        .Q(p_0_in[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][45] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [45]),
        .Q(p_0_in[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][46] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [46]),
        .Q(p_0_in[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][47] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [47]),
        .Q(p_0_in[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][48] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [48]),
        .Q(p_0_in[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][49] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [49]),
        .Q(p_0_in[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][4] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [4]),
        .Q(Q[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][50] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [50]),
        .Q(p_0_in[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][51] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [51]),
        .Q(p_0_in[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][52] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [52]),
        .Q(p_0_in[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][53] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [53]),
        .Q(p_0_in[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][54] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [54]),
        .Q(p_0_in[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][55] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [55]),
        .Q(p_0_in[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][56] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [56]),
        .Q(p_0_in[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][57] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [57]),
        .Q(p_0_in[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][58] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [58]),
        .Q(p_0_in[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][59] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [59]),
        .Q(p_0_in[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][5] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [5]),
        .Q(Q[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][60] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [60]),
        .Q(p_0_in[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][61] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [61]),
        .Q(p_0_in[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][62] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [62]),
        .Q(p_0_in[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][63] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [63]),
        .Q(p_0_in[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][6] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [6]),
        .Q(Q[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][7] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [7]),
        .Q(Q[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][8] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [8]),
        .Q(Q[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][9] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \register_file_fpga.reg_file_reg_i_137 
       (.I0(\register_file_fpga.reg_file_reg_i_170_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(\register_file_fpga.reg_file_reg_i_71 ),
        .I3(\serial_shifter.shifter_reg[done_ff] ),
        .I4(\register_file_fpga.reg_file_reg_i_71_0 ),
        .O(\ctrl_reg[out_en]_0 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_138 
       (.I0(\register_file_fpga.reg_file_reg_i_171_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[31]),
        .I3(p_0_in[31]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_31 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_139 
       (.I0(\register_file_fpga.reg_file_reg_i_172_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[30]),
        .I3(p_0_in[30]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_30 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_140 
       (.I0(\register_file_fpga.reg_file_reg_i_173_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[29]),
        .I3(p_0_in[29]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_29 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_141 
       (.I0(\register_file_fpga.reg_file_reg_i_174_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[28]),
        .I3(p_0_in[28]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_28 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_142 
       (.I0(\register_file_fpga.reg_file_reg_i_175_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[27]),
        .I3(p_0_in[27]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_27 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_143 
       (.I0(\register_file_fpga.reg_file_reg_i_176_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[26]),
        .I3(p_0_in[26]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_26 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_144 
       (.I0(\register_file_fpga.reg_file_reg_i_177_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[25]),
        .I3(p_0_in[25]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_25 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_145 
       (.I0(\register_file_fpga.reg_file_reg_i_178_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[24]),
        .I3(p_0_in[24]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_24 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_146 
       (.I0(\register_file_fpga.reg_file_reg_i_179_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[23]),
        .I3(p_0_in[23]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_23 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_147 
       (.I0(\register_file_fpga.reg_file_reg_i_180_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[22]),
        .I3(p_0_in[22]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_22 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_148 
       (.I0(\register_file_fpga.reg_file_reg_i_181_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[21]),
        .I3(p_0_in[21]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_21 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_149 
       (.I0(\register_file_fpga.reg_file_reg_i_182_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[20]),
        .I3(p_0_in[20]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_20 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_150 
       (.I0(\register_file_fpga.reg_file_reg_i_183_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[19]),
        .I3(p_0_in[19]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_19 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_151 
       (.I0(\register_file_fpga.reg_file_reg_i_184_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[18]),
        .I3(p_0_in[18]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_18 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_152 
       (.I0(\register_file_fpga.reg_file_reg_i_185_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[17]),
        .I3(p_0_in[17]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_17 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_153 
       (.I0(\register_file_fpga.reg_file_reg_i_186_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[16]),
        .I3(p_0_in[16]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_16 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_154 
       (.I0(\register_file_fpga.reg_file_reg_i_187_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[15]),
        .I3(p_0_in[15]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_15 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_155 
       (.I0(\register_file_fpga.reg_file_reg_i_188_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[14]),
        .I3(p_0_in[14]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_14 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_156 
       (.I0(\register_file_fpga.reg_file_reg_i_189_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[13]),
        .I3(p_0_in[13]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_13 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_157 
       (.I0(\register_file_fpga.reg_file_reg_i_190_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[12]),
        .I3(p_0_in[12]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_12 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_158 
       (.I0(\register_file_fpga.reg_file_reg_i_191_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[11]),
        .I3(p_0_in[11]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_11 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_159 
       (.I0(\register_file_fpga.reg_file_reg_i_192_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[10]),
        .I3(p_0_in[10]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_10 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_160 
       (.I0(\register_file_fpga.reg_file_reg_i_193_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[9]),
        .I3(p_0_in[9]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_9 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_161 
       (.I0(\register_file_fpga.reg_file_reg_i_194_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[8]),
        .I3(p_0_in[8]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_8 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_162 
       (.I0(\register_file_fpga.reg_file_reg_i_195_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[7]),
        .I3(p_0_in[7]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_7 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_163 
       (.I0(\register_file_fpga.reg_file_reg_i_196_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[6]),
        .I3(p_0_in[6]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_6 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_164 
       (.I0(\register_file_fpga.reg_file_reg_i_197_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[5]),
        .I3(p_0_in[5]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_5 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_165 
       (.I0(\register_file_fpga.reg_file_reg_i_198_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[4]),
        .I3(p_0_in[4]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_4 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_166 
       (.I0(\register_file_fpga.reg_file_reg_i_199_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[3]),
        .I3(p_0_in[3]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_3 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_167 
       (.I0(\register_file_fpga.reg_file_reg_i_200_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[2]),
        .I3(p_0_in[2]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_2 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_168 
       (.I0(\register_file_fpga.reg_file_reg_i_201_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[1]),
        .I3(p_0_in[1]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_1 ));
  LUT6 #(
    .INIT(64'h8B8B8B888B8B8BBB)) 
    \register_file_fpga.reg_file_reg_i_170 
       (.I0(\register_file_fpga.reg_file_reg_i_202_n_0 ),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(p_0_in[0]),
        .I3(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I4(\execute_engine_reg[ir] [0]),
        .I5(Q[0]),
        .O(\register_file_fpga.reg_file_reg_i_170_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_171 
       (.I0(p_1_in0),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [31]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[31]),
        .O(\register_file_fpga.reg_file_reg_i_171_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_172 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [30]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[30]),
        .O(\register_file_fpga.reg_file_reg_i_172_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_173 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [29]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[29]),
        .O(\register_file_fpga.reg_file_reg_i_173_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_174 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [28]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[28]),
        .O(\register_file_fpga.reg_file_reg_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_175 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [27]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[27]),
        .O(\register_file_fpga.reg_file_reg_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_176 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [26]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[26]),
        .O(\register_file_fpga.reg_file_reg_i_176_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_177 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [25]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[25]),
        .O(\register_file_fpga.reg_file_reg_i_177_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_178 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [24]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[24]),
        .O(\register_file_fpga.reg_file_reg_i_178_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_179 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [23]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[23]),
        .O(\register_file_fpga.reg_file_reg_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_180 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [22]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[22]),
        .O(\register_file_fpga.reg_file_reg_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_181 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [21]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[21]),
        .O(\register_file_fpga.reg_file_reg_i_181_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_182 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [20]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[20]),
        .O(\register_file_fpga.reg_file_reg_i_182_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_183 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [19]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[19]),
        .O(\register_file_fpga.reg_file_reg_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_184 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [18]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[18]),
        .O(\register_file_fpga.reg_file_reg_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_185 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [17]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[17]),
        .O(\register_file_fpga.reg_file_reg_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_186 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [16]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[16]),
        .O(\register_file_fpga.reg_file_reg_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_187 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [15]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[15]),
        .O(\register_file_fpga.reg_file_reg_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_188 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [14]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[14]),
        .O(\register_file_fpga.reg_file_reg_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_189 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [13]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[13]),
        .O(\register_file_fpga.reg_file_reg_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_190 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [12]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[12]),
        .O(\register_file_fpga.reg_file_reg_i_190_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_191 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [11]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[11]),
        .O(\register_file_fpga.reg_file_reg_i_191_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_192 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [10]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[10]),
        .O(\register_file_fpga.reg_file_reg_i_192_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_193 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [9]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[9]),
        .O(\register_file_fpga.reg_file_reg_i_193_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_194 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [8]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[8]),
        .O(\register_file_fpga.reg_file_reg_i_194_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_195 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [7]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[7]),
        .O(\register_file_fpga.reg_file_reg_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_196 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [6]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[6]),
        .O(\register_file_fpga.reg_file_reg_i_196_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_197 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [5]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[5]),
        .O(\register_file_fpga.reg_file_reg_i_197_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_198 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [4]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[4]),
        .O(\register_file_fpga.reg_file_reg_i_198_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_199 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [3]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[3]),
        .O(\register_file_fpga.reg_file_reg_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_200 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [2]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[2]),
        .O(\register_file_fpga.reg_file_reg_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_201 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [1]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[1]),
        .O(\register_file_fpga.reg_file_reg_i_201_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_202 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [0]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [0]),
        .O(\register_file_fpga.reg_file_reg_i_202_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_203 
       (.CI(\register_file_fpga.reg_file_reg_i_204_n_0 ),
        .CO({\NLW_register_file_fpga.reg_file_reg_i_203_CO_UNCONNECTED [3:2],\register_file_fpga.reg_file_reg_i_203_n_2 ,\register_file_fpga.reg_file_reg_i_203_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_203_O_UNCONNECTED [3],minusOp[31:29]}),
        .S({1'b0,\register_file_fpga.reg_file_reg_i_211_n_0 ,\register_file_fpga.reg_file_reg_i_212_n_0 ,\register_file_fpga.reg_file_reg_i_213_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_204 
       (.CI(\register_file_fpga.reg_file_reg_i_205_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_204_n_0 ,\register_file_fpga.reg_file_reg_i_204_n_1 ,\register_file_fpga.reg_file_reg_i_204_n_2 ,\register_file_fpga.reg_file_reg_i_204_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[28:25]),
        .S({\register_file_fpga.reg_file_reg_i_214_n_0 ,\register_file_fpga.reg_file_reg_i_215_n_0 ,\register_file_fpga.reg_file_reg_i_216_n_0 ,\register_file_fpga.reg_file_reg_i_217_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_205 
       (.CI(\register_file_fpga.reg_file_reg_i_206_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_205_n_0 ,\register_file_fpga.reg_file_reg_i_205_n_1 ,\register_file_fpga.reg_file_reg_i_205_n_2 ,\register_file_fpga.reg_file_reg_i_205_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[24:21]),
        .S({\register_file_fpga.reg_file_reg_i_218_n_0 ,\register_file_fpga.reg_file_reg_i_219_n_0 ,\register_file_fpga.reg_file_reg_i_220_n_0 ,\register_file_fpga.reg_file_reg_i_221_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_206 
       (.CI(\register_file_fpga.reg_file_reg_i_207_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_206_n_0 ,\register_file_fpga.reg_file_reg_i_206_n_1 ,\register_file_fpga.reg_file_reg_i_206_n_2 ,\register_file_fpga.reg_file_reg_i_206_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[20:17]),
        .S({\register_file_fpga.reg_file_reg_i_222_n_0 ,\register_file_fpga.reg_file_reg_i_223_n_0 ,\register_file_fpga.reg_file_reg_i_224_n_0 ,\register_file_fpga.reg_file_reg_i_225_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_207 
       (.CI(\register_file_fpga.reg_file_reg_i_208_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_207_n_0 ,\register_file_fpga.reg_file_reg_i_207_n_1 ,\register_file_fpga.reg_file_reg_i_207_n_2 ,\register_file_fpga.reg_file_reg_i_207_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[16:13]),
        .S({\register_file_fpga.reg_file_reg_i_226_n_0 ,\register_file_fpga.reg_file_reg_i_227_n_0 ,\register_file_fpga.reg_file_reg_i_228_n_0 ,\register_file_fpga.reg_file_reg_i_229_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_208 
       (.CI(\register_file_fpga.reg_file_reg_i_209_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_208_n_0 ,\register_file_fpga.reg_file_reg_i_208_n_1 ,\register_file_fpga.reg_file_reg_i_208_n_2 ,\register_file_fpga.reg_file_reg_i_208_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[12:9]),
        .S({\register_file_fpga.reg_file_reg_i_230_n_0 ,\register_file_fpga.reg_file_reg_i_231_n_0 ,\register_file_fpga.reg_file_reg_i_232_n_0 ,\register_file_fpga.reg_file_reg_i_233_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_209 
       (.CI(\register_file_fpga.reg_file_reg_i_210_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_209_n_0 ,\register_file_fpga.reg_file_reg_i_209_n_1 ,\register_file_fpga.reg_file_reg_i_209_n_2 ,\register_file_fpga.reg_file_reg_i_209_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[8:5]),
        .S({\register_file_fpga.reg_file_reg_i_234_n_0 ,\register_file_fpga.reg_file_reg_i_235_n_0 ,\register_file_fpga.reg_file_reg_i_236_n_0 ,\register_file_fpga.reg_file_reg_i_237_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_210 
       (.CI(1'b0),
        .CO({\register_file_fpga.reg_file_reg_i_210_n_0 ,\register_file_fpga.reg_file_reg_i_210_n_1 ,\register_file_fpga.reg_file_reg_i_210_n_2 ,\register_file_fpga.reg_file_reg_i_210_n_3 }),
        .CYINIT(\register_file_fpga.reg_file_reg_i_202_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[4:1]),
        .S({\register_file_fpga.reg_file_reg_i_238_n_0 ,\register_file_fpga.reg_file_reg_i_239_n_0 ,\register_file_fpga.reg_file_reg_i_240_n_0 ,\register_file_fpga.reg_file_reg_i_241_n_0 }));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_211 
       (.I0(p_1_in0),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [31]),
        .O(\register_file_fpga.reg_file_reg_i_211_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_212 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [30]),
        .O(\register_file_fpga.reg_file_reg_i_212_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_213 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [29]),
        .O(\register_file_fpga.reg_file_reg_i_213_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_214 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [28]),
        .O(\register_file_fpga.reg_file_reg_i_214_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_215 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [27]),
        .O(\register_file_fpga.reg_file_reg_i_215_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_216 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [26]),
        .O(\register_file_fpga.reg_file_reg_i_216_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_217 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [25]),
        .O(\register_file_fpga.reg_file_reg_i_217_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_218 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [24]),
        .O(\register_file_fpga.reg_file_reg_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_219 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [23]),
        .O(\register_file_fpga.reg_file_reg_i_219_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_220 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [22]),
        .O(\register_file_fpga.reg_file_reg_i_220_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_221 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [21]),
        .O(\register_file_fpga.reg_file_reg_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_222 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [20]),
        .O(\register_file_fpga.reg_file_reg_i_222_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_223 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [19]),
        .O(\register_file_fpga.reg_file_reg_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_224 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [18]),
        .O(\register_file_fpga.reg_file_reg_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_225 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [17]),
        .O(\register_file_fpga.reg_file_reg_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_226 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [16]),
        .O(\register_file_fpga.reg_file_reg_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_227 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [15]),
        .O(\register_file_fpga.reg_file_reg_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_228 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [14]),
        .O(\register_file_fpga.reg_file_reg_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_229 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [13]),
        .O(\register_file_fpga.reg_file_reg_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_230 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [12]),
        .O(\register_file_fpga.reg_file_reg_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_231 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [11]),
        .O(\register_file_fpga.reg_file_reg_i_231_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_232 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [10]),
        .O(\register_file_fpga.reg_file_reg_i_232_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_233 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [9]),
        .O(\register_file_fpga.reg_file_reg_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_234 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [8]),
        .O(\register_file_fpga.reg_file_reg_i_234_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_235 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [7]),
        .O(\register_file_fpga.reg_file_reg_i_235_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_236 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [6]),
        .O(\register_file_fpga.reg_file_reg_i_236_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_237 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [5]),
        .O(\register_file_fpga.reg_file_reg_i_237_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_238 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [4]),
        .O(\register_file_fpga.reg_file_reg_i_238_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_239 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [3]),
        .O(\register_file_fpga.reg_file_reg_i_239_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_240 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [2]),
        .O(\register_file_fpga.reg_file_reg_i_240_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_241 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [1]),
        .O(\register_file_fpga.reg_file_reg_i_241_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter
   (\serial_shifter.shifter_reg[done_ff] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    \serial_shifter.shifter_reg[cnt][0]_0 ,
    \trap_ctrl_reg[exc_buf][1] ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    \serial_shifter.shifter_reg[done_ff]__0_30 ,
    clk,
    rstn_sys,
    \serial_shifter.shifter_reg[cnt][1]_1 ,
    Q,
    cp_valid_1,
    \serial_shifter.shifter_reg[cnt][3]_0 ,
    \serial_shifter.shifter_reg[cnt][4]_0 ,
    \serial_shifter.shifter_reg[cnt][2]_0 ,
    \serial_shifter.shifter_reg[cnt][3]_1 ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_70_0 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_69 ,
    \register_file_fpga.reg_file_reg_i_68 ,
    \register_file_fpga.reg_file_reg_i_67 ,
    \register_file_fpga.reg_file_reg_i_66 ,
    \register_file_fpga.reg_file_reg_i_65 ,
    \register_file_fpga.reg_file_reg_i_64 ,
    \register_file_fpga.reg_file_reg_i_63 ,
    \register_file_fpga.reg_file_reg_i_62 ,
    \register_file_fpga.reg_file_reg_i_61 ,
    \register_file_fpga.reg_file_reg_i_60 ,
    \register_file_fpga.reg_file_reg_i_59 ,
    \register_file_fpga.reg_file_reg_i_58 ,
    \register_file_fpga.reg_file_reg_i_57 ,
    \register_file_fpga.reg_file_reg_i_56 ,
    \register_file_fpga.reg_file_reg_i_55 ,
    \register_file_fpga.reg_file_reg_i_54 ,
    \register_file_fpga.reg_file_reg_i_53 ,
    \register_file_fpga.reg_file_reg_i_52 ,
    \register_file_fpga.reg_file_reg_i_51 ,
    \register_file_fpga.reg_file_reg_i_50 ,
    \register_file_fpga.reg_file_reg_i_49 ,
    \register_file_fpga.reg_file_reg_i_48 ,
    \register_file_fpga.reg_file_reg_i_47 ,
    \register_file_fpga.reg_file_reg_i_46 ,
    \register_file_fpga.reg_file_reg_i_45 ,
    \register_file_fpga.reg_file_reg_i_44 ,
    \register_file_fpga.reg_file_reg_i_43 ,
    \register_file_fpga.reg_file_reg_i_42 ,
    \register_file_fpga.reg_file_reg_i_41 ,
    \register_file_fpga.reg_file_reg_i_40 ,
    \ctrl[cpu_trap] ,
    D);
  output \serial_shifter.shifter_reg[done_ff] ;
  output \serial_shifter.shifter_reg[cnt][1]_0 ;
  output \serial_shifter.shifter_reg[cnt][0]_0 ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  output \serial_shifter.shifter_reg[done_ff]__0_30 ;
  input clk;
  input rstn_sys;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  input [0:0]Q;
  input cp_valid_1;
  input [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  input \serial_shifter.shifter_reg[cnt][4]_0 ;
  input \serial_shifter.shifter_reg[cnt][2]_0 ;
  input \serial_shifter.shifter_reg[cnt][3]_1 ;
  input \register_file_fpga.reg_file_reg_i_70 ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_69 ;
  input \register_file_fpga.reg_file_reg_i_68 ;
  input \register_file_fpga.reg_file_reg_i_67 ;
  input \register_file_fpga.reg_file_reg_i_66 ;
  input \register_file_fpga.reg_file_reg_i_65 ;
  input \register_file_fpga.reg_file_reg_i_64 ;
  input \register_file_fpga.reg_file_reg_i_63 ;
  input \register_file_fpga.reg_file_reg_i_62 ;
  input \register_file_fpga.reg_file_reg_i_61 ;
  input \register_file_fpga.reg_file_reg_i_60 ;
  input \register_file_fpga.reg_file_reg_i_59 ;
  input \register_file_fpga.reg_file_reg_i_58 ;
  input \register_file_fpga.reg_file_reg_i_57 ;
  input \register_file_fpga.reg_file_reg_i_56 ;
  input \register_file_fpga.reg_file_reg_i_55 ;
  input \register_file_fpga.reg_file_reg_i_54 ;
  input \register_file_fpga.reg_file_reg_i_53 ;
  input \register_file_fpga.reg_file_reg_i_52 ;
  input \register_file_fpga.reg_file_reg_i_51 ;
  input \register_file_fpga.reg_file_reg_i_50 ;
  input \register_file_fpga.reg_file_reg_i_49 ;
  input \register_file_fpga.reg_file_reg_i_48 ;
  input \register_file_fpga.reg_file_reg_i_47 ;
  input \register_file_fpga.reg_file_reg_i_46 ;
  input \register_file_fpga.reg_file_reg_i_45 ;
  input \register_file_fpga.reg_file_reg_i_44 ;
  input \register_file_fpga.reg_file_reg_i_43 ;
  input \register_file_fpga.reg_file_reg_i_42 ;
  input \register_file_fpga.reg_file_reg_i_41 ;
  input \register_file_fpga.reg_file_reg_i_40 ;
  input \ctrl[cpu_trap] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_0;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire [4:2]p_0_in;
  wire \register_file_fpga.reg_file_reg_i_40 ;
  wire \register_file_fpga.reg_file_reg_i_41 ;
  wire \register_file_fpga.reg_file_reg_i_42 ;
  wire \register_file_fpga.reg_file_reg_i_43 ;
  wire \register_file_fpga.reg_file_reg_i_44 ;
  wire \register_file_fpga.reg_file_reg_i_45 ;
  wire \register_file_fpga.reg_file_reg_i_46 ;
  wire \register_file_fpga.reg_file_reg_i_47 ;
  wire \register_file_fpga.reg_file_reg_i_48 ;
  wire \register_file_fpga.reg_file_reg_i_49 ;
  wire \register_file_fpga.reg_file_reg_i_50 ;
  wire \register_file_fpga.reg_file_reg_i_51 ;
  wire \register_file_fpga.reg_file_reg_i_52 ;
  wire \register_file_fpga.reg_file_reg_i_53 ;
  wire \register_file_fpga.reg_file_reg_i_54 ;
  wire \register_file_fpga.reg_file_reg_i_55 ;
  wire \register_file_fpga.reg_file_reg_i_56 ;
  wire \register_file_fpga.reg_file_reg_i_57 ;
  wire \register_file_fpga.reg_file_reg_i_58 ;
  wire \register_file_fpga.reg_file_reg_i_59 ;
  wire \register_file_fpga.reg_file_reg_i_60 ;
  wire \register_file_fpga.reg_file_reg_i_61 ;
  wire \register_file_fpga.reg_file_reg_i_62 ;
  wire \register_file_fpga.reg_file_reg_i_63 ;
  wire \register_file_fpga.reg_file_reg_i_64 ;
  wire \register_file_fpga.reg_file_reg_i_65 ;
  wire \register_file_fpga.reg_file_reg_i_66 ;
  wire \register_file_fpga.reg_file_reg_i_67 ;
  wire \register_file_fpga.reg_file_reg_i_68 ;
  wire \register_file_fpga.reg_file_reg_i_69 ;
  wire \register_file_fpga.reg_file_reg_i_70 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  wire rstn_sys;
  wire \serial_shifter.shifter[busy]_i_1_n_0 ;
  wire \serial_shifter.shifter[busy]_i_2_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_3_n_0 ;
  wire \serial_shifter.shifter_reg[busy]__0 ;
  wire [4:2]\serial_shifter.shifter_reg[cnt] ;
  wire \serial_shifter.shifter_reg[cnt][0]_0 ;
  wire \serial_shifter.shifter_reg[cnt][1]_0 ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  wire \serial_shifter.shifter_reg[cnt][2]_0 ;
  wire [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  wire \serial_shifter.shifter_reg[cnt][3]_1 ;
  wire \serial_shifter.shifter_reg[cnt][4]_0 ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_30 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire \shifter[sreg] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  LUT4 #(
    .INIT(16'h0015)) 
    \FSM_sequential_execute_engine[state][3]_i_9 
       (.I0(Q),
        .I1(\serial_shifter.shifter_reg[busy]__0 ),
        .I2(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I3(cp_valid_1),
        .O(\trap_ctrl_reg[exc_buf][1] ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_100 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [18]),
        .I2(\register_file_fpga.reg_file_reg_i_53 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[17]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_17 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_102 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [17]),
        .I2(\register_file_fpga.reg_file_reg_i_54 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[16]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_16 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_104 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [16]),
        .I2(\register_file_fpga.reg_file_reg_i_55 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[15]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_15 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_106 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [15]),
        .I2(\register_file_fpga.reg_file_reg_i_56 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[14]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_14 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_108 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [14]),
        .I2(\register_file_fpga.reg_file_reg_i_57 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[13]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_13 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_110 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [13]),
        .I2(\register_file_fpga.reg_file_reg_i_58 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[12]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_12 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_112 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [12]),
        .I2(\register_file_fpga.reg_file_reg_i_59 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[11]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_11 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_114 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [11]),
        .I2(\register_file_fpga.reg_file_reg_i_60 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[10]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_10 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_116 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [10]),
        .I2(\register_file_fpga.reg_file_reg_i_61 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[9]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_9 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_118 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [9]),
        .I2(\register_file_fpga.reg_file_reg_i_62 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[8]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_8 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_120 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [8]),
        .I2(\register_file_fpga.reg_file_reg_i_63 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[7]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_7 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_122 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [7]),
        .I2(\register_file_fpga.reg_file_reg_i_64 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[6]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_6 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_124 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [6]),
        .I2(\register_file_fpga.reg_file_reg_i_65 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[5]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_5 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_126 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [5]),
        .I2(\register_file_fpga.reg_file_reg_i_66 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[4]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_4 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_128 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [4]),
        .I2(\register_file_fpga.reg_file_reg_i_67 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[3]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_3 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_130 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [3]),
        .I2(\register_file_fpga.reg_file_reg_i_68 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[2]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_2 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_132 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [2]),
        .I2(\register_file_fpga.reg_file_reg_i_69 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[1]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_1 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_134 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [1]),
        .I2(\register_file_fpga.reg_file_reg_i_70 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[0]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_0 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_74 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [31]),
        .I2(\register_file_fpga.reg_file_reg_i_40 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[30]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_30 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_76 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [30]),
        .I2(\register_file_fpga.reg_file_reg_i_41 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[29]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_29 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_78 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [29]),
        .I2(\register_file_fpga.reg_file_reg_i_42 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[28]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_28 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_80 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [28]),
        .I2(\register_file_fpga.reg_file_reg_i_43 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[27]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_27 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_82 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [27]),
        .I2(\register_file_fpga.reg_file_reg_i_44 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[26]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_26 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_84 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [26]),
        .I2(\register_file_fpga.reg_file_reg_i_45 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[25]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_25 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_86 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [25]),
        .I2(\register_file_fpga.reg_file_reg_i_46 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[24]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_24 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_88 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [24]),
        .I2(\register_file_fpga.reg_file_reg_i_47 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[23]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_23 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_90 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [23]),
        .I2(\register_file_fpga.reg_file_reg_i_48 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[22]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_22 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_92 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [22]),
        .I2(\register_file_fpga.reg_file_reg_i_49 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[21]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_21 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_94 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [21]),
        .I2(\register_file_fpga.reg_file_reg_i_50 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[20]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_20 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_96 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [20]),
        .I2(\register_file_fpga.reg_file_reg_i_51 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[19]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_19 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_98 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [19]),
        .I2(\register_file_fpga.reg_file_reg_i_52 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[18]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_18 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \serial_shifter.shifter[busy]_i_1 
       (.I0(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I3(\serial_shifter.shifter_reg[busy]__0 ),
        .O(\serial_shifter.shifter[busy]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \serial_shifter.shifter[busy]_i_2 
       (.I0(\serial_shifter.shifter_reg[cnt] [3]),
        .I1(\serial_shifter.shifter_reg[cnt] [2]),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[busy]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \serial_shifter.shifter[cnt][2]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][2]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \serial_shifter.shifter[cnt][3]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][3]_1 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B88BB8)) 
    \serial_shifter.shifter[cnt][4]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][4]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter[cnt][4]_i_3_n_0 ),
        .I4(\serial_shifter.shifter_reg[cnt] [2]),
        .I5(\serial_shifter.shifter_reg[cnt] [3]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \serial_shifter.shifter[cnt][4]_i_3 
       (.I0(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[cnt][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \serial_shifter.shifter[done_ff]_i_1 
       (.I0(\serial_shifter.shifter_reg[busy]__0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt] [3]),
        .O(cp_valid_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \serial_shifter.shifter[sreg][31]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt] [4]),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt] [3]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .O(\shifter[sreg] ));
  FDCE \serial_shifter.shifter_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[busy]_i_1_n_0 ),
        .Q(\serial_shifter.shifter_reg[busy]__0 ));
  FDCE \serial_shifter.shifter_reg[cnt][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [0]),
        .Q(\serial_shifter.shifter_reg[cnt][0]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [1]),
        .Q(\serial_shifter.shifter_reg[cnt][1]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\serial_shifter.shifter_reg[cnt] [2]));
  FDCE \serial_shifter.shifter_reg[cnt][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\serial_shifter.shifter_reg[cnt] [3]));
  FDCE \serial_shifter.shifter_reg[cnt][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\serial_shifter.shifter_reg[cnt] [4]));
  FDCE \serial_shifter.shifter_reg[done_ff]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cp_valid_0),
        .Q(\serial_shifter.shifter_reg[done_ff] ));
  FDCE \serial_shifter.shifter_reg[sreg][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [0]));
  FDCE \serial_shifter.shifter_reg[sreg][10] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [10]));
  FDCE \serial_shifter.shifter_reg[sreg][11] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [11]));
  FDCE \serial_shifter.shifter_reg[sreg][12] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [12]));
  FDCE \serial_shifter.shifter_reg[sreg][13] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [13]));
  FDCE \serial_shifter.shifter_reg[sreg][14] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [14]));
  FDCE \serial_shifter.shifter_reg[sreg][15] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [15]));
  FDCE \serial_shifter.shifter_reg[sreg][16] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [16]));
  FDCE \serial_shifter.shifter_reg[sreg][17] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [17]));
  FDCE \serial_shifter.shifter_reg[sreg][18] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [18]));
  FDCE \serial_shifter.shifter_reg[sreg][19] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [19]));
  FDCE \serial_shifter.shifter_reg[sreg][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [1]));
  FDCE \serial_shifter.shifter_reg[sreg][20] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [20]));
  FDCE \serial_shifter.shifter_reg[sreg][21] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [21]));
  FDCE \serial_shifter.shifter_reg[sreg][22] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [22]));
  FDCE \serial_shifter.shifter_reg[sreg][23] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [23]));
  FDCE \serial_shifter.shifter_reg[sreg][24] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [24]));
  FDCE \serial_shifter.shifter_reg[sreg][25] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [25]));
  FDCE \serial_shifter.shifter_reg[sreg][26] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [26]));
  FDCE \serial_shifter.shifter_reg[sreg][27] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [27]));
  FDCE \serial_shifter.shifter_reg[sreg][28] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [28]));
  FDCE \serial_shifter.shifter_reg[sreg][29] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [29]));
  FDCE \serial_shifter.shifter_reg[sreg][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [2]));
  FDCE \serial_shifter.shifter_reg[sreg][30] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [30]));
  FDCE \serial_shifter.shifter_reg[sreg][31] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [31]));
  FDCE \serial_shifter.shifter_reg[sreg][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [3]));
  FDCE \serial_shifter.shifter_reg[sreg][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [4]));
  FDCE \serial_shifter.shifter_reg[sreg][5] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [5]));
  FDCE \serial_shifter.shifter_reg[sreg][6] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [6]));
  FDCE \serial_shifter.shifter_reg[sreg][7] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [7]));
  FDCE \serial_shifter.shifter_reg[sreg][8] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [8]));
  FDCE \serial_shifter.shifter_reg[sreg][9] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu
   (misaligned,
    arbiter_err,
    arbiter_req_reg_0,
    m_axi_rready,
    \bus_req_o_reg[rw]_0 ,
    port_sel_reg,
    \fetch_engine_reg[pc][15] ,
    \mar_reg[2]_0 ,
    \mar_reg[2]_1 ,
    \mar_reg[10]_0 ,
    D,
    \mar_reg[3]_0 ,
    \mar_reg[26]_0 ,
    \mar_reg[29]_0 ,
    \mar_reg[28]_0 ,
    \mar_reg[30]_0 ,
    \mar_reg[3]_1 ,
    \mar_reg[3]_2 ,
    \mar_reg[2]_2 ,
    \mar_reg[10]_1 ,
    \bus_req_o_reg[data][0]_0 ,
    Q,
    \mar_reg[10]_2 ,
    \mar_reg[3]_3 ,
    \bus_req_o_reg[data][0]_1 ,
    \fifo_read_sync.half_o_reg ,
    WEA,
    m_axi_wstrb,
    \bus_req_o_reg[ben][2]_0 ,
    \bus_req_o_reg[ben][1]_0 ,
    \bus_req_o_reg[ben][0]_0 ,
    \timeout_cnt_reg[6] ,
    m_axi_bresp_0_sp_1,
    \m_axi_bresp[0]_0 ,
    \w_pnt_reg[0] ,
    m_axi_bready,
    rden0,
    \dout_reg[7] ,
    \mar_reg[8]_0 ,
    \mar_reg[12]_0 ,
    \mar_reg[10]_3 ,
    \mar_reg[11]_0 ,
    \bus_req_o_reg[rw]_1 ,
    \iodev_req[3][stb] ,
    \mar_reg[2]_3 ,
    \r_pnt_reg[0] ,
    \bus_req_o_reg[rw]_2 ,
    \bus_req_o_reg[rw]_3 ,
    ADDRARDADDR,
    \bus_rsp_o[data][18]_i_2_0 ,
    \irq_enable_reg[0] ,
    m_axi_araddr,
    \mar_reg[31]_0 ,
    \mar_reg[25]_0 ,
    \rdata_o_reg[31]_0 ,
    E,
    misaligned_reg_0,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    \ctrl[lsu_rw] ,
    arbiter_req_reg_1,
    m_axi_bready_0,
    mem_ram_b0_reg_1,
    \keeper_reg[halt] ,
    p_3_in,
    \bus_rsp_o_reg[data][15] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    pending_reg,
    pending_reg_0,
    pending,
    w_pnt,
    r_pnt,
    \w_pnt_reg[0]_0 ,
    gpio_o,
    \bus_rsp_o_reg[data][7] ,
    cg_en_9,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][7]_1 ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    p_2_in,
    \imem_rom.rdata_reg_9 ,
    \keeper[halt]_i_7_0 ,
    \keeper_reg[halt]_0 ,
    \keeper_reg[halt]_1 ,
    \keeper_reg[halt]_2 ,
    \bus_rsp_o[ack]_i_2_0 ,
    m_axi_bresp,
    m_axi_bvalid,
    pending_reg_1,
    m_axi_rvalid,
    \rdata_o_reg[30]_0 ,
    \main_rsp[data] ,
    \rdata_o_reg[14]_0 ,
    \rdata_o_reg[15]_0 ,
    \rdata_o_reg[7]_0 ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[23]_1 ,
    \rdata_o_reg[31]_1 ,
    \mar_reg[31]_1 ,
    \bus_req_o_reg[data][31]_0 ,
    \bus_req_o_reg[ben][3]_0 );
  output misaligned;
  output arbiter_err;
  output arbiter_req_reg_0;
  output m_axi_rready;
  output \bus_req_o_reg[rw]_0 ;
  output port_sel_reg;
  output \fetch_engine_reg[pc][15] ;
  output \mar_reg[2]_0 ;
  output \mar_reg[2]_1 ;
  output \mar_reg[10]_0 ;
  output [4:0]D;
  output \mar_reg[3]_0 ;
  output \mar_reg[26]_0 ;
  output \mar_reg[29]_0 ;
  output \mar_reg[28]_0 ;
  output \mar_reg[30]_0 ;
  output [0:0]\mar_reg[3]_1 ;
  output \mar_reg[3]_2 ;
  output \mar_reg[2]_2 ;
  output \mar_reg[10]_1 ;
  output \bus_req_o_reg[data][0]_0 ;
  output [31:0]Q;
  output \mar_reg[10]_2 ;
  output [1:0]\mar_reg[3]_3 ;
  output \bus_req_o_reg[data][0]_1 ;
  output [26:0]\fifo_read_sync.half_o_reg ;
  output [0:0]WEA;
  output [3:0]m_axi_wstrb;
  output [0:0]\bus_req_o_reg[ben][2]_0 ;
  output [0:0]\bus_req_o_reg[ben][1]_0 ;
  output [0:0]\bus_req_o_reg[ben][0]_0 ;
  output \timeout_cnt_reg[6] ;
  output m_axi_bresp_0_sp_1;
  output \m_axi_bresp[0]_0 ;
  output \w_pnt_reg[0] ;
  output m_axi_bready;
  output rden0;
  output [7:0]\dout_reg[7] ;
  output \mar_reg[8]_0 ;
  output \mar_reg[12]_0 ;
  output \mar_reg[10]_3 ;
  output \mar_reg[11]_0 ;
  output [0:0]\bus_req_o_reg[rw]_1 ;
  output \iodev_req[3][stb] ;
  output \mar_reg[2]_3 ;
  output [0:0]\r_pnt_reg[0] ;
  output [0:0]\bus_req_o_reg[rw]_2 ;
  output [31:0]\bus_req_o_reg[rw]_3 ;
  output [4:0]ADDRARDADDR;
  output \bus_rsp_o[data][18]_i_2_0 ;
  output \irq_enable_reg[0] ;
  output [10:0]m_axi_araddr;
  output [31:0]\mar_reg[31]_0 ;
  output \mar_reg[25]_0 ;
  output [31:0]\rdata_o_reg[31]_0 ;
  input [0:0]E;
  input misaligned_reg_0;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input \ctrl[lsu_rw] ;
  input arbiter_req_reg_1;
  input m_axi_bready_0;
  input mem_ram_b0_reg_1;
  input \keeper_reg[halt] ;
  input [0:0]p_3_in;
  input [9:0]\bus_rsp_o_reg[data][15] ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input pending_reg;
  input [0:0]pending_reg_0;
  input pending;
  input w_pnt;
  input r_pnt;
  input \w_pnt_reg[0]_0 ;
  input [7:0]gpio_o;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input cg_en_9;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[sim_mode]__0 ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][0] ;
  input \bus_rsp_o_reg[data][1] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][7]_1 ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input [0:0]p_2_in;
  input \imem_rom.rdata_reg_9 ;
  input [29:0]\keeper[halt]_i_7_0 ;
  input \keeper_reg[halt]_0 ;
  input \keeper_reg[halt]_1 ;
  input \keeper_reg[halt]_2 ;
  input \bus_rsp_o[ack]_i_2_0 ;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_reg_1;
  input m_axi_rvalid;
  input [13:0]\rdata_o_reg[30]_0 ;
  input [31:0]\main_rsp[data] ;
  input [1:0]\rdata_o_reg[14]_0 ;
  input \rdata_o_reg[15]_0 ;
  input \rdata_o_reg[7]_0 ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[23]_1 ;
  input \rdata_o_reg[31]_1 ;
  input [31:0]\mar_reg[31]_1 ;
  input [31:0]\bus_req_o_reg[data][31]_0 ;
  input [3:0]\bus_req_o_reg[ben][3]_0 ;

  wire [4:0]ADDRARDADDR;
  wire [4:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire arbiter_err;
  wire arbiter_req_reg_0;
  wire arbiter_req_reg_1;
  wire [0:0]\bus_req_o_reg[ben][0]_0 ;
  wire [0:0]\bus_req_o_reg[ben][1]_0 ;
  wire [0:0]\bus_req_o_reg[ben][2]_0 ;
  wire [3:0]\bus_req_o_reg[ben][3]_0 ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire \bus_req_o_reg[data][0]_1 ;
  wire [31:0]\bus_req_o_reg[data][31]_0 ;
  wire \bus_req_o_reg[rw]_0 ;
  wire [0:0]\bus_req_o_reg[rw]_1 ;
  wire [0:0]\bus_req_o_reg[rw]_2 ;
  wire [31:0]\bus_req_o_reg[rw]_3 ;
  wire \bus_rsp_o[ack]_i_2_0 ;
  wire \bus_rsp_o[ack]_i_2__0_n_0 ;
  wire \bus_rsp_o[ack]_i_2_n_0 ;
  wire \bus_rsp_o[ack]_i_3_n_0 ;
  wire \bus_rsp_o[ack]_i_4_n_0 ;
  wire \bus_rsp_o[ack]_i_5_n_0 ;
  wire \bus_rsp_o[ack]_i_6_n_0 ;
  wire \bus_rsp_o[data][18]_i_2_0 ;
  wire \bus_rsp_o[data][18]_i_2_n_0 ;
  wire \bus_rsp_o[data][7]_i_2_n_0 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire [9:0]\bus_rsp_o_reg[data][15] ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire \bus_rsp_o_reg[data][4] ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][7]_1 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire cg_en_9;
  wire clk;
  wire \cpu_d_req[rw] ;
  wire \cpu_d_rsp[err] ;
  wire \ctrl[lsu_rw] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\dout_reg[7] ;
  wire \fetch_engine_reg[pc][15] ;
  wire [26:0]\fifo_read_sync.half_o_reg ;
  wire [7:0]gpio_o;
  wire \imem_rom.rdata_reg_9 ;
  wire \iodev_req[3][stb] ;
  wire \irq_enable_reg[0] ;
  wire \keeper[halt]_i_10_n_0 ;
  wire \keeper[halt]_i_11_n_0 ;
  wire \keeper[halt]_i_12_n_0 ;
  wire \keeper[halt]_i_14_n_0 ;
  wire \keeper[halt]_i_15_n_0 ;
  wire \keeper[halt]_i_16_n_0 ;
  wire \keeper[halt]_i_17_n_0 ;
  wire \keeper[halt]_i_2_n_0 ;
  wire \keeper[halt]_i_3_n_0 ;
  wire \keeper[halt]_i_4_n_0 ;
  wire \keeper[halt]_i_5_n_0 ;
  wire [29:0]\keeper[halt]_i_7_0 ;
  wire \keeper[halt]_i_7_n_0 ;
  wire \keeper_reg[halt] ;
  wire \keeper_reg[halt]_0 ;
  wire \keeper_reg[halt]_1 ;
  wire \keeper_reg[halt]_2 ;
  wire [10:0]m_axi_araddr;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire \m_axi_bresp[0]_0 ;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [3:0]m_axi_wstrb;
  wire [31:0]\main_rsp[data] ;
  wire \mar_reg[10]_0 ;
  wire \mar_reg[10]_1 ;
  wire \mar_reg[10]_2 ;
  wire \mar_reg[10]_3 ;
  wire \mar_reg[11]_0 ;
  wire \mar_reg[12]_0 ;
  wire \mar_reg[25]_0 ;
  wire \mar_reg[26]_0 ;
  wire \mar_reg[28]_0 ;
  wire \mar_reg[29]_0 ;
  wire \mar_reg[2]_0 ;
  wire \mar_reg[2]_1 ;
  wire \mar_reg[2]_2 ;
  wire \mar_reg[2]_3 ;
  wire \mar_reg[30]_0 ;
  wire [31:0]\mar_reg[31]_0 ;
  wire [31:0]\mar_reg[31]_1 ;
  wire \mar_reg[3]_0 ;
  wire [0:0]\mar_reg[3]_1 ;
  wire \mar_reg[3]_2 ;
  wire [1:0]\mar_reg[3]_3 ;
  wire \mar_reg[8]_0 ;
  wire mem_ram_b0_reg_0_i_2_n_0;
  wire mem_ram_b0_reg_1;
  wire misaligned;
  wire misaligned_reg_0;
  wire [31:0]p_0_in;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire pending;
  wire pending_i_3_n_0;
  wire pending_reg;
  wire [0:0]pending_reg_0;
  wire pending_reg_1;
  wire port_sel_reg;
  wire r_pnt;
  wire [0:0]\r_pnt_reg[0] ;
  wire \rdata_o[0]_i_2_n_0 ;
  wire \rdata_o[14]_i_2_n_0 ;
  wire \rdata_o[14]_i_3_n_0 ;
  wire \rdata_o[14]_i_4_n_0 ;
  wire \rdata_o[15]_i_2_n_0 ;
  wire \rdata_o[15]_i_3_n_0 ;
  wire \rdata_o[1]_i_2_n_0 ;
  wire \rdata_o[23]_i_2_n_0 ;
  wire \rdata_o[2]_i_2_n_0 ;
  wire \rdata_o[31]_i_2_n_0 ;
  wire \rdata_o[31]_i_3_n_0 ;
  wire \rdata_o[31]_i_5_n_0 ;
  wire \rdata_o[3]_i_2_n_0 ;
  wire \rdata_o[4]_i_2_n_0 ;
  wire \rdata_o[5]_i_2_n_0 ;
  wire \rdata_o[6]_i_2_n_0 ;
  wire \rdata_o[6]_i_3_n_0 ;
  wire \rdata_o[7]_i_3_n_0 ;
  wire \rdata_o[7]_i_4_n_0 ;
  wire \rdata_o_reg[0]_0 ;
  wire [1:0]\rdata_o_reg[14]_0 ;
  wire \rdata_o_reg[15]_0 ;
  wire \rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[23]_1 ;
  wire [13:0]\rdata_o_reg[30]_0 ;
  wire [31:0]\rdata_o_reg[31]_0 ;
  wire \rdata_o_reg[31]_1 ;
  wire \rdata_o_reg[7]_0 ;
  wire rden0;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \timeout_cnt_reg[6] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  FDCE arbiter_err_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_d_rsp[err] ),
        .Q(arbiter_err));
  FDCE arbiter_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(arbiter_req_reg_1),
        .Q(arbiter_req_reg_0));
  FDCE \bus_req_o_reg[ben][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [0]),
        .Q(m_axi_wstrb[0]));
  FDCE \bus_req_o_reg[ben][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [1]),
        .Q(m_axi_wstrb[1]));
  FDCE \bus_req_o_reg[ben][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [2]),
        .Q(m_axi_wstrb[2]));
  FDCE \bus_req_o_reg[ben][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [3]),
        .Q(m_axi_wstrb[3]));
  FDCE \bus_req_o_reg[data][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [0]),
        .Q(Q[0]));
  FDCE \bus_req_o_reg[data][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [10]),
        .Q(Q[10]));
  FDCE \bus_req_o_reg[data][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [11]),
        .Q(Q[11]));
  FDCE \bus_req_o_reg[data][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [12]),
        .Q(Q[12]));
  FDCE \bus_req_o_reg[data][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [13]),
        .Q(Q[13]));
  FDCE \bus_req_o_reg[data][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [14]),
        .Q(Q[14]));
  FDCE \bus_req_o_reg[data][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [15]),
        .Q(Q[15]));
  FDCE \bus_req_o_reg[data][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [16]),
        .Q(Q[16]));
  FDCE \bus_req_o_reg[data][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [17]),
        .Q(Q[17]));
  FDCE \bus_req_o_reg[data][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [18]),
        .Q(Q[18]));
  FDCE \bus_req_o_reg[data][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [19]),
        .Q(Q[19]));
  FDCE \bus_req_o_reg[data][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [1]),
        .Q(Q[1]));
  FDCE \bus_req_o_reg[data][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [20]),
        .Q(Q[20]));
  FDCE \bus_req_o_reg[data][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [21]),
        .Q(Q[21]));
  FDCE \bus_req_o_reg[data][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [22]),
        .Q(Q[22]));
  FDCE \bus_req_o_reg[data][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [23]),
        .Q(Q[23]));
  FDCE \bus_req_o_reg[data][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [24]),
        .Q(Q[24]));
  FDCE \bus_req_o_reg[data][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [25]),
        .Q(Q[25]));
  FDCE \bus_req_o_reg[data][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [26]),
        .Q(Q[26]));
  FDCE \bus_req_o_reg[data][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [27]),
        .Q(Q[27]));
  FDCE \bus_req_o_reg[data][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [28]),
        .Q(Q[28]));
  FDCE \bus_req_o_reg[data][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [29]),
        .Q(Q[29]));
  FDCE \bus_req_o_reg[data][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [2]),
        .Q(Q[2]));
  FDCE \bus_req_o_reg[data][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [30]),
        .Q(Q[30]));
  FDCE \bus_req_o_reg[data][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [31]),
        .Q(Q[31]));
  FDCE \bus_req_o_reg[data][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [3]),
        .Q(Q[3]));
  FDCE \bus_req_o_reg[data][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [4]),
        .Q(Q[4]));
  FDCE \bus_req_o_reg[data][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [5]),
        .Q(Q[5]));
  FDCE \bus_req_o_reg[data][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [6]),
        .Q(Q[6]));
  FDCE \bus_req_o_reg[data][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [7]),
        .Q(Q[7]));
  FDCE \bus_req_o_reg[data][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [8]),
        .Q(Q[8]));
  FDCE \bus_req_o_reg[data][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [9]),
        .Q(Q[9]));
  FDCE \bus_req_o_reg[rw] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl[lsu_rw] ),
        .Q(\cpu_d_req[rw] ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \bus_rsp_o[ack]_i_1 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\mar_reg[12]_0 ),
        .I2(\mar_reg[10]_3 ),
        .I3(\mar_reg[11]_0 ),
        .I4(\mar_reg[8]_0 ),
        .O(\iodev_req[3][stb] ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \bus_rsp_o[ack]_i_1__0 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\mar_reg[10]_3 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\mar_reg[11]_0 ),
        .O(\mar_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \bus_rsp_o[ack]_i_1__1 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\mar_reg[10]_3 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\mar_reg[11]_0 ),
        .O(\mar_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[ack]_i_1__2 
       (.I0(\bus_rsp_o[data][18]_i_2_n_0 ),
        .O(\bus_rsp_o[data][18]_i_2_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \bus_rsp_o[ack]_i_1__3 
       (.I0(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I1(\mar_reg[10]_3 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[11]_0 ),
        .I4(\mar_reg[8]_0 ),
        .O(\mar_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[ack]_i_1__4 
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .O(\fetch_engine_reg[pc][15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \bus_rsp_o[ack]_i_2 
       (.I0(mem_ram_b0_reg_1),
        .I1(\bus_rsp_o[ack]_i_3_n_0 ),
        .I2(\bus_rsp_o[ack]_i_4_n_0 ),
        .I3(\bus_rsp_o[ack]_i_5_n_0 ),
        .I4(\bus_rsp_o[ack]_i_6_n_0 ),
        .I5(ADDRARDADDR[4]),
        .O(\bus_rsp_o[ack]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \bus_rsp_o[ack]_i_2__0 
       (.I0(ADDRARDADDR[4]),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_rsp_o[ack]_i_3_n_0 ),
        .I3(\bus_rsp_o[ack]_i_4_n_0 ),
        .I4(\bus_rsp_o[ack]_i_5_n_0 ),
        .I5(\bus_rsp_o[ack]_i_6_n_0 ),
        .O(\bus_rsp_o[ack]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABFFFFF)) 
    \bus_rsp_o[ack]_i_3 
       (.I0(\keeper[halt]_i_17_n_0 ),
        .I1(\mar_reg[31]_0 [25]),
        .I2(\imem_rom.rdata_reg_9 ),
        .I3(\keeper[halt]_i_7_0 [23]),
        .I4(m_axi_araddr[2]),
        .I5(\keeper[halt]_i_10_n_0 ),
        .O(\bus_rsp_o[ack]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFDDDFFF)) 
    \bus_rsp_o[ack]_i_4 
       (.I0(m_axi_araddr[7]),
        .I1(\keeper[halt]_i_12_n_0 ),
        .I2(\mar_reg[31]_0 [14]),
        .I3(\imem_rom.rdata_reg_9 ),
        .I4(\keeper[halt]_i_7_0 [12]),
        .I5(\keeper[halt]_i_14_n_0 ),
        .O(\bus_rsp_o[ack]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \bus_rsp_o[ack]_i_5 
       (.I0(m_axi_araddr[3]),
        .I1(\mar_reg[28]_0 ),
        .I2(\keeper_reg[halt]_2 ),
        .I3(\bus_rsp_o[ack]_i_2_0 ),
        .I4(\mar_reg[29]_0 ),
        .I5(\mar_reg[26]_0 ),
        .O(\bus_rsp_o[ack]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3FFF5F5F3FFFFFFF)) 
    \bus_rsp_o[ack]_i_6 
       (.I0(\keeper[halt]_i_7_0 [28]),
        .I1(\mar_reg[31]_0 [30]),
        .I2(m_axi_araddr[10]),
        .I3(\mar_reg[31]_0 [18]),
        .I4(\imem_rom.rdata_reg_9 ),
        .I5(\keeper[halt]_i_7_0 [16]),
        .O(\bus_rsp_o[ack]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][0]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[0]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [0]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [0]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][0]_i_1__0 
       (.I0(cg_en_9),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [0]),
        .O(\fifo_read_sync.half_o_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][0]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][0] ),
        .O(\bus_req_o_reg[rw]_3 [0]));
  LUT6 #(
    .INIT(64'h0000000022200020)) 
    \bus_rsp_o[data][0]_i_1__2 
       (.I0(\mar_reg[10]_2 ),
        .I1(\mar_reg[3]_2 ),
        .I2(p_3_in),
        .I3(\mar_reg[2]_1 ),
        .I4(p_2_in),
        .I5(\bus_req_o_reg[rw]_0 ),
        .O(\irq_enable_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][10]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][10] ),
        .O(\bus_req_o_reg[rw]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][10]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [4]),
        .O(\fifo_read_sync.half_o_reg [10]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][11]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][11] ),
        .O(\bus_req_o_reg[rw]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][11]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [5]),
        .O(\fifo_read_sync.half_o_reg [11]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][12]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][12] ),
        .O(\bus_req_o_reg[rw]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][12]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [6]),
        .O(\fifo_read_sync.half_o_reg [12]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][13]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][13] ),
        .O(\bus_req_o_reg[rw]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][13]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [7]),
        .O(\fifo_read_sync.half_o_reg [13]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][14]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][14] ),
        .O(\bus_req_o_reg[rw]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][14]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [8]),
        .O(\fifo_read_sync.half_o_reg [14]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][15]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][15]_0 ),
        .O(\bus_req_o_reg[rw]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][15]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [9]),
        .O(\fifo_read_sync.half_o_reg [15]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][16]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][16] ),
        .O(\bus_req_o_reg[rw]_3 [16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][16]_i_1__0 
       (.I0(\bus_rsp_o[data][18]_i_2_n_0 ),
        .I1(\mar_reg[2]_1 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][17]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][17] ),
        .O(\bus_req_o_reg[rw]_3 [17]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][17]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\rx_fifo[avail] ),
        .O(\fifo_read_sync.half_o_reg [16]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][18]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][18] ),
        .O(\bus_req_o_reg[rw]_3 [18]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \bus_rsp_o[data][18]_i_1__0 
       (.I0(\mar_reg[3]_0 ),
        .I1(\bus_rsp_o[data][18]_i_2_n_0 ),
        .I2(\mar_reg[2]_1 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bus_rsp_o[data][18]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\rx_fifo[free] ),
        .O(\fifo_read_sync.half_o_reg [17]));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \bus_rsp_o[data][18]_i_2 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[8]_0 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[10]_3 ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .O(\bus_rsp_o[data][18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][19]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][19] ),
        .O(\bus_req_o_reg[rw]_3 [19]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bus_rsp_o[data][19]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\tx_fifo[avail] ),
        .O(\fifo_read_sync.half_o_reg [18]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][1]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[1]),
        .I2(\mar_reg[3]_0 ),
        .I3(\bus_rsp_o_reg[data][7] [1]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [1]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][1]_i_1__0 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [1]),
        .O(\fifo_read_sync.half_o_reg [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][1]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][1] ),
        .O(\bus_req_o_reg[rw]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bus_rsp_o[data][1]_i_1__2 
       (.I0(\mar_reg[3]_0 ),
        .I1(\bus_rsp_o[data][18]_i_2_n_0 ),
        .I2(\mar_reg[2]_1 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][20]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][20] ),
        .O(\bus_req_o_reg[rw]_3 [20]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][21]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][21] ),
        .O(\bus_req_o_reg[rw]_3 [21]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bus_rsp_o[data][21]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\tx_fifo[free] ),
        .O(\fifo_read_sync.half_o_reg [19]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][22]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][22] ),
        .O(\bus_req_o_reg[rw]_3 [22]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][22]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_rx_nempty]__0 ),
        .O(\fifo_read_sync.half_o_reg [20]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][23]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][23] ),
        .O(\bus_req_o_reg[rw]_3 [23]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][23]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_rx_half]__0 ),
        .O(\fifo_read_sync.half_o_reg [21]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][24]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][24] ),
        .O(\bus_req_o_reg[rw]_3 [24]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][24]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_rx_full]__0 ),
        .O(\fifo_read_sync.half_o_reg [22]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][25]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][25] ),
        .O(\bus_req_o_reg[rw]_3 [25]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][25]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_tx_empty]__0 ),
        .O(\fifo_read_sync.half_o_reg [23]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][26]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][26] ),
        .O(\bus_req_o_reg[rw]_3 [26]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][26]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_tx_nhalf]__0 ),
        .O(\fifo_read_sync.half_o_reg [24]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][27]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][27] ),
        .O(\bus_req_o_reg[rw]_3 [27]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][28]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][28] ),
        .O(\bus_req_o_reg[rw]_3 [28]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][29]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][29] ),
        .O(\bus_req_o_reg[rw]_3 [29]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][2]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[2]),
        .I2(\mar_reg[3]_0 ),
        .I3(\bus_rsp_o_reg[data][7] [2]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [2]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][2]_i_1__0 
       (.I0(\ctrl_reg[hwfc_en]__0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [2]),
        .O(\fifo_read_sync.half_o_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][2]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][2] ),
        .O(\bus_req_o_reg[rw]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][30]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][30]_0 ),
        .O(\bus_req_o_reg[rw]_3 [30]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][30]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][30] ),
        .O(\fifo_read_sync.half_o_reg [25]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][31]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][31]_1 ),
        .O(\bus_req_o_reg[rw]_3 [31]));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    \bus_rsp_o[data][31]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\tx_fifo[avail] ),
        .I4(\bus_rsp_o_reg[data][31] ),
        .I5(\bus_rsp_o_reg[data][31]_0 ),
        .O(\fifo_read_sync.half_o_reg [26]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][3]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[3]),
        .I2(\mar_reg[3]_0 ),
        .I3(\bus_rsp_o_reg[data][7] [3]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [3]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][3]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][5] [0]),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [3]),
        .O(\fifo_read_sync.half_o_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][3]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][3] ),
        .O(\bus_req_o_reg[rw]_3 [3]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][4]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[4]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [4]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][4]_i_1__0 
       (.I0(\mar_reg[10]_0 ),
        .I1(\bus_rsp_o_reg[data][7]_0 [4]),
        .I2(\mar_reg[2]_1 ),
        .I3(\bus_rsp_o_reg[data][5] [1]),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\fifo_read_sync.half_o_reg [4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][4]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][4] ),
        .O(\bus_req_o_reg[rw]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bus_rsp_o[data][4]_i_1__2 
       (.I0(\mar_reg[2]_1 ),
        .I1(\mar_reg[3]_2 ),
        .I2(\bus_rsp_o[data][18]_i_2_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][5]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[5]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [5]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [5]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][5]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][5] [2]),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [5]),
        .O(\fifo_read_sync.half_o_reg [5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][5]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][5]_0 ),
        .O(\bus_req_o_reg[rw]_3 [5]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][6]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[6]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [6]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [6]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][6]_i_1__0 
       (.I0(\mar_reg[10]_0 ),
        .I1(\bus_rsp_o_reg[data][7]_0 [6]),
        .I2(\mar_reg[2]_1 ),
        .I3(\bus_rsp_o_reg[data][15] [0]),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\fifo_read_sync.half_o_reg [6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][6]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][6] ),
        .O(\bus_req_o_reg[rw]_3 [6]));
  LUT5 #(
    .INIT(32'h45400000)) 
    \bus_rsp_o[data][7]_i_1 
       (.I0(\mar_reg[2]_1 ),
        .I1(gpio_o[7]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [7]),
        .I4(\bus_rsp_o[data][7]_i_2_n_0 ),
        .O(\dout_reg[7] [7]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][7]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][15] [1]),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [7]),
        .O(\fifo_read_sync.half_o_reg [7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][7]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][7]_1 ),
        .O(\bus_req_o_reg[rw]_3 [7]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \bus_rsp_o[data][7]_i_2 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\mar_reg[8]_0 ),
        .I3(\mar_reg[12]_0 ),
        .I4(\mar_reg[10]_3 ),
        .I5(\mar_reg[11]_0 ),
        .O(\bus_rsp_o[data][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][8]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][8] ),
        .O(\bus_req_o_reg[rw]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][8]_i_1__0 
       (.I0(\mar_reg[3]_2 ),
        .I1(\bus_rsp_o[data][18]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][8]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [2]),
        .O(\fifo_read_sync.half_o_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][9]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][9] ),
        .O(\bus_req_o_reg[rw]_3 [9]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][9]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [3]),
        .O(\fifo_read_sync.half_o_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ctrl[enable]_i_1 
       (.I0(\mar_reg[2]_1 ),
        .I1(\mar_reg[10]_0 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .O(\mar_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dout[7]_i_1 
       (.I0(\iodev_req[3][stb] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\mar_reg[2]_3 ),
        .O(\bus_req_o_reg[rw]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dout[7]_i_2 
       (.I0(\mar_reg[2]_1 ),
        .I1(\mar_reg[3]_2 ),
        .O(\mar_reg[2]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_i_1 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [0]),
        .O(\mar_reg[2]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_6_i_1 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [1]),
        .O(\mar_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \irq_enable[0]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_1 ),
        .I2(Q[0]),
        .I3(\mar_reg[10]_2 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(p_3_in),
        .O(\bus_req_o_reg[data][0]_0 ));
  LUT6 #(
    .INIT(64'h1FFF1F001FFF1FFF)) 
    \keeper[err]_i_3 
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_reg_1),
        .I5(m_axi_rvalid),
        .O(\m_axi_bresp[0]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFCF0000FFCF)) 
    \keeper[halt]_i_1 
       (.I0(\keeper[halt]_i_2_n_0 ),
        .I1(\keeper[halt]_i_3_n_0 ),
        .I2(\keeper[halt]_i_4_n_0 ),
        .I3(\keeper[halt]_i_5_n_0 ),
        .I4(\keeper_reg[halt]_0 ),
        .I5(\keeper[halt]_i_7_n_0 ),
        .O(port_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_10 
       (.I0(\mar_reg[31]_0 [31]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [29]),
        .O(\keeper[halt]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_11 
       (.I0(\mar_reg[31]_0 [14]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [12]),
        .O(\keeper[halt]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_12 
       (.I0(\mar_reg[31]_0 [15]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [13]),
        .O(\keeper[halt]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_14 
       (.I0(\mar_reg[31]_0 [21]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [19]),
        .O(\keeper[halt]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_15 
       (.I0(\mar_reg[31]_0 [20]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [18]),
        .O(\keeper[halt]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_16 
       (.I0(\mar_reg[31]_0 [25]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [23]),
        .O(\keeper[halt]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_17 
       (.I0(\mar_reg[31]_0 [13]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [11]),
        .O(\keeper[halt]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \keeper[halt]_i_2 
       (.I0(\mar_reg[26]_0 ),
        .I1(\mar_reg[29]_0 ),
        .I2(\mar_reg[28]_0 ),
        .I3(\mar_reg[30]_0 ),
        .I4(\keeper_reg[halt] ),
        .I5(\keeper_reg[halt]_1 ),
        .O(\keeper[halt]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \keeper[halt]_i_3 
       (.I0(\keeper[halt]_i_10_n_0 ),
        .I1(\keeper[halt]_i_11_n_0 ),
        .I2(\keeper[halt]_i_12_n_0 ),
        .I3(\keeper_reg[halt]_2 ),
        .I4(\keeper[halt]_i_14_n_0 ),
        .I5(\keeper[halt]_i_15_n_0 ),
        .O(\keeper[halt]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \keeper[halt]_i_4 
       (.I0(m_axi_araddr[8]),
        .I1(\mar_reg[26]_0 ),
        .I2(m_axi_araddr[7]),
        .I3(\keeper[halt]_i_16_n_0 ),
        .I4(m_axi_araddr[10]),
        .I5(\mar_reg[30]_0 ),
        .O(\keeper[halt]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \keeper[halt]_i_5 
       (.I0(\mar_reg[28]_0 ),
        .I1(\mar_reg[29]_0 ),
        .I2(m_axi_araddr[4]),
        .I3(m_axi_araddr[2]),
        .I4(\keeper[halt]_i_17_n_0 ),
        .I5(m_axi_araddr[3]),
        .O(\keeper[halt]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \keeper[halt]_i_7 
       (.I0(\mar_reg[26]_0 ),
        .I1(\mar_reg[29]_0 ),
        .I2(\mar_reg[28]_0 ),
        .I3(\mar_reg[30]_0 ),
        .I4(\keeper_reg[halt] ),
        .I5(\keeper[halt]_i_10_n_0 ),
        .O(\keeper[halt]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\imem_rom.rdata_reg_9 ),
        .O(m_axi_araddr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\mar_reg[31]_0 [10]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [8]),
        .O(\mar_reg[10]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\mar_reg[31]_0 [11]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [9]),
        .O(\mar_reg[11]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[12]_INST_0 
       (.I0(\mar_reg[31]_0 [12]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [10]),
        .O(\mar_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[16]_INST_0 
       (.I0(\mar_reg[31]_0 [16]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [14]),
        .O(m_axi_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[17]_INST_0 
       (.I0(\mar_reg[31]_0 [17]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [15]),
        .O(m_axi_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[18]_INST_0 
       (.I0(\mar_reg[31]_0 [18]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [16]),
        .O(m_axi_araddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[19]_INST_0 
       (.I0(\mar_reg[31]_0 [19]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [17]),
        .O(m_axi_araddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(\imem_rom.rdata_reg_9 ),
        .O(m_axi_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[22]_INST_0 
       (.I0(\mar_reg[31]_0 [22]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [20]),
        .O(m_axi_araddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[23]_INST_0 
       (.I0(\mar_reg[31]_0 [23]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [21]),
        .O(m_axi_araddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[24]_INST_0 
       (.I0(\mar_reg[31]_0 [24]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [22]),
        .O(m_axi_araddr[8]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[25]_INST_0 
       (.I0(\mar_reg[31]_0 [25]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [23]),
        .O(m_axi_araddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[26]_INST_0 
       (.I0(\mar_reg[31]_0 [26]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [24]),
        .O(\mar_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[27]_INST_0 
       (.I0(\mar_reg[31]_0 [27]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [25]),
        .O(m_axi_araddr[10]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[28]_INST_0 
       (.I0(\mar_reg[31]_0 [28]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [26]),
        .O(\mar_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[29]_INST_0 
       (.I0(\mar_reg[31]_0 [29]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [27]),
        .O(\mar_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [0]),
        .O(\mar_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[30]_INST_0 
       (.I0(\mar_reg[31]_0 [30]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [28]),
        .O(\mar_reg[30]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [1]),
        .O(\mar_reg[3]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\mar_reg[31]_0 [4]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [2]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\mar_reg[31]_0 [5]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [3]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\mar_reg[31]_0 [6]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [4]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\mar_reg[31]_0 [7]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [5]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\mar_reg[31]_0 [8]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [6]),
        .O(\mar_reg[8]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\mar_reg[31]_0 [9]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [7]),
        .O(ADDRARDADDR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_awvalid_INST_0_i_2
       (.I0(\cpu_d_req[rw] ),
        .I1(\imem_rom.rdata_reg_9 ),
        .O(\bus_req_o_reg[rw]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_bready_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(m_axi_bready_0),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_rready_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(m_axi_bready_0),
        .O(m_axi_rready));
  FDCE \mar_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [0]),
        .Q(\mar_reg[31]_0 [0]));
  FDCE \mar_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [10]),
        .Q(\mar_reg[31]_0 [10]));
  FDCE \mar_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [11]),
        .Q(\mar_reg[31]_0 [11]));
  FDCE \mar_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [12]),
        .Q(\mar_reg[31]_0 [12]));
  FDCE \mar_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [13]),
        .Q(\mar_reg[31]_0 [13]));
  FDCE \mar_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [14]),
        .Q(\mar_reg[31]_0 [14]));
  FDCE \mar_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [15]),
        .Q(\mar_reg[31]_0 [15]));
  FDCE \mar_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [16]),
        .Q(\mar_reg[31]_0 [16]));
  FDCE \mar_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [17]),
        .Q(\mar_reg[31]_0 [17]));
  FDCE \mar_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [18]),
        .Q(\mar_reg[31]_0 [18]));
  FDCE \mar_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [19]),
        .Q(\mar_reg[31]_0 [19]));
  FDCE \mar_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [1]),
        .Q(\mar_reg[31]_0 [1]));
  FDCE \mar_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [20]),
        .Q(\mar_reg[31]_0 [20]));
  FDCE \mar_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [21]),
        .Q(\mar_reg[31]_0 [21]));
  FDCE \mar_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [22]),
        .Q(\mar_reg[31]_0 [22]));
  FDCE \mar_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [23]),
        .Q(\mar_reg[31]_0 [23]));
  FDCE \mar_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [24]),
        .Q(\mar_reg[31]_0 [24]));
  FDCE \mar_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [25]),
        .Q(\mar_reg[31]_0 [25]));
  FDCE \mar_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [26]),
        .Q(\mar_reg[31]_0 [26]));
  FDCE \mar_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [27]),
        .Q(\mar_reg[31]_0 [27]));
  FDCE \mar_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [28]),
        .Q(\mar_reg[31]_0 [28]));
  FDCE \mar_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [29]),
        .Q(\mar_reg[31]_0 [29]));
  FDCE \mar_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [2]),
        .Q(\mar_reg[31]_0 [2]));
  FDCE \mar_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [30]),
        .Q(\mar_reg[31]_0 [30]));
  FDCE \mar_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [31]),
        .Q(\mar_reg[31]_0 [31]));
  FDCE \mar_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [3]),
        .Q(\mar_reg[31]_0 [3]));
  FDCE \mar_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [4]),
        .Q(\mar_reg[31]_0 [4]));
  FDCE \mar_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [5]),
        .Q(\mar_reg[31]_0 [5]));
  FDCE \mar_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [6]),
        .Q(\mar_reg[31]_0 [6]));
  FDCE \mar_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [7]),
        .Q(\mar_reg[31]_0 [7]));
  FDCE \mar_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [8]),
        .Q(\mar_reg[31]_0 [8]));
  FDCE \mar_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [9]),
        .Q(\mar_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b0_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[0]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_req_o_reg[ben][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    mem_ram_b0_reg_0_i_2
       (.I0(\keeper_reg[halt]_0 ),
        .I1(\keeper[halt]_i_10_n_0 ),
        .I2(\keeper[halt]_i_7_0 [13]),
        .I3(\imem_rom.rdata_reg_9 ),
        .I4(\mar_reg[31]_0 [15]),
        .I5(\mar_reg[25]_0 ),
        .O(mem_ram_b0_reg_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b1_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[1]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_req_o_reg[ben][1]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b2_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[2]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_req_o_reg[ben][2]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b3_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[3]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h90000000)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1 
       (.I0(r_pnt),
        .I1(w_pnt),
        .I2(\mar_reg[2]_1 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\r_pnt_reg[0] ));
  FDCE misaligned_reg
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(misaligned_reg_0),
        .Q(misaligned));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mtime_we[0]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_1 ),
        .O(\mar_reg[3]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mtime_we[1]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_1 ),
        .O(\mar_reg[3]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mtimecmp_hi[31]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_1 ),
        .O(\mar_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp_lo[31]_i_1 
       (.I0(\mar_reg[10]_1 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\mar_reg[2]_3 ),
        .O(\bus_req_o_reg[rw]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \nclr_pending[0]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_2 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(Q[0]),
        .O(\bus_req_o_reg[data][0]_1 ));
  LUT6 #(
    .INIT(64'h5151FF000000FF00)) 
    pending_i_1
       (.I0(m_axi_bresp_0_sn_1),
        .I1(pending_reg),
        .I2(pending_reg_0),
        .I3(pending_i_3_n_0),
        .I4(pending),
        .I5(\m_axi_bresp[0]_0 ),
        .O(\timeout_cnt_reg[6] ));
  LUT6 #(
    .INIT(64'h10FF100010001000)) 
    pending_i_2
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_reg_1),
        .I5(m_axi_rvalid),
        .O(m_axi_bresp_0_sn_1));
  LUT2 #(
    .INIT(4'h8)) 
    pending_i_3
       (.I0(port_sel_reg),
        .I1(mem_ram_b0_reg_1),
        .O(pending_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[0]_i_1 
       (.I0(\main_rsp[data] [0]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[0]_i_2_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[0]_i_2 
       (.I0(\main_rsp[data] [16]),
        .I1(\main_rsp[data] [24]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[10]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [26]),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[11]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [27]),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[12]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [28]),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[13]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [29]),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[14]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [30]),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFF080000)) 
    \rdata_o[14]_i_2 
       (.I0(\rdata_o_reg[23]_0 ),
        .I1(\mar_reg[31]_0 [0]),
        .I2(\rdata_o_reg[14]_0 [0]),
        .I3(\rdata_o[31]_i_5_n_0 ),
        .I4(\rdata_o_reg[23]_1 ),
        .O(\rdata_o[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rdata_o[14]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 ),
        .I3(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \rdata_o[14]_i_4 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(\rdata_o_reg[14]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[14]_0 [1]),
        .O(\rdata_o[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \rdata_o[15]_i_1 
       (.I0(\rdata_o[15]_i_2_n_0 ),
        .I1(\main_rsp[data] [31]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[14]_0 [0]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \rdata_o[15]_i_2 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\mar_reg[31]_0 [1]),
        .I2(\main_rsp[data] [31]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_5_n_0 ),
        .I5(\rdata_o[15]_i_3_n_0 ),
        .O(\rdata_o[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAA00000000)) 
    \rdata_o[15]_i_3 
       (.I0(\rdata_o[14]_i_4_n_0 ),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[31]_1 ),
        .I3(\mar_reg[31]_0 [1]),
        .I4(\mar_reg[31]_0 [0]),
        .I5(\main_rsp[data] [15]),
        .O(\rdata_o[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[1]_i_1 
       (.I0(\main_rsp[data] [1]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[1]_i_2_n_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[1]_i_2 
       (.I0(\main_rsp[data] [17]),
        .I1(\main_rsp[data] [25]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAEAAAAAAAEAA)) 
    \rdata_o[23]_i_1 
       (.I0(\rdata_o[23]_i_2_n_0 ),
        .I1(\main_rsp[data] [7]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_3_n_0 ),
        .I5(\rdata_o_reg[23]_0 ),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAA00BA0000000000)) 
    \rdata_o[23]_i_2 
       (.I0(\rdata_o_reg[15]_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\main_rsp[data] [23]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[2]_i_1 
       (.I0(\main_rsp[data] [2]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[2]_i_2_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[2]_i_2 
       (.I0(\main_rsp[data] [18]),
        .I1(\main_rsp[data] [26]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAAEAAAAA)) 
    \rdata_o[31]_i_1 
       (.I0(\rdata_o[31]_i_2_n_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\main_rsp[data] [15]),
        .I3(\mar_reg[31]_0 [1]),
        .I4(\rdata_o_reg[23]_1 ),
        .I5(\rdata_o[31]_i_5_n_0 ),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hAA00EA0000000000)) 
    \rdata_o[31]_i_2 
       (.I0(\rdata_o_reg[15]_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\main_rsp[data] [31]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata_o[31]_i_3 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata_o[31]_i_5 
       (.I0(\main_rsp[data] [7]),
        .I1(\mar_reg[31]_0 [1]),
        .I2(\main_rsp[data] [23]),
        .I3(\rdata_o_reg[14]_0 [0]),
        .I4(\mar_reg[31]_0 [0]),
        .O(\rdata_o[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[3]_i_1 
       (.I0(\main_rsp[data] [3]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[3]_i_2_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[3]_i_2 
       (.I0(\main_rsp[data] [19]),
        .I1(\main_rsp[data] [27]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[4]_i_1 
       (.I0(\main_rsp[data] [4]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[4]_i_2 
       (.I0(\main_rsp[data] [20]),
        .I1(\main_rsp[data] [28]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[5]_i_1 
       (.I0(\main_rsp[data] [5]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[5]_i_2 
       (.I0(\main_rsp[data] [21]),
        .I1(\main_rsp[data] [29]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[6]_i_1 
       (.I0(\main_rsp[data] [6]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[6]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \rdata_o[6]_i_2 
       (.I0(\rdata_o_reg[14]_0 [0]),
        .I1(\mar_reg[31]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[15]_0 ),
        .I4(\mar_reg[31]_0 [1]),
        .O(\rdata_o[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[6]_i_3 
       (.I0(\main_rsp[data] [22]),
        .I1(\main_rsp[data] [30]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[7]_i_1 
       (.I0(\rdata_o_reg[7]_0 ),
        .I1(\rdata_o_reg[23]_0 ),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\main_rsp[data] [23]),
        .I4(\main_rsp[data] [7]),
        .I5(\rdata_o[7]_i_4_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \rdata_o[7]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 ),
        .I3(\mar_reg[31]_0 [0]),
        .I4(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFF000B00)) 
    \rdata_o[7]_i_4 
       (.I0(\rdata_o_reg[14]_0 [0]),
        .I1(\mar_reg[31]_0 [0]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .O(\rdata_o[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[8]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [24]),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[9]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [25]),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[9]));
  FDCE \rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\rdata_o_reg[31]_0 [0]));
  FDCE \rdata_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[10]),
        .Q(\rdata_o_reg[31]_0 [10]));
  FDCE \rdata_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[11]),
        .Q(\rdata_o_reg[31]_0 [11]));
  FDCE \rdata_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[12]),
        .Q(\rdata_o_reg[31]_0 [12]));
  FDCE \rdata_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[13]),
        .Q(\rdata_o_reg[31]_0 [13]));
  FDCE \rdata_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[14]),
        .Q(\rdata_o_reg[31]_0 [14]));
  FDCE \rdata_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[15]),
        .Q(\rdata_o_reg[31]_0 [15]));
  FDCE \rdata_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [0]),
        .Q(\rdata_o_reg[31]_0 [16]));
  FDCE \rdata_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [1]),
        .Q(\rdata_o_reg[31]_0 [17]));
  FDCE \rdata_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [2]),
        .Q(\rdata_o_reg[31]_0 [18]));
  FDCE \rdata_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [3]),
        .Q(\rdata_o_reg[31]_0 [19]));
  FDCE \rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\rdata_o_reg[31]_0 [1]));
  FDCE \rdata_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [4]),
        .Q(\rdata_o_reg[31]_0 [20]));
  FDCE \rdata_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [5]),
        .Q(\rdata_o_reg[31]_0 [21]));
  FDCE \rdata_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [6]),
        .Q(\rdata_o_reg[31]_0 [22]));
  FDCE \rdata_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[23]),
        .Q(\rdata_o_reg[31]_0 [23]));
  FDCE \rdata_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [7]),
        .Q(\rdata_o_reg[31]_0 [24]));
  FDCE \rdata_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [8]),
        .Q(\rdata_o_reg[31]_0 [25]));
  FDCE \rdata_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [9]),
        .Q(\rdata_o_reg[31]_0 [26]));
  FDCE \rdata_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [10]),
        .Q(\rdata_o_reg[31]_0 [27]));
  FDCE \rdata_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [11]),
        .Q(\rdata_o_reg[31]_0 [28]));
  FDCE \rdata_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [12]),
        .Q(\rdata_o_reg[31]_0 [29]));
  FDCE \rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\rdata_o_reg[31]_0 [2]));
  FDCE \rdata_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [13]),
        .Q(\rdata_o_reg[31]_0 [30]));
  FDCE \rdata_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[31]),
        .Q(\rdata_o_reg[31]_0 [31]));
  FDCE \rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\rdata_o_reg[31]_0 [3]));
  FDCE \rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\rdata_o_reg[31]_0 [4]));
  FDCE \rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[5]),
        .Q(\rdata_o_reg[31]_0 [5]));
  FDCE \rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[6]),
        .Q(\rdata_o_reg[31]_0 [6]));
  FDCE \rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[7]),
        .Q(\rdata_o_reg[31]_0 [7]));
  FDCE \rdata_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[8]),
        .Q(\rdata_o_reg[31]_0 [8]));
  FDCE \rdata_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[9]),
        .Q(\rdata_o_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rden_i_1__0
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_req_o_reg[rw]_0 ),
        .O(rden0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rden_i_3
       (.I0(m_axi_araddr[9]),
        .I1(m_axi_araddr[10]),
        .I2(\mar_reg[30]_0 ),
        .I3(\mar_reg[28]_0 ),
        .I4(\mar_reg[29]_0 ),
        .I5(\mar_reg[26]_0 ),
        .O(\mar_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h000000007F00FF80)) 
    \w_pnt[0]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_0 ),
        .I2(\mar_reg[2]_1 ),
        .I3(w_pnt),
        .I4(r_pnt),
        .I5(\w_pnt_reg[0]_0 ),
        .O(\w_pnt_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile
   (DOADO,
    DOBDO,
    S,
    \register_file_fpga.reg_file_reg_0 ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    O,
    alu_cmp,
    \register_file_fpga.reg_file_reg_10 ,
    clk,
    \register_file_fpga.reg_file_reg_11 ,
    Q,
    DIADI,
    WEA,
    \bus_req_o_reg[data][31] ,
    \div_reg[sign_mod] ,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_opa_mux] ,
    \_inferred__4/i__carry );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]S;
  output [23:0]\register_file_fpga.reg_file_reg_0 ;
  output \register_file_fpga.reg_file_reg_1 ;
  output [0:0]\register_file_fpga.reg_file_reg_2 ;
  output [3:0]\register_file_fpga.reg_file_reg_3 ;
  output [3:0]\register_file_fpga.reg_file_reg_4 ;
  output [3:0]\register_file_fpga.reg_file_reg_5 ;
  output [3:0]\register_file_fpga.reg_file_reg_6 ;
  output [3:0]\register_file_fpga.reg_file_reg_7 ;
  output [3:0]\register_file_fpga.reg_file_reg_8 ;
  output [3:0]\register_file_fpga.reg_file_reg_9 ;
  output [2:0]O;
  output [1:0]alu_cmp;
  output [0:0]\register_file_fpga.reg_file_reg_10 ;
  input clk;
  input [4:0]\register_file_fpga.reg_file_reg_11 ;
  input [5:0]Q;
  input [31:0]DIADI;
  input [0:0]WEA;
  input \bus_req_o_reg[data][31] ;
  input \div_reg[sign_mod] ;
  input \ctrl[alu_unsigned] ;
  input \ctrl[alu_opa_mux] ;
  input [0:0]\_inferred__4/i__carry ;

  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_sequential_execute_engine[state][1]_i_10_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_12_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_13_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_14_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_16_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_17_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_18_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_19_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_20_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_21_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_22_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_23_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_25_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_26_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_27_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_28_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_30_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_31_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_32_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_33_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_34_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_35_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_36_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_37_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_38_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_39_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_40_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_41_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_43_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_44_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_45_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_46_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_47_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_48_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_49_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_50_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_51_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_52_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_53_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_54_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_55_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_56_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_57_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_58_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_9_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_7_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_7_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_3 ;
  wire [2:0]O;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]\_inferred__4/i__carry ;
  wire [1:0]alu_cmp;
  wire \bus_req_o_reg[data][31] ;
  wire clk;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \div[sign_mod]_i_2_n_0 ;
  wire \div[sign_mod]_i_3_n_0 ;
  wire \div[sign_mod]_i_4_n_0 ;
  wire \div[sign_mod]_i_5_n_0 ;
  wire \div[sign_mod]_i_6_n_0 ;
  wire \div[sign_mod]_i_7_n_0 ;
  wire \div[sign_mod]_i_8_n_0 ;
  wire \div[sign_mod]_i_9_n_0 ;
  wire \div_reg[sign_mod] ;
  wire \divider_core_serial.div[quotient][12]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_6_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_2 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_3 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_3 ;
  wire [23:0]\register_file_fpga.reg_file_reg_0 ;
  wire \register_file_fpga.reg_file_reg_1 ;
  wire [0:0]\register_file_fpga.reg_file_reg_10 ;
  wire [4:0]\register_file_fpga.reg_file_reg_11 ;
  wire [0:0]\register_file_fpga.reg_file_reg_2 ;
  wire [3:0]\register_file_fpga.reg_file_reg_3 ;
  wire [3:0]\register_file_fpga.reg_file_reg_4 ;
  wire [3:0]\register_file_fpga.reg_file_reg_5 ;
  wire [3:0]\register_file_fpga.reg_file_reg_6 ;
  wire [3:0]\register_file_fpga.reg_file_reg_7 ;
  wire [3:0]\register_file_fpga.reg_file_reg_8 ;
  wire [3:0]\register_file_fpga.reg_file_reg_9 ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_42_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hED)) 
    \FSM_sequential_execute_engine[state][1]_i_10 
       (.I0(DOBDO[31]),
        .I1(\ctrl[alu_unsigned] ),
        .I2(DOADO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_12 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_13 
       (.I0(DOADO[28]),
        .I1(DOBDO[28]),
        .I2(DOADO[29]),
        .I3(DOBDO[29]),
        .I4(DOBDO[27]),
        .I5(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_14 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOADO[24]),
        .I3(DOBDO[24]),
        .I4(DOADO[25]),
        .I5(DOBDO[25]),
        .O(\FSM_sequential_execute_engine[state][1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_execute_engine[state][1]_i_16 
       (.I0(DOBDO[31]),
        .I1(DOADO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_17 
       (.I0(DOADO[29]),
        .I1(DOBDO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_18 
       (.I0(DOADO[27]),
        .I1(DOBDO[27]),
        .I2(DOBDO[26]),
        .I3(DOADO[26]),
        .O(\FSM_sequential_execute_engine[state][1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_19 
       (.I0(DOADO[25]),
        .I1(DOBDO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_20 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_21 
       (.I0(DOBDO[29]),
        .I1(DOADO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_22 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOBDO[27]),
        .I3(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_23 
       (.I0(DOBDO[25]),
        .I1(DOADO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_25 
       (.I0(DOADO[22]),
        .I1(DOBDO[22]),
        .I2(DOADO[23]),
        .I3(DOBDO[23]),
        .I4(DOBDO[21]),
        .I5(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_26 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOADO[18]),
        .I3(DOBDO[18]),
        .I4(DOADO[19]),
        .I5(DOBDO[19]),
        .O(\FSM_sequential_execute_engine[state][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_27 
       (.I0(DOADO[16]),
        .I1(DOBDO[16]),
        .I2(DOADO[17]),
        .I3(DOBDO[17]),
        .I4(DOBDO[15]),
        .I5(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_28 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOADO[12]),
        .I3(DOBDO[12]),
        .I4(DOADO[13]),
        .I5(DOBDO[13]),
        .O(\FSM_sequential_execute_engine[state][1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_30 
       (.I0(DOADO[23]),
        .I1(DOBDO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_31 
       (.I0(DOADO[21]),
        .I1(DOBDO[21]),
        .I2(DOBDO[20]),
        .I3(DOADO[20]),
        .O(\FSM_sequential_execute_engine[state][1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_32 
       (.I0(DOADO[19]),
        .I1(DOBDO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_33 
       (.I0(DOADO[17]),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_34 
       (.I0(DOBDO[23]),
        .I1(DOADO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_35 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOBDO[21]),
        .I3(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_36 
       (.I0(DOBDO[19]),
        .I1(DOADO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_37 
       (.I0(DOBDO[17]),
        .I1(DOADO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_38 
       (.I0(DOADO[10]),
        .I1(DOBDO[10]),
        .I2(DOADO[11]),
        .I3(DOBDO[11]),
        .I4(DOBDO[9]),
        .I5(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_39 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOADO[6]),
        .I3(DOBDO[6]),
        .I4(DOADO[7]),
        .I5(DOBDO[7]),
        .O(\FSM_sequential_execute_engine[state][1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_40 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .I4(DOBDO[3]),
        .I5(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_41 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .I5(DOBDO[1]),
        .O(\FSM_sequential_execute_engine[state][1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_43 
       (.I0(DOADO[15]),
        .I1(DOBDO[15]),
        .I2(DOBDO[14]),
        .I3(DOADO[14]),
        .O(\FSM_sequential_execute_engine[state][1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_44 
       (.I0(DOADO[13]),
        .I1(DOBDO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_45 
       (.I0(DOADO[11]),
        .I1(DOBDO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_46 
       (.I0(DOADO[9]),
        .I1(DOBDO[9]),
        .I2(DOBDO[8]),
        .I3(DOADO[8]),
        .O(\FSM_sequential_execute_engine[state][1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_47 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOBDO[15]),
        .I3(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_48 
       (.I0(DOBDO[13]),
        .I1(DOADO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_49 
       (.I0(DOBDO[11]),
        .I1(DOADO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_50 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOBDO[9]),
        .I3(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_51 
       (.I0(DOADO[7]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_52 
       (.I0(DOADO[5]),
        .I1(DOBDO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_53 
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(DOBDO[2]),
        .I3(DOADO[2]),
        .O(\FSM_sequential_execute_engine[state][1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_54 
       (.I0(DOADO[1]),
        .I1(DOBDO[1]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_55 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_56 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_57 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_58 
       (.I0(DOBDO[1]),
        .I1(DOADO[1]),
        .I2(DOADO[0]),
        .I3(DOBDO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_execute_engine[state][1]_i_9 
       (.I0(\ctrl[alu_unsigned] ),
        .I1(DOADO[31]),
        .I2(DOBDO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_11 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_24_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_11_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_11_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_11_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_11_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_25_n_0 ,\FSM_sequential_execute_engine[state][1]_i_26_n_0 ,\FSM_sequential_execute_engine[state][1]_i_27_n_0 ,\FSM_sequential_execute_engine[state][1]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_15 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_29_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_15_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_15_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_15_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_30_n_0 ,\FSM_sequential_execute_engine[state][1]_i_31_n_0 ,\FSM_sequential_execute_engine[state][1]_i_32_n_0 ,\FSM_sequential_execute_engine[state][1]_i_33_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_15_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_34_n_0 ,\FSM_sequential_execute_engine[state][1]_i_35_n_0 ,\FSM_sequential_execute_engine[state][1]_i_36_n_0 ,\FSM_sequential_execute_engine[state][1]_i_37_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_24 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_24_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_24_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_24_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_24_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_24_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_38_n_0 ,\FSM_sequential_execute_engine[state][1]_i_39_n_0 ,\FSM_sequential_execute_engine[state][1]_i_40_n_0 ,\FSM_sequential_execute_engine[state][1]_i_41_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_29 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_42_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_29_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_29_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_29_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_43_n_0 ,\FSM_sequential_execute_engine[state][1]_i_44_n_0 ,\FSM_sequential_execute_engine[state][1]_i_45_n_0 ,\FSM_sequential_execute_engine[state][1]_i_46_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_29_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_47_n_0 ,\FSM_sequential_execute_engine[state][1]_i_48_n_0 ,\FSM_sequential_execute_engine[state][1]_i_49_n_0 ,\FSM_sequential_execute_engine[state][1]_i_50_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_42 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_42_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_42_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_42_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_51_n_0 ,\FSM_sequential_execute_engine[state][1]_i_52_n_0 ,\FSM_sequential_execute_engine[state][1]_i_53_n_0 ,\FSM_sequential_execute_engine[state][1]_i_54_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_42_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_55_n_0 ,\FSM_sequential_execute_engine[state][1]_i_56_n_0 ,\FSM_sequential_execute_engine[state][1]_i_57_n_0 ,\FSM_sequential_execute_engine[state][1]_i_58_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_6 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_8_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_CO_UNCONNECTED [3:1],alu_cmp[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_9_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_7 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_11_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_CO_UNCONNECTED [3],alu_cmp[0],\FSM_sequential_execute_engine_reg[state][1]_i_7_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_execute_engine[state][1]_i_12_n_0 ,\FSM_sequential_execute_engine[state][1]_i_13_n_0 ,\FSM_sequential_execute_engine[state][1]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_8 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_15_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_8_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_8_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_8_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_16_n_0 ,\FSM_sequential_execute_engine[state][1]_i_17_n_0 ,\FSM_sequential_execute_engine[state][1]_i_18_n_0 ,\FSM_sequential_execute_engine[state][1]_i_19_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_8_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_20_n_0 ,\FSM_sequential_execute_engine[state][1]_i_21_n_0 ,\FSM_sequential_execute_engine[state][1]_i_22_n_0 ,\FSM_sequential_execute_engine[state][1]_i_23_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][10]_i_1 
       (.I0(DOBDO[10]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][11]_i_1 
       (.I0(DOBDO[11]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][12]_i_1 
       (.I0(DOBDO[12]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][13]_i_1 
       (.I0(DOBDO[13]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][14]_i_1 
       (.I0(DOBDO[14]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][15]_i_1 
       (.I0(DOBDO[15]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][24]_i_1 
       (.I0(DOBDO[0]),
        .I1(Q[0]),
        .I2(DOBDO[8]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][25]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[0]),
        .I2(DOBDO[9]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][26]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[0]),
        .I2(DOBDO[10]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][27]_i_1 
       (.I0(DOBDO[3]),
        .I1(Q[0]),
        .I2(DOBDO[11]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][28]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[0]),
        .I2(DOBDO[12]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][29]_i_1 
       (.I0(DOBDO[5]),
        .I1(Q[0]),
        .I2(DOBDO[13]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][30]_i_1 
       (.I0(DOBDO[6]),
        .I1(Q[0]),
        .I2(DOBDO[14]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][31]_i_2 
       (.I0(DOBDO[7]),
        .I1(Q[0]),
        .I2(DOBDO[15]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][8]_i_1 
       (.I0(DOBDO[8]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][9]_i_1 
       (.I0(DOBDO[9]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \ctrl[rs2_abs][3]_i_6 
       (.I0(DOBDO[0]),
        .O(S));
  LUT6 #(
    .INIT(64'h0A060A060A060A00)) 
    \div[sign_mod]_i_1 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(Q[0]),
        .I3(\div_reg[sign_mod] ),
        .I4(\div[sign_mod]_i_2_n_0 ),
        .I5(\div[sign_mod]_i_3_n_0 ),
        .O(\register_file_fpga.reg_file_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_2 
       (.I0(\div[sign_mod]_i_4_n_0 ),
        .I1(DOBDO[19]),
        .I2(DOBDO[13]),
        .I3(DOBDO[14]),
        .I4(DOBDO[6]),
        .I5(\div[sign_mod]_i_5_n_0 ),
        .O(\div[sign_mod]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_3 
       (.I0(\div[sign_mod]_i_6_n_0 ),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOBDO[18]),
        .I4(DOBDO[31]),
        .I5(\div[sign_mod]_i_7_n_0 ),
        .O(\div[sign_mod]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_4 
       (.I0(DOBDO[12]),
        .I1(DOBDO[7]),
        .I2(DOBDO[11]),
        .I3(DOBDO[10]),
        .O(\div[sign_mod]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_5 
       (.I0(DOBDO[3]),
        .I1(DOBDO[9]),
        .I2(DOBDO[5]),
        .I3(DOBDO[8]),
        .I4(\div[sign_mod]_i_8_n_0 ),
        .O(\div[sign_mod]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_6 
       (.I0(DOBDO[29]),
        .I1(DOBDO[28]),
        .I2(DOBDO[30]),
        .I3(DOBDO[15]),
        .O(\div[sign_mod]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_7 
       (.I0(DOBDO[24]),
        .I1(DOBDO[27]),
        .I2(DOBDO[25]),
        .I3(DOBDO[26]),
        .I4(\div[sign_mod]_i_9_n_0 ),
        .O(\div[sign_mod]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_8 
       (.I0(DOBDO[4]),
        .I1(DOBDO[2]),
        .I2(DOBDO[1]),
        .I3(DOBDO[0]),
        .O(\div[sign_mod]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_9 
       (.I0(DOBDO[23]),
        .I1(DOBDO[22]),
        .I2(DOBDO[21]),
        .I3(DOBDO[20]),
        .O(\div[sign_mod]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_3 
       (.I0(DOADO[12]),
        .O(\divider_core_serial.div[quotient][12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_4 
       (.I0(DOADO[11]),
        .O(\divider_core_serial.div[quotient][12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_5 
       (.I0(DOADO[10]),
        .O(\divider_core_serial.div[quotient][12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_6 
       (.I0(DOADO[9]),
        .O(\divider_core_serial.div[quotient][12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_3 
       (.I0(DOADO[16]),
        .O(\divider_core_serial.div[quotient][16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_4 
       (.I0(DOADO[15]),
        .O(\divider_core_serial.div[quotient][16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_5 
       (.I0(DOADO[14]),
        .O(\divider_core_serial.div[quotient][16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_6 
       (.I0(DOADO[13]),
        .O(\divider_core_serial.div[quotient][16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_3 
       (.I0(DOADO[20]),
        .O(\divider_core_serial.div[quotient][20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_4 
       (.I0(DOADO[19]),
        .O(\divider_core_serial.div[quotient][20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_5 
       (.I0(DOADO[18]),
        .O(\divider_core_serial.div[quotient][20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_6 
       (.I0(DOADO[17]),
        .O(\divider_core_serial.div[quotient][20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_3 
       (.I0(DOADO[24]),
        .O(\divider_core_serial.div[quotient][24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_4 
       (.I0(DOADO[23]),
        .O(\divider_core_serial.div[quotient][24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_5 
       (.I0(DOADO[22]),
        .O(\divider_core_serial.div[quotient][24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_6 
       (.I0(DOADO[21]),
        .O(\divider_core_serial.div[quotient][24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_3 
       (.I0(DOADO[28]),
        .O(\divider_core_serial.div[quotient][28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_4 
       (.I0(DOADO[27]),
        .O(\divider_core_serial.div[quotient][28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_5 
       (.I0(DOADO[26]),
        .O(\divider_core_serial.div[quotient][28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_6 
       (.I0(DOADO[25]),
        .O(\divider_core_serial.div[quotient][28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_5 
       (.I0(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_6 
       (.I0(DOADO[30]),
        .O(\divider_core_serial.div[quotient][31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_7 
       (.I0(DOADO[29]),
        .O(\divider_core_serial.div[quotient][31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_3 
       (.I0(DOADO[0]),
        .O(\divider_core_serial.div[quotient][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_4 
       (.I0(DOADO[4]),
        .O(\divider_core_serial.div[quotient][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_5 
       (.I0(DOADO[3]),
        .O(\divider_core_serial.div[quotient][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_6 
       (.I0(DOADO[2]),
        .O(\divider_core_serial.div[quotient][4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_7 
       (.I0(DOADO[1]),
        .O(\divider_core_serial.div[quotient][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_3 
       (.I0(DOADO[8]),
        .O(\divider_core_serial.div[quotient][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_4 
       (.I0(DOADO[7]),
        .O(\divider_core_serial.div[quotient][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_5 
       (.I0(DOADO[6]),
        .O(\divider_core_serial.div[quotient][8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_6 
       (.I0(DOADO[5]),
        .O(\divider_core_serial.div[quotient][8]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][12]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_5 ),
        .S({\divider_core_serial.div[quotient][12]_i_3_n_0 ,\divider_core_serial.div[quotient][12]_i_4_n_0 ,\divider_core_serial.div[quotient][12]_i_5_n_0 ,\divider_core_serial.div[quotient][12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][16]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_6 ),
        .S({\divider_core_serial.div[quotient][16]_i_3_n_0 ,\divider_core_serial.div[quotient][16]_i_4_n_0 ,\divider_core_serial.div[quotient][16]_i_5_n_0 ,\divider_core_serial.div[quotient][16]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][20]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_7 ),
        .S({\divider_core_serial.div[quotient][20]_i_3_n_0 ,\divider_core_serial.div[quotient][20]_i_4_n_0 ,\divider_core_serial.div[quotient][20]_i_5_n_0 ,\divider_core_serial.div[quotient][20]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][24]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_8 ),
        .S({\divider_core_serial.div[quotient][24]_i_3_n_0 ,\divider_core_serial.div[quotient][24]_i_4_n_0 ,\divider_core_serial.div[quotient][24]_i_5_n_0 ,\divider_core_serial.div[quotient][24]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][28]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_9 ),
        .S({\divider_core_serial.div[quotient][28]_i_3_n_0 ,\divider_core_serial.div[quotient][28]_i_4_n_0 ,\divider_core_serial.div[quotient][28]_i_5_n_0 ,\divider_core_serial.div[quotient][28]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][31]_i_4 
       (.CI(\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED [3:2],\divider_core_serial.div_reg[quotient][31]_i_4_n_2 ,\divider_core_serial.div_reg[quotient][31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED [3],O}),
        .S({1'b0,\divider_core_serial.div[quotient][31]_i_5_n_0 ,\divider_core_serial.div[quotient][31]_i_6_n_0 ,\divider_core_serial.div[quotient][31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][4]_i_2 
       (.CI(1'b0),
        .CO({\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_3 }),
        .CYINIT(\divider_core_serial.div[quotient][4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_3 ),
        .S({\divider_core_serial.div[quotient][4]_i_4_n_0 ,\divider_core_serial.div[quotient][4]_i_5_n_0 ,\divider_core_serial.div[quotient][4]_i_6_n_0 ,\divider_core_serial.div[quotient][4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][8]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_4 ),
        .S({\divider_core_serial.div[quotient][8]_i_3_n_0 ,\divider_core_serial.div[quotient][8]_i_4_n_0 ,\divider_core_serial.div[quotient][8]_i_5_n_0 ,\divider_core_serial.div[quotient][8]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(DOBDO[0]),
        .I1(\_inferred__4/i__carry ),
        .O(\register_file_fpga.reg_file_reg_10 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mar[3]_i_5 
       (.I0(DOADO[0]),
        .I1(\ctrl[alu_opa_mux] ),
        .O(\register_file_fpga.reg_file_reg_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \register_file_fpga.reg_file_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\register_file_fpga.reg_file_reg_11 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q[5:1],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem
   (rden,
    \dmem_rsp[ack] ,
    mem_ram_b3_reg_0_0,
    mem_ram_b3_reg_1_0,
    mem_ram_b2_reg_1_0,
    mem_ram_b2_reg_0_0,
    mem_ram_b0_reg_1_0,
    rden0,
    clk,
    rstn_sys,
    \bus_rsp_o_reg[ack]_0 ,
    out,
    \imem_rsp[ack] ,
    addr,
    Q,
    mem_ram_b0_reg_1_1,
    mem_ram_b1_reg_1_0,
    ADDRARDADDR,
    mem_ram_b2_reg_1_1,
    WEA);
  output rden;
  output \dmem_rsp[ack] ;
  output mem_ram_b3_reg_0_0;
  output [27:0]mem_ram_b3_reg_1_0;
  output mem_ram_b2_reg_1_0;
  output mem_ram_b2_reg_0_0;
  output mem_ram_b0_reg_1_0;
  input rden0;
  input clk;
  input rstn_sys;
  input \bus_rsp_o_reg[ack]_0 ;
  input [3:0]out;
  input \imem_rsp[ack] ;
  input [12:0]addr;
  input [31:0]Q;
  input [0:0]mem_ram_b0_reg_1_1;
  input [0:0]mem_ram_b1_reg_1_0;
  input [0:0]ADDRARDADDR;
  input [0:0]mem_ram_b2_reg_1_1;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire [12:0]addr;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire clk;
  wire \dmem_rsp[ack] ;
  wire \imem_rsp[ack] ;
  wire mem_ram_b0_reg_1_0;
  wire [0:0]mem_ram_b0_reg_1_1;
  wire [0:0]mem_ram_b1_reg_1_0;
  wire mem_ram_b2_reg_0_0;
  wire mem_ram_b2_reg_1_0;
  wire [0:0]mem_ram_b2_reg_1_1;
  wire mem_ram_b3_reg_0_0;
  wire [27:0]mem_ram_b3_reg_1_0;
  wire [3:0]out;
  wire [25:5]rdata_reg;
  wire rden;
  wire rden0;
  wire rstn_sys;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_0 ),
        .Q(\dmem_rsp[ack] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_0
       (.ADDRARDADDR({1'b1,addr,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[3:0]}),
        .DOBDO(NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_1
       (.ADDRARDADDR({1'b1,addr,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[6:5],rdata_reg[5],mem_ram_b3_reg_1_0[4]}),
        .DOBDO(NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_0
       (.ADDRARDADDR({1'b1,addr,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[10:7]}),
        .DOBDO(NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_1
       (.ADDRARDADDR({1'b1,addr[12:2],ADDRARDADDR,addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[14:11]}),
        .DOBDO(NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_0
       (.ADDRARDADDR({1'b1,addr[12:2],ADDRARDADDR,addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[17:15],rdata_reg[16]}),
        .DOBDO(NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_1
       (.ADDRARDADDR({1'b1,addr[12:2],ADDRARDADDR,addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[20],rdata_reg[22],mem_ram_b3_reg_1_0[19:18]}),
        .DOBDO(NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_0
       (.ADDRARDADDR({1'b1,addr[12:2],ADDRARDADDR,addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[23:22],rdata_reg[25],mem_ram_b3_reg_1_0[21]}),
        .DOBDO(NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_1
       (.ADDRARDADDR({1'b1,addr,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[27:24]}),
        .DOBDO(NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10__0 
       (.I0(rdata_reg[16]),
        .I1(rden),
        .I2(out[1]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b2_reg_0_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_17 
       (.I0(rdata_reg[5]),
        .I1(rden),
        .I2(out[0]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b0_reg_1_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8 
       (.I0(rdata_reg[22]),
        .I1(rden),
        .I2(out[2]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b2_reg_1_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9 
       (.I0(rdata_reg[25]),
        .I1(rden),
        .I2(out[3]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b3_reg_0_0));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden0),
        .Q(rden));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo
   (\w_pnt_reg[0]_0 ,
    \r_pnt_reg[1]_0 ,
    clk_0,
    rdata_o,
    \w_pnt_reg[1]_0 ,
    \w_pnt_reg[0]_1 ,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    \issue_engine_enabled.issue_engine_reg[align]_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_6 ,
    \issue_engine_enabled.issue_engine_reg[align]_7 ,
    \issue_engine_enabled.issue_engine_reg[align]_8 ,
    \issue_engine_enabled.issue_engine_reg[align]_9 ,
    \issue_engine_enabled.issue_engine_reg[align]_10 ,
    \issue_engine_enabled.issue_engine_reg[align]_11 ,
    \issue_engine_enabled.issue_engine_reg[align]_12 ,
    \issue_engine_enabled.issue_engine_reg[align]_13 ,
    D,
    clk,
    \w_pnt_reg[1]_1 ,
    Q,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    rdata_o0_out,
    \execute_engine[ir][24]_i_7 ,
    \execute_engine[ir][24]_i_7_0 ,
    \execute_engine[ir][24]_i_7_1 ,
    \execute_engine[ir][14]_i_2 ,
    \fetch_engine_reg[restart]__0 ,
    rstn_sys,
    wdata_i);
  output \w_pnt_reg[0]_0 ;
  output [1:0]\r_pnt_reg[1]_0 ;
  output clk_0;
  output [16:0]rdata_o;
  output \w_pnt_reg[1]_0 ;
  output \w_pnt_reg[0]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output \issue_engine_enabled.issue_engine_reg[align]_3 ;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  output \issue_engine_enabled.issue_engine_reg[align]_5 ;
  output \issue_engine_enabled.issue_engine_reg[align]_6 ;
  output \issue_engine_enabled.issue_engine_reg[align]_7 ;
  output \issue_engine_enabled.issue_engine_reg[align]_8 ;
  output \issue_engine_enabled.issue_engine_reg[align]_9 ;
  output \issue_engine_enabled.issue_engine_reg[align]_10 ;
  output \issue_engine_enabled.issue_engine_reg[align]_11 ;
  output \issue_engine_enabled.issue_engine_reg[align]_12 ;
  output \issue_engine_enabled.issue_engine_reg[align]_13 ;
  input [1:0]D;
  input clk;
  input [0:0]\w_pnt_reg[1]_1 ;
  input [0:0]Q;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input [9:0]rdata_o0_out;
  input \execute_engine[ir][24]_i_7 ;
  input \execute_engine[ir][24]_i_7_0 ;
  input \execute_engine[ir][24]_i_7_1 ;
  input \execute_engine[ir][14]_i_2 ;
  input \fetch_engine_reg[restart]__0 ;
  input rstn_sys;
  input [16:0]wdata_i;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire clk_0;
  wire \execute_engine[ir][14]_i_2 ;
  wire \execute_engine[ir][24]_i_7 ;
  wire \execute_engine[ir][24]_i_7_0 ;
  wire \execute_engine[ir][24]_i_7_1 ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [0:0]\ipb[we] ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_10 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_11 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_12 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_13 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_5 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_6 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_7 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_8 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_9 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire p_0_in;
  wire r_pnt_ff;
  wire [1:0]\r_pnt_reg[1]_0 ;
  wire [16:0]rdata_o;
  wire [9:0]rdata_o0_out;
  wire rstn_sys;
  wire \w_pnt[0]_i_1_n_0 ;
  wire \w_pnt[1]_i_1_n_0 ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[1]_0 ;
  wire [0:0]\w_pnt_reg[1]_1 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire [16:0]wdata_i;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][11]_i_5 
       (.I0(rdata_o[13]),
        .I1(rdata_o0_out[7]),
        .I2(rdata_o[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][12]_i_6 
       (.I0(rdata_o[14]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o[13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_11 ));
  LUT6 #(
    .INIT(64'hFFFF00FFE2E2E2E2)) 
    \execute_engine[ir][14]_i_4 
       (.I0(rdata_o[12]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[6]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_9 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_10 ),
        .I5(\execute_engine[ir][14]_i_2 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_8 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][14]_i_6 
       (.I0(rdata_o[10]),
        .I1(rdata_o0_out[4]),
        .I2(rdata_o[11]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[5]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_9 ));
  LUT6 #(
    .INIT(64'h0003000000030505)) 
    \execute_engine[ir][16]_i_7 
       (.I0(rdata_o[0]),
        .I1(rdata_o0_out[0]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[13]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][1]_i_3 
       (.I0(rdata_o[15]),
        .I1(rdata_o0_out[9]),
        .I2(rdata_o[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT6 #(
    .INIT(64'hFF77CF4700000000)) 
    \execute_engine[ir][1]_i_6 
       (.I0(rdata_o0_out[5]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[11]),
        .I3(rdata_o0_out[4]),
        .I4(rdata_o[10]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_13 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_6 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][20]_i_6 
       (.I0(rdata_o[13]),
        .I1(rdata_o0_out[7]),
        .I2(rdata_o[0]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][21]_i_7 
       (.I0(rdata_o[0]),
        .I1(rdata_o0_out[0]),
        .I2(rdata_o[1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \execute_engine[ir][24]_i_11 
       (.I0(rdata_o[6]),
        .I1(rdata_o0_out[3]),
        .I2(rdata_o[5]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[2]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_10 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \execute_engine[ir][24]_i_12 
       (.I0(rdata_o[14]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o[0]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 ));
  LUT6 #(
    .INIT(64'hFFF0FEFEF0F0FEFE)) 
    \execute_engine[ir][24]_i_14 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][24]_i_7 ),
        .I2(\execute_engine[ir][24]_i_7_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_5 ),
        .I4(\execute_engine[ir][24]_i_7_1 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_6 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][28]_i_4 
       (.I0(rdata_o[12]),
        .I1(rdata_o0_out[6]),
        .I2(rdata_o[15]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][2]_i_4 
       (.I0(rdata_o[15]),
        .I1(rdata_o0_out[9]),
        .I2(rdata_o[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_7 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][31]_i_10 
       (.I0(rdata_o[14]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o[13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_6 
       (.I0(rdata_o[0]),
        .I1(rdata_o[1]),
        .O(clk_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_engine[ir][31]_i_7 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg[1]_0 [0]),
        .I2(p_0_in),
        .I3(\r_pnt_reg[1]_0 [1]),
        .O(\w_pnt_reg[0]_1 ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(r_pnt_ff),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000006FF6)) 
    \issue_engine_enabled.issue_engine[align]_i_3 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg[1]_0 [0]),
        .I2(p_0_in),
        .I3(\r_pnt_reg[1]_0 [1]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(clk_0),
        .O(\w_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_5 
       (.I0(p_0_in),
        .I1(\r_pnt_reg[1]_0 [1]),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg[1]_0 [0]),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[1:0]),
        .DIB(wdata_i[3:2]),
        .DIC(wdata_i[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[1:0]),
        .DOB(rdata_o[3:2]),
        .DOC(rdata_o[5:4]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  LUT2 #(
    .INIT(4'h2)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1 
       (.I0(\w_pnt_reg[1]_1 ),
        .I1(Q),
        .O(\ipb[we] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[13:12]),
        .DIB(wdata_i[15:14]),
        .DIC({1'b0,wdata_i[16]}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[13:12]),
        .DOB(rdata_o[15:14]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],rdata_o[16]}),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[7:6]),
        .DIB(wdata_i[9:8]),
        .DIC(wdata_i[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[7:6]),
        .DOB(rdata_o[9:8]),
        .DOC(rdata_o[11:10]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\r_pnt_reg[1]_0 [0]));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\r_pnt_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \w_pnt[0]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(Q),
        .I2(\w_pnt_reg[1]_1 ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h31330200)) 
    \w_pnt[1]_i_1 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(Q),
        .I3(\w_pnt_reg[1]_1 ),
        .I4(p_0_in),
        .O(\w_pnt[1]_i_1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1
   (rdata_o0_out,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    D,
    \execute_engine[ir_nxt] ,
    \trap_ctrl_reg[exc_buf][3] ,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \r_pnt_reg[0]_0 ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1]_0 ,
    E,
    \trap_ctrl_reg[exc_buf][6] ,
    \w_pnt_reg[1]_0 ,
    \FSM_sequential_fetch_engine_reg[state][1] ,
    \FSM_sequential_fetch_engine_reg[state][1]_0 ,
    \execute_engine_reg[next_pc][1] ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    p_0_in__1,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    \issue_engine_enabled.issue_engine_reg[align]_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_6 ,
    \issue_engine_enabled.issue_engine_reg[align]_7 ,
    clk,
    \main_rsp[data] ,
    wdata_i,
    Q,
    \trap_ctrl_reg[env_pending]__0 ,
    \trap_ctrl_reg[cause][6] ,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    rdata_o,
    \execute_engine_reg[ir][16] ,
    \execute_engine_reg[ir][1] ,
    \fetch_engine_reg[restart]__0 ,
    \r_pnt_reg[1]_1 ,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]_0 ,
    \arbiter_reg[b_req]_1 ,
    \arbiter_reg[b_req]__0 ,
    \fetch_engine_reg[state] ,
    \main_rsp[err] ,
    \w_pnt_reg[1]_1 ,
    \w_pnt_reg[1]_2 ,
    \FSM_sequential_execute_engine_reg[state][0] ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    \FSM_sequential_execute_engine_reg[state][0]_1 ,
    \execute_engine_reg[ir][13]_rep__0 ,
    \execute_engine_reg[ir][2] ,
    \execute_engine_reg[ir][13]_rep__0_0 ,
    \FSM_sequential_execute_engine_reg[state][0]_2 ,
    \execute_engine[ir][12]_i_4_0 ,
    \execute_engine[ir][20]_i_2_0 ,
    \execute_engine_reg[ir][10] ,
    \execute_engine[ir][16]_i_2_0 ,
    \execute_engine[ir][28]_i_2_0 ,
    \execute_engine_reg[ir][31] ,
    \execute_engine_reg[ir][2]_0 ,
    \execute_engine_reg[ir][14]_rep__0 ,
    \execute_engine[ir][24]_i_10_0 ,
    \execute_engine[ir][23]_i_3_0 ,
    \execute_engine[ir][23]_i_3_1 ,
    \execute_engine[ir][1]_i_2_0 ,
    \execute_engine[ir][12]_i_2_0 ,
    \FSM_sequential_fetch_engine_reg[state][0]_0 ,
    \FSM_sequential_fetch_engine_reg[state][0]_1 ,
    \issue_engine_enabled.issue_engine_reg[align]_8 ,
    \issue_engine_enabled.issue_engine_reg[align]_9 ,
    rstn_sys);
  output [9:0]rdata_o0_out;
  output [0:0]\FSM_sequential_fetch_engine_reg[state][0] ;
  output [0:0]D;
  output \execute_engine[ir_nxt] ;
  output \trap_ctrl_reg[exc_buf][3] ;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output [1:0]\r_pnt_reg[0]_0 ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1]_0 ;
  output [0:0]E;
  output \trap_ctrl_reg[exc_buf][6] ;
  output \w_pnt_reg[1]_0 ;
  output \FSM_sequential_fetch_engine_reg[state][1] ;
  output \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  output \execute_engine_reg[next_pc][1] ;
  output [31:0]\issue_engine_enabled.issue_engine_reg[align]_3 ;
  output p_0_in__1;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  output \issue_engine_enabled.issue_engine_reg[align]_5 ;
  output \issue_engine_enabled.issue_engine_reg[align]_6 ;
  output \issue_engine_enabled.issue_engine_reg[align]_7 ;
  input clk;
  input [15:0]\main_rsp[data] ;
  input [0:0]wdata_i;
  input [3:0]Q;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [7:0]\trap_ctrl_reg[cause][6] ;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input [16:0]rdata_o;
  input \execute_engine_reg[ir][16] ;
  input \execute_engine_reg[ir][1] ;
  input \fetch_engine_reg[restart]__0 ;
  input [1:0]\r_pnt_reg[1]_1 ;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]_0 ;
  input \arbiter_reg[b_req]_1 ;
  input \arbiter_reg[b_req]__0 ;
  input [1:0]\fetch_engine_reg[state] ;
  input \main_rsp[err] ;
  input \w_pnt_reg[1]_1 ;
  input \w_pnt_reg[1]_2 ;
  input \FSM_sequential_execute_engine_reg[state][0] ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input \FSM_sequential_execute_engine_reg[state][0]_1 ;
  input \execute_engine_reg[ir][13]_rep__0 ;
  input \execute_engine_reg[ir][2] ;
  input \execute_engine_reg[ir][13]_rep__0_0 ;
  input \FSM_sequential_execute_engine_reg[state][0]_2 ;
  input \execute_engine[ir][12]_i_4_0 ;
  input \execute_engine[ir][20]_i_2_0 ;
  input \execute_engine_reg[ir][10] ;
  input \execute_engine[ir][16]_i_2_0 ;
  input \execute_engine[ir][28]_i_2_0 ;
  input \execute_engine_reg[ir][31] ;
  input \execute_engine_reg[ir][2]_0 ;
  input \execute_engine_reg[ir][14]_rep__0 ;
  input \execute_engine[ir][24]_i_10_0 ;
  input \execute_engine[ir][23]_i_3_0 ;
  input \execute_engine[ir][23]_i_3_1 ;
  input \execute_engine[ir][1]_i_2_0 ;
  input \execute_engine[ir][12]_i_2_0 ;
  input \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  input \FSM_sequential_fetch_engine_reg[state][0]_1 ;
  input [0:0]\issue_engine_enabled.issue_engine_reg[align]_8 ;
  input \issue_engine_enabled.issue_engine_reg[align]_9 ;
  input rstn_sys;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine[state][3]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_8_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0] ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_1 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_2 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_3_n_0 ;
  wire [0:0]\FSM_sequential_fetch_engine_reg[state][0] ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_1 ;
  wire \FSM_sequential_fetch_engine_reg[state][1] ;
  wire \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  wire [3:0]Q;
  wire \arbiter[b_req]_i_3_n_0 ;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]_0 ;
  wire \arbiter_reg[b_req]_1 ;
  wire \arbiter_reg[b_req]__0 ;
  wire clk;
  wire \execute_engine[ir][0]_i_2_n_0 ;
  wire \execute_engine[ir][10]_i_3_n_0 ;
  wire \execute_engine[ir][11]_i_3_n_0 ;
  wire \execute_engine[ir][11]_i_4_n_0 ;
  wire \execute_engine[ir][12]_i_2_0 ;
  wire \execute_engine[ir][12]_i_3_n_0 ;
  wire \execute_engine[ir][12]_i_4_0 ;
  wire \execute_engine[ir][12]_i_4_n_0 ;
  wire \execute_engine[ir][12]_i_5_n_0 ;
  wire \execute_engine[ir][13]_i_3_n_0 ;
  wire \execute_engine[ir][13]_i_4_n_0 ;
  wire \execute_engine[ir][14]_i_3_n_0 ;
  wire \execute_engine[ir][14]_i_5_n_0 ;
  wire \execute_engine[ir][15]_i_3_n_0 ;
  wire \execute_engine[ir][15]_i_4_n_0 ;
  wire \execute_engine[ir][15]_i_5_n_0 ;
  wire \execute_engine[ir][16]_i_2_0 ;
  wire \execute_engine[ir][16]_i_3_n_0 ;
  wire \execute_engine[ir][16]_i_4_n_0 ;
  wire \execute_engine[ir][16]_i_6_n_0 ;
  wire \execute_engine[ir][16]_i_8_n_0 ;
  wire \execute_engine[ir][17]_i_3_n_0 ;
  wire \execute_engine[ir][17]_i_4_n_0 ;
  wire \execute_engine[ir][17]_i_5_n_0 ;
  wire \execute_engine[ir][18]_i_3_n_0 ;
  wire \execute_engine[ir][18]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_3_n_0 ;
  wire \execute_engine[ir][19]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_5_n_0 ;
  wire \execute_engine[ir][1]_i_2_0 ;
  wire \execute_engine[ir][1]_i_4_n_0 ;
  wire \execute_engine[ir][1]_i_5_n_0 ;
  wire \execute_engine[ir][20]_i_2_0 ;
  wire \execute_engine[ir][20]_i_3_n_0 ;
  wire \execute_engine[ir][20]_i_4_n_0 ;
  wire \execute_engine[ir][20]_i_5_n_0 ;
  wire \execute_engine[ir][21]_i_3_n_0 ;
  wire \execute_engine[ir][21]_i_4_n_0 ;
  wire \execute_engine[ir][21]_i_5_n_0 ;
  wire \execute_engine[ir][21]_i_6_n_0 ;
  wire \execute_engine[ir][21]_i_8_n_0 ;
  wire \execute_engine[ir][22]_i_3_n_0 ;
  wire \execute_engine[ir][22]_i_4_n_0 ;
  wire \execute_engine[ir][22]_i_5_n_0 ;
  wire \execute_engine[ir][22]_i_6_n_0 ;
  wire \execute_engine[ir][23]_i_2_n_0 ;
  wire \execute_engine[ir][23]_i_3_0 ;
  wire \execute_engine[ir][23]_i_3_1 ;
  wire \execute_engine[ir][23]_i_3_n_0 ;
  wire \execute_engine[ir][23]_i_4_n_0 ;
  wire \execute_engine[ir][23]_i_6_n_0 ;
  wire \execute_engine[ir][23]_i_7_n_0 ;
  wire \execute_engine[ir][24]_i_10_0 ;
  wire \execute_engine[ir][24]_i_10_n_0 ;
  wire \execute_engine[ir][24]_i_13_n_0 ;
  wire \execute_engine[ir][24]_i_3_n_0 ;
  wire \execute_engine[ir][24]_i_4_n_0 ;
  wire \execute_engine[ir][24]_i_5_n_0 ;
  wire \execute_engine[ir][24]_i_6_n_0 ;
  wire \execute_engine[ir][24]_i_7_n_0 ;
  wire \execute_engine[ir][24]_i_8_n_0 ;
  wire \execute_engine[ir][24]_i_9_n_0 ;
  wire \execute_engine[ir][25]_i_3_n_0 ;
  wire \execute_engine[ir][25]_i_4_n_0 ;
  wire \execute_engine[ir][25]_i_5_n_0 ;
  wire \execute_engine[ir][26]_i_10_n_0 ;
  wire \execute_engine[ir][26]_i_4_n_0 ;
  wire \execute_engine[ir][26]_i_5_n_0 ;
  wire \execute_engine[ir][26]_i_6_n_0 ;
  wire \execute_engine[ir][26]_i_7_n_0 ;
  wire \execute_engine[ir][26]_i_8_n_0 ;
  wire \execute_engine[ir][26]_i_9_n_0 ;
  wire \execute_engine[ir][27]_i_3_n_0 ;
  wire \execute_engine[ir][27]_i_4_n_0 ;
  wire \execute_engine[ir][27]_i_5_n_0 ;
  wire \execute_engine[ir][27]_i_6_n_0 ;
  wire \execute_engine[ir][27]_i_7_n_0 ;
  wire \execute_engine[ir][28]_i_2_0 ;
  wire \execute_engine[ir][28]_i_3_n_0 ;
  wire \execute_engine[ir][28]_i_5_n_0 ;
  wire \execute_engine[ir][28]_i_6_n_0 ;
  wire \execute_engine[ir][29]_i_3_n_0 ;
  wire \execute_engine[ir][29]_i_5_n_0 ;
  wire \execute_engine[ir][29]_i_6_n_0 ;
  wire \execute_engine[ir][2]_i_3_n_0 ;
  wire \execute_engine[ir][2]_i_5_n_0 ;
  wire \execute_engine[ir][2]_i_6_n_0 ;
  wire \execute_engine[ir][30]_i_2_n_0 ;
  wire \execute_engine[ir][30]_i_3_n_0 ;
  wire \execute_engine[ir][30]_i_5_n_0 ;
  wire \execute_engine[ir][31]_i_11_n_0 ;
  wire \execute_engine[ir][31]_i_12_n_0 ;
  wire \execute_engine[ir][31]_i_13_n_0 ;
  wire \execute_engine[ir][31]_i_14_n_0 ;
  wire \execute_engine[ir][31]_i_4_n_0 ;
  wire \execute_engine[ir][31]_i_5_n_0 ;
  wire \execute_engine[ir][31]_i_9_n_0 ;
  wire \execute_engine[ir][4]_i_3_n_0 ;
  wire \execute_engine[ir][4]_i_4_n_0 ;
  wire \execute_engine[ir][5]_i_3_n_0 ;
  wire \execute_engine[ir][6]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_4_n_0 ;
  wire \execute_engine[ir][7]_i_5_n_0 ;
  wire \execute_engine[ir][8]_i_3_n_0 ;
  wire \execute_engine[ir][8]_i_4_n_0 ;
  wire \execute_engine[ir][8]_i_5_n_0 ;
  wire \execute_engine[ir][9]_i_3_n_0 ;
  wire \execute_engine[ir][9]_i_4_n_0 ;
  wire \execute_engine[ir][9]_i_5_n_0 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine_reg[ir][10] ;
  wire \execute_engine_reg[ir][13]_rep__0 ;
  wire \execute_engine_reg[ir][13]_rep__0_0 ;
  wire \execute_engine_reg[ir][14]_rep__0 ;
  wire \execute_engine_reg[ir][16] ;
  wire \execute_engine_reg[ir][1] ;
  wire \execute_engine_reg[ir][23]_i_5_n_0 ;
  wire \execute_engine_reg[ir][26]_i_3_n_0 ;
  wire \execute_engine_reg[ir][2] ;
  wire \execute_engine_reg[ir][2]_0 ;
  wire \execute_engine_reg[ir][31] ;
  wire \execute_engine_reg[next_pc][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ;
  wire [31:1]\issue_engine[ci_i32] ;
  wire \issue_engine_enabled.issue_engine[align]_i_2_n_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire [31:0]\issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_5 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_6 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_7 ;
  wire [0:0]\issue_engine_enabled.issue_engine_reg[align]_8 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_9 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire [15:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_n_5 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ;
  wire p_0_in;
  wire p_0_in__1;
  wire [1:1]r_nxt;
  wire \r_pnt[0]_i_1__2_n_0 ;
  wire \r_pnt[1]_i_2__0_n_0 ;
  wire \r_pnt[1]_i_2_n_0 ;
  wire \r_pnt[1]_i_3_n_0 ;
  wire [1:0]\r_pnt_reg[0]_0 ;
  wire \r_pnt_reg[1]_0 ;
  wire [1:0]\r_pnt_reg[1]_1 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire \r_pnt_reg_n_0_[1] ;
  wire [16:0]rdata_o;
  wire [9:0]rdata_o0_out;
  wire rstn_sys;
  wire \trap_ctrl[exc_buf][0]_i_2_n_0 ;
  wire [7:0]\trap_ctrl_reg[cause][6] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire \trap_ctrl_reg[exc_buf][3] ;
  wire \trap_ctrl_reg[exc_buf][6] ;
  wire \w_pnt[0]_i_1__0_n_0 ;
  wire \w_pnt[1]_i_1__0_n_0 ;
  wire \w_pnt_reg[1]_0 ;
  wire \w_pnt_reg[1]_1 ;
  wire \w_pnt_reg[1]_2 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire [0:0]wdata_i;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_sequential_execute_engine[state][0]_i_8 
       (.I0(\trap_ctrl_reg[exc_buf][6] ),
        .I1(\trap_ctrl_reg[cause][6] [2]),
        .I2(\trap_ctrl_reg[cause][6] [3]),
        .I3(\trap_ctrl_reg[cause][6] [0]),
        .I4(\trap_ctrl_reg[cause][6] [1]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\trap_ctrl_reg[exc_buf][3] ));
  LUT6 #(
    .INIT(64'hFFFFBEAEFFFFFEEE)) 
    \FSM_sequential_execute_engine[state][3]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\FSM_sequential_execute_engine_reg[state][0] ),
        .I4(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I5(\FSM_sequential_execute_engine_reg[state][0]_1 ),
        .O(E));
  LUT5 #(
    .INIT(32'h11110111)) 
    \FSM_sequential_execute_engine[state][3]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_n_0 ),
        .I3(\FSM_sequential_execute_engine_reg[state][0]_2 ),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFE22FE22FE22)) 
    \FSM_sequential_execute_engine[state][3]_i_8 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][2] ),
        .I3(\execute_engine[ir][31]_i_5_n_0 ),
        .I4(rdata_o0_out[0]),
        .I5(rdata_o0_out[1]),
        .O(\FSM_sequential_execute_engine[state][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hF7AAF50A)) 
    \FSM_sequential_fetch_engine[state][0]_i_1 
       (.I0(\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\FSM_sequential_fetch_engine_reg[state][0]_1 ),
        .O(\FSM_sequential_fetch_engine_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h5850)) 
    \FSM_sequential_fetch_engine[state][1]_i_1 
       (.I0(\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .O(\FSM_sequential_fetch_engine_reg[state][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0000F66F)) 
    \FSM_sequential_fetch_engine[state][1]_i_3 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\arbiter_reg[b_req]_1 ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \arbiter[b_req]_i_1 
       (.I0(\r_pnt_reg[1]_0 ),
        .I1(\arbiter_reg[b_req] ),
        .O(\arbiter_reg[b_req]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A88A)) 
    \arbiter[b_req]_i_2 
       (.I0(\arbiter_reg[b_req]_0 ),
        .I1(\arbiter[b_req]_i_3_n_0 ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\arbiter_reg[b_req]_1 ),
        .I5(\arbiter_reg[b_req]__0 ),
        .O(\r_pnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arbiter[b_req]_i_3 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\arbiter[b_req]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE4)) 
    \execute_engine[ir][0]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I1(rdata_o[0]),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \execute_engine[ir][0]_i_2 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][24]_i_3_n_0 ),
        .O(\execute_engine[ir][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][10]_i_1 
       (.I0(rdata_o0_out[4]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[10]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [10]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [10]));
  LUT6 #(
    .INIT(64'hBBBBBFBBAAAAAAAA)) 
    \execute_engine[ir][10]_i_2 
       (.I0(\execute_engine[ir][10]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(\execute_engine[ir][11]_i_4_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I4(\execute_engine_reg[ir][10] ),
        .I5(\execute_engine[ir][31]_i_11_n_0 ),
        .O(\issue_engine[ci_i32] [10]));
  LUT6 #(
    .INIT(64'hA000A0A20000A822)) 
    \execute_engine[ir][10]_i_3 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][11]_i_1 
       (.I0(rdata_o0_out[5]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[11]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [11]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [11]));
  LUT6 #(
    .INIT(64'h8A8A8A8A8AAA8A8A)) 
    \execute_engine[ir][11]_i_2 
       (.I0(\execute_engine[ir][31]_i_12_n_0 ),
        .I1(\execute_engine[ir][11]_i_3_n_0 ),
        .I2(\execute_engine[ir][0]_i_2_n_0 ),
        .I3(\execute_engine[ir][11]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I5(\execute_engine_reg[ir][10] ),
        .O(\issue_engine[ci_i32] [11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h22003202)) 
    \execute_engine[ir][11]_i_3 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0888800A0)) 
    \execute_engine[ir][11]_i_4 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(rdata_o[15]),
        .I3(rdata_o[14]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[8]),
        .O(\execute_engine[ir][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][12]_i_1 
       (.I0(rdata_o0_out[6]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[12]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [12]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [12]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][12]_i_2 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][12]_i_3_n_0 ),
        .I2(\execute_engine[ir][12]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][16] ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\issue_engine[ci_i32] [12]));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \execute_engine[ir][12]_i_3 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[13]),
        .I3(rdata_o0_out[8]),
        .I4(rdata_o[14]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A080A082A)) 
    \execute_engine[ir][12]_i_4 
       (.I0(\execute_engine[ir][12]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][12]_i_2_0 ),
        .I3(\execute_engine[ir][14]_i_5_n_0 ),
        .I4(\execute_engine[ir][2]_i_6_n_0 ),
        .I5(\execute_engine[ir][16]_i_8_n_0 ),
        .O(\execute_engine[ir][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F5555557FFF55FF)) 
    \execute_engine[ir][12]_i_5 
       (.I0(\execute_engine_reg[ir][1] ),
        .I1(\execute_engine[ir][23]_i_4_n_0 ),
        .I2(\execute_engine[ir][24]_i_4_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine[ir][12]_i_4_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][13]_i_1 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [13]));
  LUT6 #(
    .INIT(64'hCC50FFFFCC5C0000)) 
    \execute_engine[ir][13]_i_2 
       (.I0(\execute_engine[ir][13]_i_3_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\issue_engine[ci_i32] [13]));
  LUT6 #(
    .INIT(64'hAA00AA2AAA2AAA2A)) 
    \execute_engine[ir][13]_i_3 
       (.I0(\execute_engine[ir][13]_i_4_n_0 ),
        .I1(\execute_engine[ir][21]_i_8_n_0 ),
        .I2(\execute_engine[ir][21]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine_reg[ir][10] ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757F757F7F7F7F7)) 
    \execute_engine[ir][13]_i_4 
       (.I0(\execute_engine_reg[ir][1] ),
        .I1(\execute_engine[ir][31]_i_13_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\execute_engine[ir][24]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_12_n_0 ),
        .O(\execute_engine[ir][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][13]_rep__0_i_1 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_7 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][13]_rep_i_1 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_6 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][14]_i_1 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [14]));
  LUT6 #(
    .INIT(64'h8888FFFFA8880000)) 
    \execute_engine[ir][14]_i_2 
       (.I0(\execute_engine_reg[ir][16] ),
        .I1(\execute_engine[ir][14]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine_reg[ir][14]_rep__0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [14]));
  LUT6 #(
    .INIT(64'h0000FFFF0000A808)) 
    \execute_engine[ir][14]_i_3 
       (.I0(\execute_engine[ir][21]_i_8_n_0 ),
        .I1(rdata_o[4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][14]_i_5_n_0 ),
        .O(\execute_engine[ir][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \execute_engine[ir][14]_i_5 
       (.I0(rdata_o[12]),
        .I1(rdata_o0_out[6]),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[13]),
        .O(\execute_engine[ir][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][14]_rep__0_i_1 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_5 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][14]_rep_i_1 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][15]_i_1 
       (.I0(rdata_o0_out[9]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[15]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [15]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [15]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][15]_i_2 
       (.I0(\execute_engine[ir][15]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][16] ),
        .I2(\execute_engine[ir][17]_i_4_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\issue_engine[ci_i32] [15]));
  LUT6 #(
    .INIT(64'h2A002A222AAA2A22)) 
    \execute_engine[ir][15]_i_3 
       (.I0(\execute_engine[ir][15]_i_5_n_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][15]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[7]),
        .O(\execute_engine[ir][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F7FF5FF757F)) 
    \execute_engine[ir][15]_i_5 
       (.I0(\execute_engine[ir][21]_i_8_n_0 ),
        .I1(rdata_o0_out[2]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[5]),
        .I4(rdata_o0_out[9]),
        .I5(rdata_o[15]),
        .O(\execute_engine[ir][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC7FFF7FB0008000)) 
    \execute_engine[ir][16]_i_1 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[0]),
        .I3(rdata_o[0]),
        .I4(rdata_o[1]),
        .I5(\issue_engine[ci_i32] [16]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [16]));
  LUT6 #(
    .INIT(64'hAA8A888A88888888)) 
    \execute_engine[ir][16]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][16]_i_4_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .I5(\execute_engine_reg[ir][16] ),
        .O(\issue_engine[ci_i32] [16]));
  LUT6 #(
    .INIT(64'hFF44FF00F0F000F0)) 
    \execute_engine[ir][16]_i_3 
       (.I0(\execute_engine[ir][16]_i_6_n_0 ),
        .I1(\execute_engine[ir][8]_i_3_n_0 ),
        .I2(\execute_engine[ir][16]_i_2_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F000F1F1FF0FF)) 
    \execute_engine[ir][16]_i_4 
       (.I0(\execute_engine[ir][16]_i_8_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][27]_i_3_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][16]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(rdata_o0_out[7]),
        .I5(rdata_o[13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 ));
  LUT6 #(
    .INIT(64'h0000404005004540)) 
    \execute_engine[ir][16]_i_6 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[15]),
        .I4(rdata_o0_out[6]),
        .I5(rdata_o[12]),
        .O(\execute_engine[ir][16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \execute_engine[ir][16]_i_8 
       (.I0(\execute_engine[ir][31]_i_11_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][17]_i_3_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .O(\execute_engine[ir][16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFCFF7F7FB0800000)) 
    \execute_engine[ir][17]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[1]),
        .I3(rdata_o[0]),
        .I4(rdata_o[1]),
        .I5(\issue_engine[ci_i32] [17]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [17]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \execute_engine[ir][17]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][17]_i_3_n_0 ),
        .I2(\execute_engine[ir][17]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][16] ),
        .I4(\execute_engine[ir][17]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [17]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][17]_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[9]),
        .O(\execute_engine[ir][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \execute_engine[ir][17]_i_4 
       (.I0(\execute_engine[ir][19]_i_4_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBB75308B8B0000)) 
    \execute_engine[ir][17]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][21]_i_8_n_0 ),
        .I4(\execute_engine[ir][17]_i_3_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][18]_i_1 
       (.I0(rdata_o[2]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [18]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [18]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \execute_engine[ir][18]_i_2 
       (.I0(\execute_engine[ir][18]_i_3_n_0 ),
        .I1(\execute_engine[ir][24]_i_7_n_0 ),
        .I2(\execute_engine[ir][19]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [18]));
  LUT6 #(
    .INIT(64'h5555FF007555FFFF)) 
    \execute_engine[ir][18]_i_3 
       (.I0(\execute_engine[ir][18]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_13_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEFFFF000C)) 
    \execute_engine[ir][18]_i_4 
       (.I0(\execute_engine[ir][21]_i_8_n_0 ),
        .I1(\execute_engine[ir][31]_i_11_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][19]_i_1 
       (.I0(rdata_o[3]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [19]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [19]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \execute_engine[ir][19]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][16] ),
        .I2(\execute_engine[ir][19]_i_3_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_12_n_0 ),
        .O(\issue_engine[ci_i32] [19]));
  LUT6 #(
    .INIT(64'h8888A8AAAAAAA8AA)) 
    \execute_engine[ir][19]_i_3 
       (.I0(\execute_engine[ir][21]_i_6_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][31]_i_12_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04FF)) 
    \execute_engine[ir][19]_i_4 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][19]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000151)) 
    \execute_engine[ir][19]_i_5 
       (.I0(\execute_engine[ir][24]_i_10_0 ),
        .I1(rdata_o[4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F808080)) 
    \execute_engine[ir][1]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[0]),
        .I4(rdata_o[1]),
        .I5(\issue_engine[ci_i32] [1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAEEEF)) 
    \execute_engine[ir][1]_i_2 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine_reg[ir][1] ),
        .I4(\execute_engine[ir][1]_i_4_n_0 ),
        .I5(\execute_engine[ir][1]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [1]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \execute_engine[ir][1]_i_4 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][24]_i_10_0 ),
        .I2(\execute_engine[ir][24]_i_13_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888830000000)) 
    \execute_engine[ir][1]_i_5 
       (.I0(\execute_engine[ir][1]_i_2_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][19]_i_5_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][20]_i_1 
       (.I0(rdata_o[4]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [20]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [20]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \execute_engine[ir][20]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][20]_i_3_n_0 ),
        .I2(\execute_engine[ir][20]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][16] ),
        .O(\issue_engine[ci_i32] [20]));
  LUT6 #(
    .INIT(64'hFFC0F0C040404040)) 
    \execute_engine[ir][20]_i_3 
       (.I0(\execute_engine[ir][20]_i_5_n_0 ),
        .I1(\execute_engine_reg[ir][31] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine_reg[ir][2]_0 ),
        .I4(\execute_engine[ir][20]_i_2_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA0A8800AA0AAAAA)) 
    \execute_engine[ir][20]_i_4 
       (.I0(\execute_engine[ir][21]_i_6_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF7F7F7FFFFFFF)) 
    \execute_engine[ir][20]_i_5 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(\execute_engine[ir][24]_i_13_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(rdata_o0_out[6]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[12]),
        .O(\execute_engine[ir][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][21]_i_1 
       (.I0(rdata_o[5]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[2]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [21]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [21]));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \execute_engine[ir][21]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][21]_i_3_n_0 ),
        .I2(\execute_engine[ir][21]_i_4_n_0 ),
        .I3(\execute_engine[ir][21]_i_5_n_0 ),
        .I4(\execute_engine[ir][21]_i_6_n_0 ),
        .I5(\execute_engine_reg[ir][16] ),
        .O(\issue_engine[ci_i32] [21]));
  LUT6 #(
    .INIT(64'hF100505000000000)) 
    \execute_engine[ir][21]_i_3 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][21]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[3]),
        .O(\execute_engine[ir][21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000A0CCA000)) 
    \execute_engine[ir][21]_i_5 
       (.I0(rdata_o0_out[7]),
        .I1(rdata_o[13]),
        .I2(rdata_o0_out[8]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFAFAFCFFFFFFF)) 
    \execute_engine[ir][21]_i_6 
       (.I0(rdata_o[15]),
        .I1(rdata_o0_out[9]),
        .I2(\execute_engine[ir][21]_i_8_n_0 ),
        .I3(rdata_o0_out[6]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[12]),
        .O(\execute_engine[ir][21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \execute_engine[ir][21]_i_8 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[13]),
        .I3(rdata_o0_out[8]),
        .I4(rdata_o[14]),
        .I5(\execute_engine[ir][16]_i_8_n_0 ),
        .O(\execute_engine[ir][21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][22]_i_1 
       (.I0(rdata_o[6]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[3]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [22]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [22]));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \execute_engine[ir][22]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][22]_i_3_n_0 ),
        .I2(\execute_engine[ir][22]_i_4_n_0 ),
        .I3(\execute_engine[ir][22]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_4_n_0 ),
        .I5(\execute_engine[ir][22]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [22]));
  LUT5 #(
    .INIT(32'hABAA0A0A)) 
    \execute_engine[ir][22]_i_3 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][22]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[4]),
        .O(\execute_engine[ir][22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAE)) 
    \execute_engine[ir][22]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o[13]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF5D50000FFFFFFFF)) 
    \execute_engine[ir][22]_i_6 
       (.I0(\execute_engine[ir][22]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][21]_i_6_n_0 ),
        .I5(\execute_engine_reg[ir][16] ),
        .O(\execute_engine[ir][22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \execute_engine[ir][23]_i_2 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\execute_engine_reg[ir][2] ),
        .I2(\execute_engine[ir][24]_i_3_n_0 ),
        .I3(\execute_engine[ir][23]_i_4_n_0 ),
        .I4(\execute_engine_reg[ir][23]_i_5_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\execute_engine[ir][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \execute_engine[ir][23]_i_3 
       (.I0(rdata_o[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\execute_engine[ir][24]_i_3_n_0 ),
        .I3(\execute_engine[ir][23]_i_4_n_0 ),
        .I4(\execute_engine_reg[ir][23]_i_5_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\execute_engine[ir][23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][23]_i_4 
       (.I0(rdata_o0_out[2]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[5]),
        .O(\execute_engine[ir][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBAFFB)) 
    \execute_engine[ir][23]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][23]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_11_n_0 ),
        .O(\execute_engine[ir][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0A880AAA0AA80AA)) 
    \execute_engine[ir][23]_i_7 
       (.I0(\execute_engine[ir][21]_i_6_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\execute_engine[ir][23]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][12]_i_4_0 ),
        .O(\execute_engine[ir][23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][24]_i_1 
       (.I0(rdata_o[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [24]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [24]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \execute_engine[ir][24]_i_10 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][24]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \execute_engine[ir][24]_i_13 
       (.I0(\execute_engine[ir][31]_i_11_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][17]_i_3_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .O(\execute_engine[ir][24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \execute_engine[ir][24]_i_2 
       (.I0(\execute_engine[ir][24]_i_3_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][24]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\execute_engine[ir][24]_i_6_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [24]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \execute_engine[ir][24]_i_3 
       (.I0(rdata_o[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[1]),
        .I3(\execute_engine[ir][24]_i_8_n_0 ),
        .O(\execute_engine[ir][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][24]_i_4 
       (.I0(rdata_o0_out[3]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[6]),
        .O(\execute_engine[ir][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A22222A2AAAAA)) 
    \execute_engine[ir][24]_i_5 
       (.I0(\execute_engine[ir][24]_i_9_n_0 ),
        .I1(\execute_engine_reg[ir][1] ),
        .I2(\execute_engine[ir][24]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I5(\execute_engine[ir][31]_i_12_n_0 ),
        .O(\execute_engine[ir][24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    \execute_engine[ir][24]_i_6 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[11]),
        .I4(rdata_o0_out[7]),
        .I5(rdata_o[13]),
        .O(\execute_engine[ir][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5455)) 
    \execute_engine[ir][24]_i_7 
       (.I0(\execute_engine[ir][24]_i_10_n_0 ),
        .I1(\execute_engine[ir][24]_i_10_0 ),
        .I2(\execute_engine[ir][23]_i_3_0 ),
        .I3(\execute_engine[ir][24]_i_13_n_0 ),
        .I4(\execute_engine[ir][31]_i_13_n_0 ),
        .I5(\execute_engine[ir][23]_i_3_1 ),
        .O(\execute_engine[ir][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAEFAAAAAAAFA)) 
    \execute_engine[ir][24]_i_8 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][19]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][24]_i_13_n_0 ),
        .O(\execute_engine[ir][24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEBFAEAABFBFBF)) 
    \execute_engine[ir][24]_i_9 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][21]_i_8_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine_reg[ir][10] ),
        .I4(\execute_engine[ir][31]_i_12_n_0 ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\execute_engine[ir][24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][25]_i_1 
       (.I0(rdata_o[9]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [25]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [25]));
  LUT5 #(
    .INIT(32'hCA0A0A0A)) 
    \execute_engine[ir][25]_i_2 
       (.I0(\execute_engine[ir][25]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_13_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [25]));
  LUT6 #(
    .INIT(64'h44444444444444F4)) 
    \execute_engine[ir][25]_i_3 
       (.I0(\execute_engine[ir][25]_i_4_n_0 ),
        .I1(\execute_engine[ir][25]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine_reg[ir][1] ),
        .O(\execute_engine[ir][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1F5F1F1F1F5F5F5F)) 
    \execute_engine[ir][25]_i_4 
       (.I0(\execute_engine[ir][29]_i_3_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[2]),
        .O(\execute_engine[ir][25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF0F20FFAA0FAA)) 
    \execute_engine[ir][25]_i_5 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][16]_i_8_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][2]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][26]_i_1 
       (.I0(rdata_o[10]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[4]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [26]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [26]));
  LUT6 #(
    .INIT(64'hFFFFF0FF8F008000)) 
    \execute_engine[ir][26]_i_10 
       (.I0(\execute_engine[ir][23]_i_4_n_0 ),
        .I1(\execute_engine[ir][16]_i_8_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][15]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][26]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA2020202)) 
    \execute_engine[ir][26]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][26]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][26]_i_4_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[ir][26]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I1(rdata_o[2]),
        .I2(\execute_engine[ir][8]_i_3_n_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[7]),
        .O(\execute_engine[ir][26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][26]_i_5 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[14]),
        .O(\execute_engine[ir][26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFFFEF)) 
    \execute_engine[ir][26]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][15]_i_4_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0C440C44FF770C44)) 
    \execute_engine[ir][26]_i_7 
       (.I0(\execute_engine[ir][26]_i_8_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][26]_i_9_n_0 ),
        .I5(\execute_engine[ir][26]_i_10_n_0 ),
        .O(\execute_engine[ir][26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \execute_engine[ir][26]_i_8 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\execute_engine[ir][26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD000FFFFFFFF)) 
    \execute_engine[ir][26]_i_9 
       (.I0(\execute_engine[ir][26]_i_5_n_0 ),
        .I1(\execute_engine[ir][16]_i_8_n_0 ),
        .I2(rdata_o0_out[7]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[13]),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][27]_i_1 
       (.I0(rdata_o[11]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[5]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [27]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [27]));
  LUT6 #(
    .INIT(64'h5540FFFF55405540)) 
    \execute_engine[ir][27]_i_2 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I1(\execute_engine[ir][27]_i_3_n_0 ),
        .I2(\execute_engine[ir][29]_i_6_n_0 ),
        .I3(\execute_engine[ir][27]_i_4_n_0 ),
        .I4(\execute_engine[ir][27]_i_5_n_0 ),
        .I5(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][27]_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[8]),
        .O(\execute_engine[ir][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAEF)) 
    \execute_engine[ir][27]_i_4 
       (.I0(\execute_engine_reg[ir][1] ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I3(\execute_engine[ir][27]_i_6_n_0 ),
        .I4(\execute_engine[ir][27]_i_7_n_0 ),
        .O(\execute_engine[ir][27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5457FFFFFFFFFFFF)) 
    \execute_engine[ir][27]_i_5 
       (.I0(\execute_engine[ir][27]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine_reg[ir][10] ),
        .I3(\execute_engine[ir][21]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0535C5F545754575)) 
    \execute_engine[ir][27]_i_6 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][24]_i_4_n_0 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine[ir][16]_i_8_n_0 ),
        .O(\execute_engine[ir][27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55555555777FFF7F)) 
    \execute_engine[ir][27]_i_7 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine_reg[ir][10] ),
        .I2(rdata_o[6]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[3]),
        .I5(\execute_engine[ir][29]_i_3_n_0 ),
        .O(\execute_engine[ir][27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][28]_i_1 
       (.I0(rdata_o[12]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[6]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [28]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [28]));
  LUT6 #(
    .INIT(64'h00000000FEAEAAAA)) 
    \execute_engine[ir][28]_i_2 
       (.I0(\execute_engine[ir][28]_i_3_n_0 ),
        .I1(rdata_o[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I4(\execute_engine[ir][29]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\issue_engine[ci_i32] [28]));
  LUT6 #(
    .INIT(64'hFFFFFE0000000000)) 
    \execute_engine[ir][28]_i_3 
       (.I0(\execute_engine[ir][28]_i_2_0 ),
        .I1(\execute_engine_reg[ir][1] ),
        .I2(\execute_engine[ir][28]_i_5_n_0 ),
        .I3(\execute_engine[ir][29]_i_3_n_0 ),
        .I4(\execute_engine[ir][28]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4055505540000000)) 
    \execute_engine[ir][28]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][22]_i_4_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][16]_i_8_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444500000005000)) 
    \execute_engine[ir][28]_i_6 
       (.I0(\execute_engine[ir][26]_i_5_n_0 ),
        .I1(rdata_o0_out[7]),
        .I2(rdata_o[13]),
        .I3(rdata_o[9]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .O(\execute_engine[ir][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][29]_i_1 
       (.I0(rdata_o[13]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [29]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [29]));
  LUT6 #(
    .INIT(64'h00000000CCEE00EA)) 
    \execute_engine[ir][29]_i_2 
       (.I0(\execute_engine[ir][29]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_11_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][29]_i_5_n_0 ),
        .I4(\execute_engine[ir][29]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\issue_engine[ci_i32] [29]));
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    \execute_engine[ir][29]_i_3 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine_reg[ir][1] ),
        .O(\execute_engine[ir][29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][29]_i_4 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT5 #(
    .INIT(32'h0311FFFF)) 
    \execute_engine[ir][29]_i_5 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine_reg[ir][1] ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\execute_engine_reg[ir][10] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \execute_engine[ir][29]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(rdata_o0_out[7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][29]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][29]_i_7 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][2]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[2]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [2]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [2]));
  LUT6 #(
    .INIT(64'hBAAAFFFFBAAA0000)) 
    \execute_engine[ir][2]_i_2 
       (.I0(\execute_engine[ir][2]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][2]_0 ),
        .I2(\execute_engine_reg[ir][16] ),
        .I3(\execute_engine[ir][2]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [2]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \execute_engine[ir][2]_i_3 
       (.I0(\execute_engine_reg[ir][31] ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_13_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \execute_engine[ir][2]_i_5 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[14]),
        .I3(rdata_o0_out[7]),
        .I4(rdata_o[13]),
        .I5(\execute_engine[ir][21]_i_8_n_0 ),
        .O(\execute_engine[ir][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][2]_i_6 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[2]),
        .O(\execute_engine[ir][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][30]_i_1 
       (.I0(rdata_o[14]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\execute_engine[ir][30]_i_2_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [30]));
  LUT6 #(
    .INIT(64'h0400044400000000)) 
    \execute_engine[ir][30]_i_2 
       (.I0(\execute_engine[ir][30]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(rdata_o0_out[1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[1]),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000003AFF3F)) 
    \execute_engine[ir][30]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][27]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_13_n_0 ),
        .I5(\execute_engine[ir][30]_i_5_n_0 ),
        .O(\execute_engine[ir][30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][30]_i_4 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  LUT6 #(
    .INIT(64'h000000003FA00000)) 
    \execute_engine[ir][30]_i_5 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][24]_i_10_0 ),
        .I2(\execute_engine[ir][31]_i_12_n_0 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\execute_engine_reg[ir][1] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h020200000A0A0AAA)) 
    \execute_engine[ir][31]_i_1 
       (.I0(\execute_engine_reg[ir][13]_rep__0 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_5_n_0 ),
        .I3(\execute_engine_reg[ir][2] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine[ir_nxt] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_11 
       (.I0(rdata_o0_out[4]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[10]),
        .O(\execute_engine[ir][31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_12 
       (.I0(rdata_o0_out[5]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[11]),
        .O(\execute_engine[ir][31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_13 
       (.I0(rdata_o0_out[6]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[12]),
        .O(\execute_engine[ir][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8FCBBFFFFFFFFFF)) 
    \execute_engine[ir][31]_i_14 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[1]),
        .I3(rdata_o0_out[0]),
        .I4(rdata_o[0]),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\execute_engine[ir][31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][31]_i_2 
       (.I0(rdata_o[15]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [31]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [31]));
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_4 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .O(\execute_engine[ir][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_engine[ir][31]_i_5 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(\r_pnt_reg_n_0_[1] ),
        .O(\execute_engine[ir][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F770000)) 
    \execute_engine[ir][31]_i_8 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine_reg[ir][31] ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\execute_engine[ir][31]_i_12_n_0 ),
        .I4(\execute_engine[ir][31]_i_13_n_0 ),
        .I5(\execute_engine[ir][31]_i_14_n_0 ),
        .O(\issue_engine[ci_i32] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_9 
       (.I0(rdata_o0_out[9]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[15]),
        .O(\execute_engine[ir][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][3]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[3]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [3]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [3]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \execute_engine[ir][3]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[3]),
        .I4(\execute_engine[ir][31]_i_14_n_0 ),
        .I5(\execute_engine_reg[ir][10] ),
        .O(\issue_engine[ci_i32] [3]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][4]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[4]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [4]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [4]));
  LUT6 #(
    .INIT(64'hFFD0FFFFFFD00000)) 
    \execute_engine[ir][4]_i_2 
       (.I0(\execute_engine[ir][6]_i_3_n_0 ),
        .I1(\execute_engine[ir][4]_i_3_n_0 ),
        .I2(\execute_engine[ir][12]_i_3_n_0 ),
        .I3(\execute_engine[ir][4]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][22]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [4]));
  LUT4 #(
    .INIT(16'hE200)) 
    \execute_engine[ir][4]_i_3 
       (.I0(rdata_o[12]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[6]),
        .I3(\execute_engine[ir][24]_i_13_n_0 ),
        .O(\execute_engine[ir][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0000202B)) 
    \execute_engine[ir][4]_i_4 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][5]_i_1 
       (.I0(rdata_o0_out[2]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[5]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [5]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_engine[ir][5]_i_2 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][5]_i_3_n_0 ),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .I4(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [5]));
  LUT6 #(
    .INIT(64'hF0F0C0F0FFA0C0C0)) 
    \execute_engine[ir][5]_i_3 
       (.I0(\execute_engine[ir][12]_i_4_0 ),
        .I1(\execute_engine[ir][21]_i_8_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][6]_i_1 
       (.I0(rdata_o0_out[3]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[6]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [6]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [6]));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \execute_engine[ir][6]_i_2 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][16] ),
        .I2(\execute_engine[ir][12]_i_3_n_0 ),
        .I3(\execute_engine[ir][6]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [6]));
  LUT4 #(
    .INIT(16'hE200)) 
    \execute_engine[ir][6]_i_3 
       (.I0(rdata_o[15]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[9]),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .O(\execute_engine[ir][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][7]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[7]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \execute_engine[ir][7]_i_2 
       (.I0(\execute_engine[ir][7]_i_3_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][7]_i_4_n_0 ),
        .I3(\execute_engine[ir][7]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [7]));
  LUT6 #(
    .INIT(64'h22AAA2AA00008000)) 
    \execute_engine[ir][7]_i_3 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_13_n_0 ),
        .I5(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\execute_engine[ir][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100010101000000)) 
    \execute_engine[ir][7]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[2]),
        .O(\execute_engine[ir][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A88A8800088A88)) 
    \execute_engine[ir][7]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][8]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[8]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [8]));
  LUT6 #(
    .INIT(64'hFF40FFFFFF000000)) 
    \execute_engine[ir][8]_i_2 
       (.I0(\execute_engine[ir][11]_i_4_n_0 ),
        .I1(\execute_engine[ir][8]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][8]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][27]_i_3_n_0 ),
        .O(\issue_engine[ci_i32] [8]));
  LUT6 #(
    .INIT(64'h05000533F5FFF533)) 
    \execute_engine[ir][8]_i_3 
       (.I0(rdata_o0_out[7]),
        .I1(rdata_o[13]),
        .I2(rdata_o0_out[8]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000550300005500)) 
    \execute_engine[ir][8]_i_4 
       (.I0(\execute_engine[ir][8]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I5(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55CF0FCF)) 
    \execute_engine[ir][8]_i_5 
       (.I0(\execute_engine[ir][21]_i_4_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][27]_i_3_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][9]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[9]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [9]));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \execute_engine[ir][9]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][11]_i_4_n_0 ),
        .I2(\execute_engine[ir][9]_i_3_n_0 ),
        .I3(\execute_engine[ir][17]_i_3_n_0 ),
        .I4(\execute_engine[ir][9]_i_4_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [9]));
  LUT6 #(
    .INIT(64'hC0CCA0A0C0CCAAAA)) 
    \execute_engine[ir][9]_i_3 
       (.I0(rdata_o[1]),
        .I1(rdata_o0_out[1]),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[13]),
        .O(\execute_engine[ir][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02A2A2A2AAAAAAAA)) 
    \execute_engine[ir][9]_i_4 
       (.I0(\execute_engine[ir][9]_i_5_n_0 ),
        .I1(\execute_engine[ir][22]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][24]_i_4_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][20]_i_2_0 ),
        .O(\execute_engine[ir][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DFD5D5FFFFFFF)) 
    \execute_engine[ir][9]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][22]_i_4_n_0 ),
        .I5(\execute_engine[ir][17]_i_3_n_0 ),
        .O(\execute_engine[ir][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h707F7F7F)) 
    \execute_engine[is_ci]_i_1 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[1]),
        .I4(rdata_o[0]),
        .O(p_0_in__1));
  MUXF7 \execute_engine_reg[ir][23]_i_1 
       (.I0(\execute_engine[ir][23]_i_2_n_0 ),
        .I1(\execute_engine[ir][23]_i_3_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [23]),
        .S(\issue_engine_enabled.issue_engine_reg[align]__0 ));
  MUXF7 \execute_engine_reg[ir][23]_i_5 
       (.I0(\execute_engine[ir][23]_i_6_n_0 ),
        .I1(\execute_engine[ir][23]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][23]_i_5_n_0 ),
        .S(\issue_engine_enabled.issue_engine_reg[align] ));
  MUXF7 \execute_engine_reg[ir][26]_i_3 
       (.I0(\execute_engine[ir][26]_i_6_n_0 ),
        .I1(\execute_engine[ir][26]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][26]_i_3_n_0 ),
        .S(\issue_engine_enabled.issue_engine_reg[align] ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFCAAFFAAF0AA00)) 
    \issue_engine_enabled.issue_engine[align]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_8 ),
        .I1(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_9 ),
        .I3(\fetch_engine_reg[restart]__0 ),
        .I4(\execute_engine[ir_nxt] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .O(\execute_engine_reg[next_pc][1] ));
  LUT6 #(
    .INIT(64'hFFFF900990099009)) 
    \issue_engine_enabled.issue_engine[align]_i_2 
       (.I0(\r_pnt_reg_n_0_[1] ),
        .I1(p_0_in),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(rdata_o0_out[1]),
        .I5(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_4 
       (.I0(p_0_in),
        .I1(\r_pnt_reg_n_0_[1] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [1:0]),
        .DIB(\main_rsp[data] [3:2]),
        .DIC(\main_rsp[data] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[1:0]),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ,\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 }),
        .DOC({rdata_o0_out[2],\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  LUT5 #(
    .INIT(32'h00400044)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1__0 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\main_rsp[err] ),
        .I3(\w_pnt_reg[1]_1 ),
        .I4(\w_pnt_reg[1]_2 ),
        .O(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [13:12]),
        .DIB(\main_rsp[data] [15:14]),
        .DIC({1'b0,wdata_i}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[7:6]),
        .DOB(rdata_o0_out[9:8]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_n_5 }),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [7:6]),
        .DIB(\main_rsp[data] [9:8]),
        .DIC(\main_rsp[data] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ,rdata_o0_out[3]}),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ,\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 }),
        .DOC(rdata_o0_out[5:4]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \r_pnt[0]_i_1__1 
       (.I0(\r_pnt[1]_i_2__0_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .I3(\r_pnt_reg[1]_1 [0]),
        .O(\r_pnt_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \r_pnt[0]_i_1__2 
       (.I0(\r_pnt[1]_i_2_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(\r_pnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \r_pnt[1]_i_1 
       (.I0(\r_pnt[1]_i_2__0_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\r_pnt_reg[1]_1 [0]),
        .I3(\r_pnt_reg[1]_1 [1]),
        .I4(\fetch_engine_reg[restart]__0 ),
        .O(\r_pnt_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0000EF10)) 
    \r_pnt[1]_i_1__0 
       (.I0(\r_pnt[1]_i_2_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .I4(\fetch_engine_reg[restart]__0 ),
        .O(r_nxt));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F8F000F)) 
    \r_pnt[1]_i_2 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][2] ),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\execute_engine[ir][31]_i_5_n_0 ),
        .O(\r_pnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008080FFF)) 
    \r_pnt[1]_i_2__0 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\execute_engine[ir][31]_i_5_n_0 ),
        .I3(\execute_engine_reg[ir][2] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\r_pnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \r_pnt[1]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][3] ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\r_pnt[1]_i_3_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(r_nxt),
        .Q(\r_pnt_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][6]_i_2 
       (.I0(\trap_ctrl_reg[cause][6] [5]),
        .I1(\trap_ctrl_reg[cause][6] [4]),
        .I2(\trap_ctrl_reg[cause][6] [6]),
        .I3(\trap_ctrl_reg[cause][6] [7]),
        .O(\trap_ctrl_reg[exc_buf][6] ));
  LUT6 #(
    .INIT(64'h00000000FEFFFFFF)) 
    \trap_ctrl[exc_buf][0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .I4(Q[3]),
        .I5(\trap_ctrl[exc_buf][0]_i_2_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h1115111151555555)) 
    \trap_ctrl[exc_buf][0]_i_2 
       (.I0(\trap_ctrl_reg[cause][6] [0]),
        .I1(\execute_engine[ir_nxt] ),
        .I2(\execute_engine[ir][31]_i_4_n_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_n_5 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[16]),
        .O(\trap_ctrl[exc_buf][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \w_pnt[0]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\FSM_sequential_fetch_engine_reg[state][0] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h1320)) 
    \w_pnt[1]_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(\FSM_sequential_fetch_engine_reg[state][0] ),
        .I3(p_0_in),
        .O(\w_pnt[1]_i_1__0_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__0_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1__0_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0
   (\rx_fifo[avail] ,
    \rx_fifo[free] ,
    \fifo_read_sync.free_o_reg_0 ,
    \ctrl_reg[hwfc_en] ,
    irq_rx_o0,
    \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ,
    clk,
    rstn_sys,
    \r_pnt_reg[0]_0 ,
    addr,
    \wb_core[we] ,
    \iodev_req[10][stb] ,
    irq_rx_o_reg,
    \ctrl_reg[sim_mode]__0 ,
    \rx_engine_reg[done]__0 ,
    \rx_engine_reg[over] ,
    \ctrl_reg[hwfc_en]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    Q);
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output \fifo_read_sync.free_o_reg_0 ;
  output \ctrl_reg[hwfc_en] ;
  output irq_rx_o0;
  output [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ;
  input clk;
  input rstn_sys;
  input \r_pnt_reg[0]_0 ;
  input [0:0]addr;
  input \wb_core[we] ;
  input \iodev_req[10][stb] ;
  input irq_rx_o_reg;
  input \ctrl_reg[sim_mode]__0 ;
  input \rx_engine_reg[done]__0 ;
  input \rx_engine_reg[over] ;
  input \ctrl_reg[hwfc_en]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input [7:0]Q;

  wire [7:0]Q;
  wire [0:0]addr;
  wire avail;
  wire clk;
  wire \ctrl_reg[hwfc_en] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ;
  wire \fifo_read_sync.free_o_i_1__0_n_0 ;
  wire \fifo_read_sync.free_o_reg_0 ;
  wire \iodev_req[10][stb] ;
  wire irq_rx_o0;
  wire irq_rx_o_reg;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ;
  wire \r_pnt[0]_i_1_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire rstn_sys;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \w_pnt[0]_i_1__2_n_0 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire \wb_core[we] ;
  wire we;

  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1__0 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\fifo_read_sync.free_o_i_1__0_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1__0_n_0 ),
        .Q(\rx_fifo[free] ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\rx_fifo[avail] ));
  LUT6 #(
    .INIT(64'h8880AAAA88808880)) 
    irq_rx_o_i_1
       (.I0(irq_rx_o_reg),
        .I1(\rx_fifo[avail] ),
        .I2(\ctrl_reg[irq_rx_nempty]__0 ),
        .I3(\ctrl_reg[irq_rx_half]__0 ),
        .I4(\rx_fifo[free] ),
        .I5(\ctrl_reg[irq_rx_full]__0 ),
        .O(irq_rx_o0));
  LUT3 #(
    .INIT(8'h82)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1__0 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .O(we));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(we),
        .D(Q[0]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(we),
        .D(Q[1]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(we),
        .D(Q[2]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(we),
        .D(Q[3]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(we),
        .D(Q[4]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(we),
        .D(Q[5]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(we),
        .D(Q[6]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(we),
        .D(Q[7]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555040051550000)) 
    \r_pnt[0]_i_1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(addr),
        .I2(\wb_core[we] ),
        .I3(\iodev_req[10][stb] ),
        .I4(\r_pnt_reg_n_0_[0] ),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(\r_pnt[0]_i_1_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  LUT4 #(
    .INIT(16'hF040)) 
    \rx_engine[over]_i_1 
       (.I0(\rx_fifo[free] ),
        .I1(\rx_engine_reg[done]__0 ),
        .I2(irq_rx_o_reg),
        .I3(\rx_engine_reg[over] ),
        .O(\fifo_read_sync.free_o_reg_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    uart_rts_o_i_1
       (.I0(\ctrl_reg[hwfc_en]__0 ),
        .I1(\rx_fifo[avail] ),
        .I2(irq_rx_o_reg),
        .O(\ctrl_reg[hwfc_en] ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h02022200)) 
    \w_pnt[0]_i_1__2 
       (.I0(irq_rx_o_reg),
        .I1(\ctrl_reg[sim_mode]__0 ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(\rx_engine_reg[done]__0 ),
        .O(\w_pnt[0]_i_1__2_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__2_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    \w_pnt_reg[0]_0 ,
    \r_pnt_reg[0]_0 ,
    \ctrl_reg[sim_mode] ,
    irq_tx_o0,
    D,
    \tx_engine_reg[state][2] ,
    clk,
    rstn_sys,
    \w_pnt_reg[0]_1 ,
    \tx_engine_reg[state][0] ,
    \tx_engine_reg[state][0]_0 ,
    \tx_engine_reg[state][0]_1 ,
    \ctrl_reg[sim_mode]__0 ,
    irq_tx_o_reg,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    Q,
    \tx_engine_reg[state][0]_2 ,
    E,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 );
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output \w_pnt_reg[0]_0 ;
  output \r_pnt_reg[0]_0 ;
  output \ctrl_reg[sim_mode] ;
  output irq_tx_o0;
  output [7:0]D;
  output \tx_engine_reg[state][2] ;
  input clk;
  input rstn_sys;
  input \w_pnt_reg[0]_1 ;
  input \tx_engine_reg[state][0] ;
  input \tx_engine_reg[state][0]_0 ;
  input \tx_engine_reg[state][0]_1 ;
  input \ctrl_reg[sim_mode]__0 ;
  input irq_tx_o_reg;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input [6:0]Q;
  input \tx_engine_reg[state][0]_2 ;
  input [0:0]E;
  input [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire avail;
  wire clk;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode] ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo_read_sync.free_o_i_1_n_0 ;
  wire [7:0]fifo_reg;
  wire irq_tx_o0;
  wire irq_tx_o_reg;
  wire [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;
  wire \r_pnt[0]_i_1__0_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire [7:0]rdata_o;
  wire rstn_sys;
  wire \tx_engine_reg[state][0] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[state][0]_1 ;
  wire \tx_engine_reg[state][0]_2 ;
  wire \tx_engine_reg[state][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;

  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[0]),
        .Q(rdata_o[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[1]),
        .Q(rdata_o[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[2]),
        .Q(rdata_o[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[3]),
        .Q(rdata_o[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[4]),
        .Q(rdata_o[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[5]),
        .Q(rdata_o[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[6]),
        .Q(rdata_o[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[7]),
        .Q(rdata_o[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg[0]_0 ),
        .O(\fifo_read_sync.free_o_i_1_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1_n_0 ),
        .Q(\tx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\tx_fifo[avail] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    irq_tx_o_i_1
       (.I0(\ctrl_reg[irq_tx_empty]__0 ),
        .I1(\ctrl_reg[irq_tx_nhalf]__0 ),
        .I2(irq_tx_o_reg),
        .I3(\tx_fifo[avail] ),
        .O(irq_tx_o0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [0]),
        .Q(fifo_reg[0]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [1]),
        .Q(fifo_reg[1]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [2]),
        .Q(fifo_reg[2]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [3]),
        .Q(fifo_reg[3]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [4]),
        .Q(fifo_reg[4]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [5]),
        .Q(fifo_reg[5]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [6]),
        .Q(fifo_reg[6]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [7]),
        .Q(fifo_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444444445044)) 
    \r_pnt[0]_i_1__0 
       (.I0(\ctrl_reg[sim_mode] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\w_pnt_reg[0]_0 ),
        .I3(\tx_engine_reg[state][0] ),
        .I4(\tx_engine_reg[state][0]_0 ),
        .I5(\tx_engine_reg[state][0]_1 ),
        .O(\r_pnt[0]_i_1__0_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__0_n_0 ),
        .Q(\r_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][1]_i_1 
       (.I0(Q[0]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][2]_i_1 
       (.I0(Q[1]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][3]_i_1 
       (.I0(Q[2]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][4]_i_1 
       (.I0(Q[3]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][5]_i_1 
       (.I0(Q[4]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][6]_i_1 
       (.I0(Q[5]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][7]_i_1 
       (.I0(Q[6]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][0]_1 ),
        .I1(rdata_o[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00A8A0A8)) 
    \tx_engine[state][0]_i_1 
       (.I0(\tx_engine_reg[state][0] ),
        .I1(\tx_fifo[avail] ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][0]_1 ),
        .I4(\tx_engine_reg[state][0]_2 ),
        .O(\tx_engine_reg[state][2] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \w_pnt[0]_i_2 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(irq_tx_o_reg),
        .O(\ctrl_reg[sim_mode] ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt_reg[0]_1 ),
        .Q(\w_pnt_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio
   (\iodev_rsp[3][ack] ,
    gpio_o,
    Q,
    \bus_rsp_o_reg[data][7]_0 ,
    \iodev_req[3][stb] ,
    clk,
    rstn_sys,
    E,
    \bus_req_i[data] ,
    gpio_i,
    D);
  output \iodev_rsp[3][ack] ;
  output [7:0]gpio_o;
  output [7:0]Q;
  output [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \iodev_req[3][stb] ;
  input clk;
  input rstn_sys;
  input [0:0]E;
  input [7:0]\bus_req_i[data] ;
  input [7:0]gpio_i;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\bus_req_i[data] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire clk;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[3][ack] ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[3][stb] ),
        .Q(\iodev_rsp[3][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\bus_rsp_o_reg[data][7]_0 [0]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\bus_rsp_o_reg[data][7]_0 [1]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\bus_rsp_o_reg[data][7]_0 [2]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\bus_rsp_o_reg[data][7]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\bus_rsp_o_reg[data][7]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\bus_rsp_o_reg[data][7]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\bus_rsp_o_reg[data][7]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\bus_rsp_o_reg[data][7]_0 [7]));
  FDCE \din_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[0]),
        .Q(Q[0]));
  FDCE \din_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[1]),
        .Q(Q[1]));
  FDCE \din_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[2]),
        .Q(Q[2]));
  FDCE \din_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[3]),
        .Q(Q[3]));
  FDCE \din_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[4]),
        .Q(Q[4]));
  FDCE \din_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[5]),
        .Q(Q[5]));
  FDCE \din_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[6]),
        .Q(Q[6]));
  FDCE \din_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[7]),
        .Q(Q[7]));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [0]),
        .Q(gpio_o[0]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [1]),
        .Q(gpio_o[1]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [2]),
        .Q(gpio_o[2]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [3]),
        .Q(gpio_o[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [4]),
        .Q(gpio_o[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [5]),
        .Q(gpio_o[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [6]),
        .Q(gpio_o[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [7]),
        .Q(gpio_o[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem
   (\imem_rsp[ack] ,
    \imem_rom.rdata_reg_15_0 ,
    out,
    \main_rsp[data] ,
    \imem_rom.rdata_reg_15_1 ,
    \imem_rom.rdata_reg_13_0 ,
    \imem_rom.rdata_reg_13_1 ,
    \imem_rom.rdata_reg_12_0 ,
    \imem_rom.rdata_reg_11_0 ,
    \imem_rom.rdata_reg_10_0 ,
    \imem_rom.rdata_reg_10_1 ,
    \imem_rom.rdata_reg_9_0 ,
    \imem_rom.rdata_reg_9_1 ,
    \imem_rom.rdata_reg_8_0 ,
    \imem_rom.rdata_reg_7_0 ,
    \imem_rom.rdata_reg_7_1 ,
    \imem_rom.rdata_reg_6_0 ,
    \imem_rom.rdata_reg_6_1 ,
    \imem_rom.rdata_reg_5_0 ,
    \imem_rom.rdata_reg_5_1 ,
    \imem_rom.rdata_reg_4_0 ,
    \imem_rom.rdata_reg_4_1 ,
    \imem_rom.rdata_reg_3_0 ,
    \imem_rom.rdata_reg_3_1 ,
    rden_reg_0,
    clk,
    rstn_sys,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ,
    rden,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ,
    \rdata_o_reg[0] ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[1] ,
    \rdata_o_reg[1]_0 ,
    \rdata_o_reg[2] ,
    \rdata_o_reg[2]_0 ,
    \rdata_o_reg[3] ,
    \rdata_o_reg[3]_0 ,
    \rdata_o_reg[4] ,
    \rdata_o_reg[4]_0 ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[13] ,
    Q,
    ADDRARDADDR,
    \imem_rom.rdata_reg_15_2 );
  output \imem_rsp[ack] ;
  output \imem_rom.rdata_reg_15_0 ;
  output [3:0]out;
  output [6:0]\main_rsp[data] ;
  output \imem_rom.rdata_reg_15_1 ;
  output \imem_rom.rdata_reg_13_0 ;
  output \imem_rom.rdata_reg_13_1 ;
  output \imem_rom.rdata_reg_12_0 ;
  output \imem_rom.rdata_reg_11_0 ;
  output \imem_rom.rdata_reg_10_0 ;
  output \imem_rom.rdata_reg_10_1 ;
  output \imem_rom.rdata_reg_9_0 ;
  output \imem_rom.rdata_reg_9_1 ;
  output \imem_rom.rdata_reg_8_0 ;
  output \imem_rom.rdata_reg_7_0 ;
  output \imem_rom.rdata_reg_7_1 ;
  output \imem_rom.rdata_reg_6_0 ;
  output \imem_rom.rdata_reg_6_1 ;
  output \imem_rom.rdata_reg_5_0 ;
  output \imem_rom.rdata_reg_5_1 ;
  output \imem_rom.rdata_reg_4_0 ;
  output \imem_rom.rdata_reg_4_1 ;
  output \imem_rom.rdata_reg_3_0 ;
  output \imem_rom.rdata_reg_3_1 ;
  input rden_reg_0;
  input clk;
  input rstn_sys;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ;
  input [6:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ;
  input rden;
  input [27:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ;
  input \rdata_o_reg[0] ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[1] ;
  input \rdata_o_reg[1]_0 ;
  input \rdata_o_reg[2] ;
  input \rdata_o_reg[2]_0 ;
  input \rdata_o_reg[3] ;
  input \rdata_o_reg[3]_0 ;
  input \rdata_o_reg[4] ;
  input \rdata_o_reg[4]_0 ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[13] ;
  input [0:0]Q;
  input [13:0]ADDRARDADDR;
  input \imem_rom.rdata_reg_15_2 ;

  wire [13:0]ADDRARDADDR;
  wire [0:0]Q;
  wire clk;
  wire [31:0]\imem_rom.rdata_reg ;
  wire \imem_rom.rdata_reg_10_0 ;
  wire \imem_rom.rdata_reg_10_1 ;
  wire \imem_rom.rdata_reg_11_0 ;
  wire \imem_rom.rdata_reg_12_0 ;
  wire \imem_rom.rdata_reg_13_0 ;
  wire \imem_rom.rdata_reg_13_1 ;
  wire \imem_rom.rdata_reg_15_0 ;
  wire \imem_rom.rdata_reg_15_1 ;
  wire \imem_rom.rdata_reg_15_2 ;
  wire \imem_rom.rdata_reg_3_0 ;
  wire \imem_rom.rdata_reg_3_1 ;
  wire \imem_rom.rdata_reg_4_0 ;
  wire \imem_rom.rdata_reg_4_1 ;
  wire \imem_rom.rdata_reg_5_0 ;
  wire \imem_rom.rdata_reg_5_1 ;
  wire \imem_rom.rdata_reg_6_0 ;
  wire \imem_rom.rdata_reg_6_1 ;
  wire \imem_rom.rdata_reg_7_0 ;
  wire \imem_rom.rdata_reg_7_1 ;
  wire \imem_rom.rdata_reg_8_0 ;
  wire \imem_rom.rdata_reg_9_0 ;
  wire \imem_rom.rdata_reg_9_1 ;
  wire \imem_rsp[ack] ;
  wire [6:0]\main_rsp[data] ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ;
  wire [6:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ;
  wire [27:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ;
  wire [3:0]out;
  wire \rdata_o_reg[0] ;
  wire \rdata_o_reg[0]_0 ;
  wire \rdata_o_reg[12] ;
  wire \rdata_o_reg[13] ;
  wire \rdata_o_reg[1] ;
  wire \rdata_o_reg[1]_0 ;
  wire \rdata_o_reg[2] ;
  wire \rdata_o_reg[2]_0 ;
  wire \rdata_o_reg[3] ;
  wire \rdata_o_reg[3]_0 ;
  wire \rdata_o_reg[4] ;
  wire \rdata_o_reg[4]_0 ;
  wire rden;
  wire rden_reg_0;
  wire rstn_sys;
  wire \NLW_imem_rom.rdata_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_10_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_10_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_10_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_10_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_11_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_11_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_11_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_11_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_12_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_12_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_12_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_12_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_13_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_13_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_13_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_13_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_14_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_14_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_14_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_14_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_15_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_15_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_15_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_15_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_15_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_8_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_8_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_8_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_8_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_9_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_9_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_9_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_9_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_9_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFF86AAABA01BDBCEA817DF30AAAA6902E7FF2FEAAA9270C000F0005FCFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFEFFFFF3FFFFFFF372D27FDF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hF7BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hAA9A791FFCAAAA6AFB9EAA9A9EABB8B6636AF2DE2AF0C633BF6979B5DF30F030),
    .INIT_0A(256'h16AB5A99D29AADF5F6A1A97F69EADED5A97B9D1B869D1AAAB9FB2FBEA968A96A),
    .INIT_0B(256'h1AAAAA670B280BBF90F2A8AA726AFB0BFBFFFDE13BC6565FF6ADA65F5C0BBE93),
    .INIT_0C(256'hF75F9692F299CA96792FC2F73178FF6D32F5E6A66CAAAAA99C2CA02EF90FAAA6),
    .INIT_0D(256'h1E9F8692AAA6D79C54D2536A49048AAA62B5AAA8FFFD300600710E6A4FE2A967),
    .INIT_0E(256'hAAA29DAE69DF15515C3B2EAA92BA53F57CCE445659DDD77CD2AAAAE22CA2C8C8),
    .INIT_0F(256'h7B7DFFDFE75B5694612130B1CA514A3117731C5CA4DEFFFCAD815D9FEF856CF6),
    .INIT_10(256'h57B48013BB42AA771492489D3CA9FFFDF7CF2735777555FE75C4FF7FA79CBAF3),
    .INIT_11(256'h6D6B0AAA7E0DB7F777A1DED05D680DCA4A7FBC775C25AABCFEA516AB4DDF377D),
    .INIT_12(256'hAAD7E55BDFD65AF5B96AC0E15E269ACD696E2255A975AB6AA1DA92757289D5FB),
    .INIT_13(256'hF76F7CB7CBB5D972FFD7F9FEFAE4BFF5F2AF5C2B9D6F9D7CAFE5FD1BF7FFDAAA),
    .INIT_14(256'hAEC4FA977730977730BB87DB9571C5A85A9C990AAA5F3FD6BDF5AAF7DA5AAAAF),
    .INIT_15(256'hA5FF9F2A5BAA0214C4A9679E3FEA7F9C5F6FAADAF5AF5356A96F6A0540FF2957),
    .INIT_16(256'h96A9ABD7EFB2BE6D9D46A577862AC5FCED7A3AAAB0AB87C107F1833D76A5AA96),
    .INIT_17(256'hF026DEF9420CC8C25DC2775DF5BAD75996B97C65B6C3FB5FA6EB3BCDD7EFFF74),
    .INIT_18(256'h071AB71C46AFC015D2A6E76AABEFEFFDAAC4AA39E797DAEA39ABFFF6A67D8AAA),
    .INIT_19(256'hD5295BCC66266FF77DA1A493F1DAA6E7FC9FF1BF4FFF58872FAEDC708AAAA5AC),
    .INIT_1A(256'h7C1BCBAA91659FC7F5E3EDD03C3DDF517D79FEFE7EAA5EFEF7EF618A924AB1BB),
    .INIT_1B(256'hE2EFE496ECD3FC9F35D55511043E5F0AA55755455757F77EAA7E7BF552D555DD),
    .INIT_1C(256'h8BE5565C57BBBBBBFDD5066710EEB74C8C004DAAB115C34487EC3C2DAB90B108),
    .INIT_1D(256'h3DF9F2B57C5FF25F0497DD5457E691F75F7F576AAAA6AAA516194276BFFDA71F),
    .INIT_1E(256'hFF7F516AAA401EEFC131FFCC6668C41FEFBEA0004077FC5F4433C407FBEEF42C),
    .INIT_1F(256'h36FFBEEAAB76AAAB77C07FBED6F3F8FEAABF9E3FE7B310768C2C90DBFBFAE9E8),
    .INIT_20(256'h3FF3499A07FBEEA0D2FFC71F2F4C97F27FFFFFFFFFBFAF17B1FBEBC01F34209F),
    .INIT_21(256'h01AD3F155A6B79EEBEFEB82AFBFAECBBAAFF71E1C6CAAEB51D55511407D21C55),
    .INIT_22(256'hC2FBBBBBBFF77113CFFF2F7FBFAEFBF0FC68D5551140C352D7291000027BF067),
    .INIT_23(256'h4D173BA7F56490DEAAA8EA96E977FBEB7650B979F7EEEF3615CFCDD55555544B),
    .INIT_24(256'hAA75CF6B157A97EF7F546AAF79A9FBEB9EAACBFF7FFDFF97AC7AA934D66F9F58),
    .INIT_25(256'h5AAF177AAF27DF57DB6B9F37FD379019F7D33E240EBC40CC70FFE35AAE70435B),
    .INIT_26(256'h6AB7FBDD7EAA5B97976AADDFA5A07BAAF52EEFF57EAAB34FBA5AFD5DE9DFD073),
    .INIT_27(256'h7BBBBBBF4FEEAA7BBFB61105EEA6AB4D5110B51FDEAAAAD62EEFF437E75AA578),
    .INIT_28(256'h6A61AD6A3396AAA3AA6D46AB7BB1C4D2BB3D55511414DFAAAAAFE0C9CDFFE59F),
    .INIT_29(256'h756BF9E75E3BA4A685AADDC1C78C039D695D69CB676BABBDC76BBDE7DF06742C),
    .INIT_2A(256'h7FC7873DFC7DFF1F9F28036B3FD6AFC3501147E5A49ECB69F17FB6A95BCDE9C5),
    .INIT_2B(256'h38E3FF0029813EA974BBB9D668FCEE75DFB5DB976D6ABA9E7F6B5D5D45F7585A),
    .INIT_2C(256'h7DDDF1917777C7F1D3FF5AAA7D7AA62ED5B55D515776178DCF8536ABBC051FCC),
    .INIT_2D(256'hBCE47FEBFC4416A565FFD7375B00CEF69845B61FFB6463130DCFA476F03FF353),
    .INIT_2E(256'hACAAA4DBA6E000AAAA9B98AAAA5A0F5DA938364EAA7EB0E491A9752A14ADBF0F),
    .INIT_2F(256'hEEDA9D5A2EDABFAEFB69ABAAC5EA926EB947B97C95E79E5F653796B53D1CE4AA),
    .INIT_30(256'hF539977915AAA7BAC1BF5E96B0477496EA81F6D316A4A56F62D5A6A3A9A868CD),
    .INIT_31(256'h5FFFF57FFE5F5A95AA4EF7FDA94DBEA6A9DE89B97ABAAAA57D132F1FEA9DBBFB),
    .INIT_32(256'h95DFB9E42DEFD2E4F5DEAA75AAA8B5BF175E2AA00D7AE8C7D7F3F755FDD57F55),
    .INIT_33(256'hF4C3EE9DAE9B9A7E90DD4FBB217FF39EFEDAA37FDED4FFEF9AF0EAA56E9851CF),
    .INIT_34(256'h1FF5EA5D96AA7D0FF7C69A93A8F34D2AA1705AA96EB379FFF6BD02672672A9FC),
    .INIT_35(256'hDDD11C2F76DA9EEEEEEFFFDFFF5FF375BFDE36EFEAAAA9E0334A1FF876A77FC3),
    .INIT_36(256'hBBBBFFF7DF6FEADD55AAA9DFBEBBF7D7BFEFBF7BFECEDFCCFF5F78EAAA8D9DE9),
    .INIT_37(256'hAFDE1CAF1D79D55542777EEEF7E4337CC715AAA75EFFD7CD7B1435F7BB7F3BBB),
    .INIT_38(256'hBF705079DFDDBD1A94440A9DACFFEAAA6EBBBBBBBFE92C1BF7FFFD755A5AFDEE),
    .INIT_39(256'h977AE7A76DE5CF77EEAA9D78E5EEAAA4AB8C1F7C57AA9F5DEB947FFFBDC4F955),
    .INIT_3A(256'h41FEF94FFFDE6FFFFDD1EAAA696D9E66EBBBBBBBFE96EFF7DE7BB9F79A7AA9FF),
    .INIT_3B(256'hA6EFD97547FBFF4475EC61A85F9536A5CCECFFD76771A9C7F5F34C6AB1FCD155),
    .INIT_3C(256'hEF4EA14AB955557A8579EDFFE06B71E79EDFF4445545F4ECF0BFF444FC7FFFBA),
    .INIT_3D(256'hD7FF7A1DE0DE9871DFFB1970AD793D5BF3BD9E07AA9EAADAA9EEAE301DE5CC76),
    .INIT_3E(256'h5FB6D6C588BAAAAC9F9F569E9D93AC03BC3FD704DE4A846D0AEBF3FD0A5AE709),
    .INIT_3F(256'hDF5EAD89B7BDD5CA9EEDAAAEED979F3371FF6CEDE1DF8CFF7FCC79FD39FC4BBF),
    .INIT_40(256'hC17EE1FFBE5F46DE71CED73F5D9B595FDD79DF196AAA9AAAB15DAEFBAAEC17FA),
    .INIT_41(256'hF7DFBF727175D9DF1D7BD7BDDEF79D5E7F1E7ADF95FAFF6FFEF7FFFF09D5FBF1),
    .INIT_42(256'h28DFDC5C785FFFFB064AAA9FF711CDB4AAA9C1C35F735D04FA33AA7FFFF7B79D),
    .INIT_43(256'h051F5FA14797B56F10FD496AA9FFFC1DEF6FBEB2F7DDBFDE17FFFF30000DFB00),
    .INIT_44(256'hA061FD659FF459F3D5DB29329100F3D4EF37106CF62F096AFF6FED6FDDAAA84F),
    .INIT_45(256'hDEF9F4516ABEDA746A9011D6D1A46E94B04EC14EC13BC37F86697C0240172706),
    .INIT_46(256'hB03BEAD9B032EB66C1FDA5814EFA9A3BAA730A9F0A9018E5C05771C9DF15DFFC),
    .INIT_47(256'hE360F51B8F9E361D3A05E394D1A46E96A43DF186AAABF07986A6AC1EAA81EEAA),
    .INIT_48(256'hDCC9DBFFFF5EE6EFFF91BF6FFC1BFFBF8AD7F7FE9C1BFFEFFFF37EB3D466E9E9),
    .INIT_49(256'hBDFF401D7CFC000FAAAFCC12FF73AB7476ACA7573159BF49E8DC2B9D775AD6FF),
    .INIT_4A(256'h9DAA87AFEEAAAA786BF9CFF0105FC5FF2FD06F37F3FFFA9D7A2C5126BBDBD6BF),
    .INIT_4B(256'h9F07323AA20B62CFA9CAA40C68104A9631E46750397EAF6A4075461EE7FE9FA8),
    .INIT_4C(256'h5D46C4BC11FBB97FD54471A77C7CAA858D7FAA8F1AA7BD0C00423230FA9EAA3C),
    .INIT_4D(256'hE53C96DAEE012B5D63F3614A5150109551456A7C77BF246AA51C6FD4B365CEEB),
    .INIT_4E(256'h17F37FF34171F3B33FFFDF974055AAB455BFEAB3D9747EFD01C1FAF0A6039979),
    .INIT_4F(256'hAFF96F3AA878E5E9506A4FBC1557DDDF33D55117AA6006CF400447549A5FDF49),
    .INIT_50(256'hA5EEBFFFDE8EA9D8DF1932AFF29FE433C61CAEEA580AB5AFC56DA41D8CD5AADE),
    .INIT_51(256'h7DB87C2C3C46B2DD3FFFBAAB33740C2F5B0EAF0065A5FFAA92AA3BFDBC3FFFFE),
    .INIT_52(256'hD6A0FC700C33AAAB7FFFFDF6FDF1FFFFF5CF7EA3C30DCDF45A96D05D40B83FCF),
    .INIT_53(256'h581CE9A87F729A1ECE74AA7E07F0AAADA8737367FAA1F9B7405C40F8FFFFFEEA),
    .INIT_54(256'hBA8293CF3F83DDC2778FD8C86170F6B7ED55D2FC3D67414AAF102F0FFFFCD52A),
    .INIT_55(256'h1AC1EDBF167FCC6EFF9CA0FE9AB77CDCAF55C55F3CF4AB03FC17FE0FFC0A4F07),
    .INIT_56(256'h0F9A97C7D1D8C39BAF15D3502A0357CDFFB5D51FFA7CFD87E7E78F0AA966AFCB),
    .INIT_57(256'hEF5B237FFC7FD4FFA95AF01ED295B739C6AABDF0C01A941BBFCF7D117FDFFCDF),
    .INIT_58(256'hF4BC3BCEBE274CADBF25E5569FFFC5A6955A6D7F7FABA26F6FEDABF96FBFFBF0),
    .INIT_59(256'h98D9ED45FDDFD145D3DFD7FFF36AAAD5AAAA27EAB3FD7FFE540E2949F14B7A1E),
    .INIT_5A(256'h1A1C7A81B1BD43391E2FEDE2AA7EAFEFFA3A8475DBE0C87EA960753777BB7C6A),
    .INIT_5B(256'h0000200800000020202002020202A552EE49ED784627B66693B5FCFEA7576F51),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000002000000),
    .INIT_5D(256'hCD0104872288C90A00000000000000003FFFFFFFEAAA95433CC0C0FE10000008),
    .INIT_5E(256'hA28AA93800062170A760054008AC67238000000000080CBD9C8C458449419524),
    .INIT_5F(256'h00080800000000000F00011A26F0822A2A82AC019C8AA8030323230208000A80),
    .INIT_60(256'h0000000000000012200000000000000040802008020080200080020000000484),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [1:0]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00040100000014230010201D0044A22200020D00105228B00015440000504C11),
    .INIT_01(256'h0000000004301C00000000000000000000000004100000000030140010043014),
    .INIT_02(256'h0000000000C070000004013000000000000000000000C0500000000000000000),
    .INIT_03(256'h10C0500000000000000000000000001040030C00004000000000100000000000),
    .INIT_04(256'h0000C050000004013000000000000000000000C0500000000000000000000000),
    .INIT_05(256'h0001000000000000000041000111410C00004000000000100000000000000000),
    .INIT_06(256'h003100000000100000000040000000010000C000410010C0000000100C000001),
    .INIT_07(256'h100000000004300010CCC0300401003004000000C00C0000C0000C1000000000),
    .INIT_08(256'h05310004003300400C00C300030C00C0C0000000030C00030400400C00000000),
    .INIT_09(256'h3209737001400141286F2F403F50C687185614148000205503604C35C11200C7),
    .INIT_0A(256'h6C00140C021A42580415A9C00014660042405164545157000D0060C320412699),
    .INIT_0B(256'h02127460EC8BB500DB0000721040085D54000F223C1615200431E370B15CC2A5),
    .INIT_0C(256'h011C002CC903200580C04414D0831564D00A070B804889D183B22ED40DB00004),
    .INIT_0D(256'h924F3A20000410016F3C0CA83BD33DD00C8A55570000C030E144F00070351403),
    .INIT_0E(256'hAAA0468D9460000032234E1D40307B010730386055121306C02400C20240737B),
    .INIT_0F(256'hD8410050103018230D8ED7092999E1CD9B44745013160000143D923013AAEC0D),
    .INIT_10(256'hA380801B414B7404CC30C03183670001101005D534456A01CB2955955C700611),
    .INIT_11(256'hFD41AD00F0EE38CFF4010D38F2837F2900333233D6904037C0089451B1C0910D),
    .INIT_12(256'h801415543014560034002F6F6290307DB00028180200900126D0305AC0816B34),
    .INIT_13(256'h0CE0C25050512E040018050C0F1DC00E03B1C10810F3050D800C06280C0017E4),
    .INIT_14(256'h10D6051005C01005C00110C844097174843F8C2890E0C140140602080D080170),
    .INIT_15(256'h000151951D001525D1480924F024403730000028356C4B57A090405996C01810),
    .INIT_16(256'h20810044610332B2A6848207A400EAD72E4572B03227670B20073CB140072764),
    .INIT_17(256'h3116030471B334C100C233043030C4A44837870C1C1B18205C03B32174600043),
    .INIT_18(256'hB1150D8442003D051D09D029955060310018DA2E035140C28800011040043400),
    .INIT_19(256'h0D8DD02370EA0005C000932C051002E0118004C4400083B133C2C585C56C7841),
    .INIT_1A(256'h687037002258A01C06D82505415500E20212020281D455555020AC2022650DD1),
    .INIT_1B(256'hA0EC28A5F70C0000C0575767540719F859555545404819D400400001E15757AB),
    .INIT_1C(256'h601D9D57000000000551C7046C143B3372FF308031D2FF807570551193CC81EA),
    .INIT_1D(256'h4C3BC2BA8313364C14002D040063264D95956778005B750D006441F000019380),
    .INIT_1E(256'h34DCD01CDA957000EEC0C0559D9509400000A1551500304184B09B500000086D),
    .INIT_1F(256'h50000040010DB75077050000280BC01C00331D44C392133471E03DD1C31AEBC5),
    .INIT_20(256'hC0159BAA500000A32200105033A0C0374000000C0113AF93C5CBEBFDCD155140),
    .INIT_21(256'h2000F075D443743683CEF18A0F3BC63000C656205ACF425905757675400250AA),
    .INIT_22(256'h3200000000C3740C1015C5000000000703005757675455D0EC91000001340304),
    .INIT_23(256'h47313483D505AA4F4003E014F44FD803B0AA0372094000F036E0305757AB6844),
    .INIT_24(256'hAC9A3003453D80C041B7800C32C515554000D0010003D551413358146C304300),
    .INIT_25(256'h300CE3B90110001C0303075816BB08807058B6D173019720870147400F45133B),
    .INIT_26(256'h40B40BFD8000AB8B4F39DCE050053B00C1400005CC5035B33804C04CD51CCC13),
    .INIT_27(256'h8000000070EDC8B001597655DF4C03B157555D00CF3400E940000670C00DB238),
    .INIT_28(256'hC8A87D00130CA00F804D34033F44D5518B75B9B6796413CE000CE71615042440),
    .INIT_29(256'h301301CB5C33810410D8EFD3C317BF7C028D64E35843238EDB4733C7104219F4),
    .INIT_2A(256'h404B17F0044C010C004847A9C0D0054150140313C820D440C440BFD70074E0C0),
    .INIT_2B(256'hB1DF00514155C625035498064E0220C00011798542510731007495466633C104),
    .INIT_2C(256'h44105C0A98417BC020433000B3CE410030034C5C30C445A03B70C40001516023),
    .INIT_2D(256'hC0C0014330540F925C01553010024CCD0FF4018115102498602109A801800188),
    .INIT_2E(256'h2775C70B2EE55F8000B38C4C8990F31D825EB062404C0AF64D0072A414013067),
    .INIT_2F(256'hE2D92E0012D97D72CF21032042CB422CF594B1406BC3AC5393836A8AF567F500),
    .INIT_30(256'h17895C301275D33EF8000DC435170448E53F02D5D40A90AC04E1900FD80002E3),
    .INIT_31(256'h900155800360524CC0BCC000D6BCF37400EEC591723D48E800012040000EBC00),
    .INIT_32(256'h092335C102001EEA09CD000B23430203C31DF0055776CBD0D00C01580056C055),
    .INIT_33(256'h072CE24D0C13D9343A10BC83C680076DC0140580DCEAC02340CBC38804371435),
    .INIT_34(256'h6319091C533030A1CC00AC703B0D96400090325C4C3F09C0009710870D3C000C),
    .INIT_35(256'h67646555495A800000000010002E53F600023EEC32A667C093C90CCDD4000055),
    .INIT_36(256'h00000CE011801256A5DDD62BF2AB9E63EA9000BC060853A12DF0FE00010C4407),
    .INIT_37(256'h40CC334D76DB51517D40C000041F5D8374E000582C0C000F3524D4540155F800),
    .INIT_38(256'h8394A17D6004C09039D94D510F00F1384C00000000ECD434100405EA6DB8EBE0),
    .INIT_39(256'h27B0C32F30E42084F000213364ECFC980315434E5B13939CDF49800503DE3676),
    .INIT_3A(256'h940002B0001E60000191F19A320C2D04C00000000EC744C07C3372CF90323730),
    .INIT_3B(256'h58F0D8D9500801950B2F3C9F03208409F1CE0061235DD8E002391E00340566EA),
    .INIT_3C(256'h102F9C00395545FAB0B1D60CCD6545DB5F60D5D5D9D5D5FD55C0D9DA0E700090),
    .INIT_3D(256'hC400050046EE40155011111080F647603800005F802E50DDC3140C5554CAD500),
    .INIT_3E(256'h43C6DF4988B6F6D343BC140E905B0E5FC5C40395FD1A002D10CC0C02F910CC54),
    .INIT_3F(256'h006D8C10074ED0F92CC2154CCC137138700301C0C0C3070C0055F01654008B8C),
    .INIT_40(256'h100CA6034A07714E3ECD6FC16660B6802FF7CD228556BDDD4FF14C3B48C14702),
    .INIT_41(256'hD47301068001C533407417431D0B1C1D00DD0240FC0803F00D1400005AC4F307),
    .INIT_42(256'h4B700D5D7C60001C8240802038364FF0DDD4D4151C0D5C1B30530D8000C307E2),
    .INIT_43(256'h050300C1E017764F8A1FB00001000D61D01085B31566C03F1800055495563455),
    .INIT_44(256'h058502D00CC876DC495003C11BCB5D5D00DC440754B040400100DD6004B90220),
    .INIT_45(256'h7002037C40021755622AA8140D0222401E507950794175C03015565D798119F0),
    .INIT_46(256'h0F30E4C20F3613083F719018CC393033804BB413B428C2C33E30D49A806E400D),
    .INIT_47(256'h191F09D03051919680F0EC170D0222440AC230C340000F74C34403FF401DC680),
    .INIT_48(256'h34D0591000571660054B447405000455441018710DF0406010530D0973077015),
    .INIT_49(256'h40C5401E8E004220F0014C610033D4573001615813500000C1C457405900C004),
    .INIT_4A(256'hC10013D02D5D1B700004E034A190CB0C7004743BDC017D6D5074B613CC345611),
    .INIT_4B(256'h4030DEF00217C3109ED40B702114DE40D0ED941FC40C0010E506A04C0330537C),
    .INIT_4C(256'h7289C4C1F7C1350057905900C245342505C330310303B1F28B0CDEF3098CC0C4),
    .INIT_4D(256'hD8C41F002C79570C4C0C02A82EAC4A761EA5400003300159624057143C033251),
    .INIT_4E(256'h3027000CFEDD1C0CC0002C7794568858480CD81D50C4C350323014C190B16811),
    .INIT_4F(256'h0C3443C9013BC7248470B3417CAD70355C6A9EDDF275707115559FB746100C80),
    .INIT_50(256'h7BDE8000033220C1F1041000F64C70CC344F4F090308C10016002D21A21540C0),
    .INIT_51(256'h01013061545740C08701800751995451005E00E1590C03908400543300C4000E),
    .INIT_52(256'h54035558F157E000C0103E3ACFF5040333D7450C454D14090949CB5524540435),
    .INIT_53(256'h014F11013305504E603400015F51838C013597A40504C67023550457014C0600),
    .INIT_54(256'h3010481187175044105111D1754E15344DC4543145D346900052551100C16569),
    .INIT_55(256'h2E4455010501444211940F1D3007CC015F500110863403D40300553C01182507),
    .INIT_56(256'h703580095FC0D05511800C5BC7F8334C0135411009171013CCC44515015C01D9),
    .INIT_57(256'hE025440005005210D500055FD60803C471400CD1711554D8C0C0C48D05501461),
    .INIT_58(256'h099780200261010C0F4BD0F41000D5FF43C35DC0C0930775671D00FA91C0040D),
    .INIT_59(256'hA2C6147103101E30445004000C20001C8F5D20000C0D800D65F2A4140C250300),
    .INIT_5A(256'h8042453D080D6D804F6C0524000E00E00541C9C745C5D9C002648A78C03881A0),
    .INIT_5B(256'h0140C03750CFA632001E23A71001555111451144451445401300071F235B5759),
    .INIT_5C(256'h1000000000000000000000000000000000000000040001980000000003000000),
    .INIT_5D(256'h3205040901D309D72AAAAAAAAAAAAAAA9555555555555554289028FE30030C30),
    .INIT_5E(256'h21D9FC20B1CF7558E620836428BFA70CB01C00000039911580405DD4D9579675),
    .INIT_5F(256'h000C08100200300F8C08A32955CD40A075A1400141C07283D31151C204B5DA00),
    .INIT_60(256'h00000000000000174B1680285F5000086FC2B05C030FC2B053CA8F0F028020C4),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [3:2]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_10" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h23C34CCC888AF16120F2016C90A4A94B0925AC8E7423EF5FD0B99575FFF03500),
    .INIT_01(256'h0213C4DD301200C9B132C3AABE4030CFDD509D100003D0EF801203C8CD329202),
    .INIT_02(256'h9208C00FDF4C141F23234C5428BC1282AAB6302C23CF4C0BE326C4C208A2F312),
    .INIT_03(256'hC0480326C4C70DA6F508C33F7542744000010783CF14141050478187C2100597),
    .INIT_04(256'h2FDF4C049F23234C5428BC118269B530AC2BCF4C0C9B13241AABEC04044F1374),
    .INIT_05(256'h5C98200000000EE4E4E11205BA50A0078BCF14041050478187C20821878206C2),
    .INIT_06(256'h8B0004910410020E4E79100C7F304F0C0000040F00070ED25C0024000C3D4040),
    .INIT_07(256'h000000003C011038004440100088D0900043CBDE40E40ED043C4F604134C274C),
    .INIT_08(256'h0000A60384152000351041C00104F04040C030020D0400000020004480C80300),
    .INIT_09(256'hA8881A7CCF01DAAF089E44B284A1E9824424DA0852508A552BA8282111798383),
    .INIT_0A(256'h908F4631FBA38D67900A266C0808E00349388A73AE9A7280BA911D0488378E90),
    .INIT_0B(256'hA2A2939247553ED55B0A0AB88B03DAAAA4ED7801D8C4278DB0081CAEB2FF31C1),
    .INIT_0C(256'h031480E60208300C344C2FBC138103D91322039DE2A78A4E491D54FB45B08081),
    .INIT_0D(256'h5062C43548A8C4C1A816821CB975564B35236AAA00010D439A6D00220C34083E),
    .INIT_0E(256'hDDEA128C55E9504E03670E9469C25F03062035A014F017C5CE3FC8CAA1AE2160),
    .INIT_0F(256'h92B871A1584F04CBCB0090310AB27AEF438DE24184042E4385F51C8343D49D01),
    .INIT_10(256'h48208596C28652C0479A5B9420DEFCC01817282818086A314A3425146413BE89),
    .INIT_11(256'hF0768801F05C784DB8322E36B021053894F0B348B628779242CC1654A0605986),
    .INIT_12(256'h510BCEFE0FB03F80380BD465EE09324C6A210429479320BA33C4C21306884C18),
    .INIT_13(256'h66071D9754549A753043315E2AD87C04C69B822931A2AA8A537E321936080BAA),
    .INIT_14(256'h780C8204350644352652E050A50D43CCC63D48A580CA639DD98C48B0328388B1),
    .INIT_15(256'hDEF99358C7632B052642BB1412083254084E425BE90C8190089218823048A247),
    .INIT_16(256'h01AC88C061867098F2C4238DD87FA24833E016489F3FB308E0C6CE8301DC2121),
    .INIT_17(256'h21E90601259001AA088F220F70926065609A201C68276E0260C38939006D62CA),
    .INIT_18(256'h0DD23D37486C04D02207AA3EEFF7F0002235E1BE33842470E88E80804300042E),
    .INIT_19(256'h0110A3F059F9142A402548970E022FE301FCE37AE03E6169D921E208EBC4E862),
    .INIT_1A(256'h80843B27E9869EB23026123AA965D889B6A70E1B01481488898CCC648646044C),
    .INIT_1B(256'h82673991209302B34DA808808086663520A248A617D316601DF447855A680880),
    .INIT_1C(256'h8E220202037657641620292CA120120D290570378A9846A59A5C652A51A38294),
    .INIT_1D(256'h83398AB2B11329ECBAB00261E42C300C202412398D22524C609A5AF1C0004BCC),
    .INIT_1E(256'h30CCDE3E65BAAD9164804E99A02028A21B49426A9AA39D9049D05A6886D91498),
    .INIT_1F(256'h49BC44488880958C6B2A886D12114306B7D2140085B3A7826195B564C40467A8),
    .INIT_20(256'h83A66808288651021210CBA250F2B0110C840C8C08C99093856464E5669A0927),
    .INIT_21(256'h2A6D3C89A0308822C08A688B0229A200E3410007006D13C5A28088080A0218AA),
    .INIT_22(256'h0A376576418FA12B0926568C3F589415CC3768088080A1B66780AEAAAA2A051F),
    .INIT_23(256'h9E5438FAFD1DC166A0C9200BF20E774130511F3D027D9171DA6F13A8088080A8),
    .INIT_24(256'h5608DC0B901AA8E3082462341A802651631DE78050F066235F9AA66DF34BF196),
    .INIT_25(256'h9CA4179881380CDC879B01AB8978A0903F630828AFC0889183CFF494DA41079D),
    .INIT_26(256'hA31B0B2E4036E58687A62EC088225946435D91C00680B9008A06416E68942577),
    .INIT_27(256'hF7657641402AE210FA668081A2A00B9058082020C780367A9D9108186B166B68),
    .INIT_28(256'hC21906931387883A801C824A8B076A2A7E5A80880801C0D28360C61B12E1B863),
    .INIT_29(256'h38180A651658A143796228E504A8548A086A824E81378406A6A9836E2E8AD918),
    .INIT_2A(256'h24CEA5884CC0933C23C899820025DA9E95F25811C46136378A419AA349C6602A),
    .INIT_2B(256'h1625758203E0294A64FC3D13F5A00A08003D53E0BAC8CDB5C9FEB211991A8796),
    .INIT_2C(256'h337CFECD8D33F8CF1433DEDDD2C99CE33C3C9F003004232518A0C077BBA090D1),
    .INIT_2D(256'h03E0800F1051E78A06F3553B5C755ECE03400410994BD2494800868B02BB049E),
    .INIT_2E(256'h8AF84303BA14A2A1D22A42B12E8DCAC23E09692E80CCA5EDAE09592627C8A0D2),
    .INIT_2F(256'h8C860206E4A48AB14B980A1BA4B8258A8C003A7082AA2AAF21478A85590A6408),
    .INIT_30(256'h8AEA601865FB4A3820BD4CE1BA968CA3ABD5A4AA901E88880B4A09218A078E54),
    .INIT_31(256'hB0CD548FF96C802211E6DAC1E07C12F08B66298516B3D2E864759036437650C7),
    .INIT_32(256'h09020A7020C01C6F04220DC4640364112B0E00DE22DA6284840F36490D527F40),
    .INIT_33(256'h04E6E02824EBB999350C4130A2C7EC8A76C5E2C76EA5C36F8A3A5E20443659E6),
    .INIT_34(256'h432A288EA88DE010CEC8BC04A58082028E739E642498834003C1E703EE8908B6),
    .INIT_35(256'h80880808888D20D85C907333244E87B860117B000E25224957BA1CC8941F0C52),
    .INIT_36(256'h57641C14CA3C5A21572949C09D88A726AAAB602A01D9A1A52A08B93888B66026),
    .INIT_37(256'hA06A1A2718969A02049445D9104B14AD22C0DDDC82043C0EE8B8FA0076203376),
    .INIT_38(256'h8749E32813016888B60204BC2A0662A42CB7657644E215FF1400008A126A7068),
    .INIT_39(256'h5BAAA395A0A4022DE082790E602FE41447A92886A8E242AEA0868FF57F673880),
    .INIT_3A(256'h0A21B621039665E0C199A3E5A80EE682CB7657644E21300A1A088B41020E242C),
    .INIT_3B(256'hDD60EA260B37DD70A1020BE6DE88C082AAA2B31844A6022CA1FB2A377AB99A02),
    .INIT_3C(256'h1AE62A047AAAAA9F2A38AE44A922A0A2BA24EA0220202A2E94804A0216733C12),
    .INIT_3D(256'h24839820184A2F4BA080B94380C8C6D6CB691143A186800BD0D41EA4A522C984),
    .INIT_3E(256'h93BE034E6670E943D5A590872F83345B8041A79B2E4EB99A9FAF262D4082E30C),
    .INIT_3F(256'h0C6602647C8AE0A102A9622E22AF9F3B3901A42121A3880C4B99BD15213C8584),
    .INIT_40(256'hC24CA9FDB143954E092621419EDA8121C2EA2A9120888E948FC04E2302F05205),
    .INIT_41(256'h6BE08C70B640AAC09D68D68D1A34AA8AB3AAB52DA2418080CE8BBCB000276A06),
    .INIT_42(256'hA4900F2F287EFAFF5ADCB36CF85C0EEAA94B66D27C0416ABB3538F2000068EA1),
    .INIT_43(256'hB97233110660B822810B203777400667A3700E11DDFABA1A1EFEBBCC5AAA7B2A),
    .INIT_44(256'hB5453208FC0B98286738934A0D8D37761057331E5D309836B75B2A0BF012B038),
    .INIT_45(256'hE0E2034008ADD2080480711E0C2900A04D2134913484D5C055B78355DFC494E0),
    .INIT_46(256'h8278C423027B008C0B12287D7E1100F980D5883888040340C15315349311D715),
    .INIT_47(256'hD88E44B0CCED88CC8B46605F0C29C0A22E701BE900D88478E9032D02A077EA20),
    .INIT_48(256'h08EC3CC390FF0FFC003510F033EC13FC2EFCD4120E510FBEC82B8211505D2036),
    .INIT_49(256'h60C35FA64555D610542B1EAE80F68A0C59242C7659D0B544CAE1F88010104223),
    .INIT_4A(256'h90777C902FE939D409029000AAE04A161081E0EB2A1008844329E2220C883D80),
    .INIT_4B(256'h70205970222B26D0C2AC1FD186689E2257ADBC950A462418B41611F8381202AA),
    .INIT_4C(256'h1299267893C8BB91E04D50DCAC81E0C28A0303305CDE3199D9EB59730A2C0CC3),
    .INIT_4D(256'hE103A7062C6D388A24042E0011D2906481461DC18B3822DC18709310B01DCF50),
    .INIT_4E(256'h60F48ECD47058405B83B1C7303D5510090986C0F74F143002F0607C2E8146858),
    .INIT_4F(256'h2CAA228A07FE6D2AC63241812304503148024590581281D95AA183C2A74B1468),
    .INIT_50(256'h9468E00D2CF34883A07A33206BA42C8C21FE363A87180A6D12323B91F33A6080),
    .INIT_51(256'h8409C3AA39E40B26C1F25027A93165E08BE20052502EA7B90A1DE0134080C60E),
    .INIT_52(256'h602168190D248808B20D0A3ACC2A00C3396981F05E42EA331821A16805E5C239),
    .INIT_53(256'hA67D200BE38380FE2231C98AAB07F42207DA64A4420F4869B16805253017C940),
    .INIT_54(256'hB898A090032FAE5F0EC007E0A3B501083683133D404885A020213970C97ED532),
    .INIT_55(256'h781F80197CA00E48087DCD02C0898AD0E28C4DC00131CD16AB556477D07E057C),
    .INIT_56(256'hB1EB2C19F5CBE886BA01A4295B53504E00E17D788CD2007FA160DC7E0717606B),
    .INIT_57(256'hE84AD40C11C009804B0203F6A780894864F08AD3A113EA43F9F0425477FEB0E7),
    .INIT_58(256'h00CD08020034CDCEC999EA337EAFDEA82CC7BAB9D9B88FF813228C8AAE40F003),
    .INIT_59(256'h266822C501BE1515622EE43B380DDEC938A4BCD092284228520A427F054E45DD),
    .INIT_5A(256'h46380A14808AA5883CB8132A22CA80A1FCC84C409EE2660837BDE22856E85820),
    .INIT_5B(256'h000000000000000000000000000EE942969AF63D65A95890B7824402888792A9),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'hAAABAEA100038B0000000000000000000000000000000000000F40CC00000000),
    .INIT_5E(256'h00000024000B322002000BEA223AB3EE0000000000000FBB2BAA0AEBA2AA8EF0),
    .INIT_5F(256'h0000000000000000CB0002200E300000000000C38C0000F3F32A2A000EC00000),
    .INIT_60(256'h00000000000000100008000020000000000000000000000000000000C0000004),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_10 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_10_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_10_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_10_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_10_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [21:20]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_10_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_10_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_10_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_10_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_10_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_10_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_10_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_11" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2FC00CC650505834007B02B006485550069A480CB124050D40DC281A55543100),
    .INIT_01(256'h010FCCF0300A00CFF331827DFDC3208BBBF0B033C00FFCEE800B03CBC032BB02),
    .INIT_02(256'hF20F833EFBAC33CF32F00CDF3FFF31827DFD20E82F8EEC0BA33FCCCD07FFFF31),
    .INIT_03(256'hC028033FCCC208F3F304822EEFC2C0CF00010FCECF3C3F3FF0CFC3CFC33C3FFF),
    .INIT_04(256'h1EFBAC034F32F00CEF3FFF30823CFC2068278E2C0CFF331007DFDCC0003F33C0),
    .INIT_05(256'hFCCC304E4E4588AA550C1320DA001403C6CF3C3F3FF0CFC3CFC3341FFFF20D81),
    .INIT_06(256'hAB10020801D0009AA542843C3EF38F3406C4783F200B8CC3CC000A02343C0020),
    .INIT_07(256'h0031B1B6FD402430C080803000D0CF8001030AAF80F44EE287CC7404038CA80F),
    .INIT_08(256'hD078B393801000027300C2C04120B8A050C291020C0E80410000008090C82910),
    .INIT_09(256'hA906ADC0CF87E29C240745960C073A986318300004F186AA0BE08218720040DA),
    .INIT_0A(256'hE94A2923CE601D4829D15E32801188A280A0A2A820A2A61140F4ECE810AF0222),
    .INIT_0B(256'hBC98151B8605C13F447310C82207C080080C04200C09380C09D949106CABC52E),
    .INIT_0C(256'h6806088DA050011A66AD2791828FC9AE826A3B695ACA68542E484304C042141E),
    .INIT_0D(256'h2709CDAE1412882A013D289220722051388A0000000126A1C7288205A2EA518B),
    .INIT_0E(256'hEBCF81AD429AA8AF8E3B27555044CC4A90007C4821F263222F40122F0A070A02),
    .INIT_0F(256'h6B3CD7938E2A108300A941B8601A38071C021DACE24A0F03E0382E522A1A690A),
    .INIT_10(256'h0C48C8C21A68540823CF3FC2BEABFCE2002EBEBEA08630979CEA0ABAB9A4EBE4),
    .INIT_11(256'h4C2D6103D8823225F6730B9AD8A66E603198DE1CF182FA60CCB032812D328003),
    .INIT_12(256'h55C3A082EFE820BA6D82D2001C8364A0208040609A80C6824001C7A993BEA64E),
    .INIT_13(256'h2953AE43EB0233AEF0EBB889F1CCBC3ACB9A403862B34588B98111B031030099),
    .INIT_14(256'hAD0AC04B7A99AB7A898420030EBAAB102C710374110B784C24E0903928A31400),
    .INIT_15(256'hBECC0C828A8756A0B044638A97C1BF2ABF3B05810C8D2F8810EAA169F21F84E3),
    .INIT_16(256'h030E16288E3BDB01090A411363EB39C00888824022406BAE7ADF20179ABE214A),
    .INIT_17(256'h88321815820E24FF404F202942244808092070A980CB001F07C3CF6AA80F3F02),
    .INIT_18(256'hAA207CA8848F2BAAC854D0C48828A902500A0128A6C0394002271888D6022D09),
    .INIT_19(256'h260823A6F9CFA82C9A02031708250843801FFA83FB3E86C22AF04922EC052289),
    .INIT_1A(256'h28E0D52AC6710F3B3833490034200E047C40ACFE3950806464CCFE810B806A04),
    .INIT_1B(256'hA340EAC17EE3E0EB981EEA4E22E9891546A08A288F7F38822BFFE43B33FEEA4E),
    .INIT_1C(256'hE0293821ABDDD4C5091A068918417B3D8CA9027A4318B61ACEA0AABA60CCCB16),
    .INIT_1D(256'h609C6B6C3AC36CD986FA330A27085A04F620A90C5B095E5AB100CF448002826C),
    .INIT_1E(256'hF0414302451881303C004FC839228E83BC630B020AB986C09C18E0A0EF1302C5),
    .INIT_1F(256'hAF0C43C0146C05118F6E0EF10203184C3AE24850D3927047E274DE30C28AB235),
    .INIT_20(256'h23F23248A0EF13CB8B10EBAC8930FA9684444006ACCCC5D2E2823234A446AEB7),
    .INIT_21(256'hB98E2D280854CEE2801B0E6A036C39A492E288E822B151C5FFEEA4E28FA384C0),
    .INIT_22(256'hE33CCC4C40630CB32FDA908AF8D3C4FCCF8A9EEA4E28D87380115BFFFF430CAB),
    .INIT_23(256'hC1A8AED28BA8089B8592311000070A45924802F9252130D82F6FF1BEEA4E28FC),
    .INIT_24(256'h543CDC82C12C8477009B307C2C90132AB81BF3CEB002411300AE2478002FA360),
    .INIT_25(256'hCD0CA33914256D20AA62019F8291E8C003938E833E0232E0EC5E8471E3222ACD),
    .INIT_26(256'h526056B4947830F0F0E4654512030218437330C122152CA2EC284E14819EF22A),
    .INIT_27(256'h3DDD4C50B8370424BF23248A7B8417C25EEA9888D2042C41D31045CC3822430E),
    .INIT_28(256'h8438BD07AAC3102300442894CE18B097736DEEA4E288D112078CCA5268C08B1B),
    .INIT_29(256'h8CA00832832EC33AF6041248D8C228E8801A000D03BAEA447301E53B4C2E2622),
    .INIT_2A(256'h702BC01D2299C8AC03E2CCE9001CE02B08898C50D70080BAC99D9005E041B18E),
    .INIT_2B(256'h1EB7702B8EAA3050388B380E0EE10882386926884A66444E1F22110426332A60),
    .INIT_2C(256'h308C6209C23183D001070CEBCC55191C06792CC0A4839E933ACA09AF730983E2),
    .INIT_2D(256'h22326C0AAE2AB30259F3A2278B03AB141A2DBA24E4A28FE3AA64CCE00B3F4041),
    .INIT_2E(256'h45805021F4E61855B01272E14A2BFA096CA62CA010C868B00F105E64510A70C0),
    .INIT_2F(256'h1C1059E87008156FEA42163B1A484CFFB1280E80C93A77A2D0C9055C5C05CA81),
    .INIT_30(256'hB4F15B0C3802502C123D088A206634D040482D30626A02C780A60040C09A4A4A),
    .INIT_31(256'h35EF288D736CA109D68872B105223AA942C06FBA8CA614013FB6CE1EE2F05EE6),
    .INIT_32(256'h00094E8EB14A4AF000F78BCEE443FC7F01AF80BCA9EEC5DAD82B3F835FE233C8),
    .INIT_33(256'h3A08650018C4C43C680004814614CEF7F22BCA94C4304F00E0829242DC4D0BB9),
    .INIT_34(256'hA644202F028BCF80341EA90485EA49801F32CC45892318C0EB02702074271408),
    .INIT_35(256'h4E04420CC4CB1D1135716E0488676ADE3A2A8D9830559650EADC851BBA6BEEAA),
    .INIT_36(256'hC7F4FC90CC2026DA801579F2E622E98CE00F008F0ADC10CE1F2C2D041423B483),
    .INIT_37(256'h67F323382AE94792207B1FDFFAE72870104AEBE9C30C0C8B4F4E07E87C8213CC),
    .INIT_38(256'h81C430AC8B0E85242B9225165C083008187CCC4C40B0888AA800220F02BD407C),
    .INIT_39(256'h200E79F61D3A0B363210FE0098CC251F0FC2A803A200830C3DE48F7E164A2EE4),
    .INIT_3A(256'h283BC420033F85D0582270050989A01107CCC4C40B0810CA278D1E422500081D),
    .INIT_3B(256'hE84C45EA23BFCF880014C82617EE897948333B4B2228801BD17EA3BAFCFC8C92),
    .INIT_3C(256'hA4270070FC88A80008A1F7847038F2FDFF98C7BA938A3C33AA88E792F7CFFCB1),
    .INIT_3D(256'h30FF811821AA04A07CC10022C09F87ED5F925B880604144A84563F0A883D4A0F),
    .INIT_3E(256'h00BDDDA999890BFC930A29480E8C6682D290C7E2B722144120B233B82925F7A2),
    .INIT_3F(256'h6C471180B9CAC2391334950BF30E042F8281C47C7881ECC7CF6A1BBA083EE20C),
    .INIT_40(256'hE34016F1C081C0E3100B995C5E4FE425E34D0CE2A41403FD31CADF129E002A52),
    .INIT_41(256'h0FD2ECB2FB40F0E32E3CE7FE0FBACF2F20FF3ABF59A9132FE3C73800A00ACE80),
    .INIT_42(256'h0A6008181E248CEB448142DEFD228B6CD550C8E322008B3FE68ACD50009FFBC8),
    .INIT_43(256'h2E0007B290C2D693F8C380AFAF8005B3F3A09118A8257B8B88633E28B0011F80),
    .INIT_44(256'h2E2CB8122DD2C130030CA38002A29BAA129AB1A868A180B800903323F204940D),
    .INIT_45(256'h79FB09FA942C690425083F5E2654310A056015A015806FB4293A4DB7AE688A88),
    .INIT_46(256'h0A6CE4520A6F5148291002A67B2D118CC584C168C186E202EB83AA1A07884219),
    .INIT_47(256'hA678D6CC0C1A67AA0080C89C265421085FB8502540B2EC0D25414F0F85A93205),
    .INIT_48(256'h22B4A082FE88280D309501A3B35833A880CBCA005B101A8BC882C37A2A80C6C1),
    .INIT_49(256'hC1C888558AE9435B450D2BDF1533D306E14800A2462A3060507A91D28299C823),
    .INIT_4A(256'hDAAFA4FC6C8561758250CCACE7C84EBC8048A0BD33080D0407C2A0B4A8080A88),
    .INIT_4B(256'h22390505037263D210FD69C94830D4082A89088280C4490106B09A996AF21152),
    .INIT_4C(256'h42DC39AE43980C4C9A0422E8BA81C44005891FE0A0BF601D9C2F050220413B83),
    .INIT_4D(256'hB4C1E0E82A5C316184068B4068C9C0191000ABC8C3E036C11253C000D0A9CDA0),
    .INIT_4E(256'h38FACFD34301C084F2BF45D943221146420C3243A0F22000FA214A43C22A12E5),
    .INIT_4F(256'h448C90C00F5134005CA525EA89E08A2224382438102CEA801040490804AF404E),
    .INIT_50(256'h3D47200CCD0C5062BEA08242CD0A28CA2BD8AB002A6C83DCE8840926B3A081C1),
    .INIT_51(256'h6E7462C03682401082F131441490928023CB10CF265C0FE00C2BCA3E8200150C),
    .INIT_52(256'h124DFE2C8EAAC114B38CB31C658D803C80CA53BEAAA3E9B0894ADDD49692832A),
    .INIT_53(256'h081601126A2310D31210336E946AE5019A7298C2C45981B42DD496923037C4C4),
    .INIT_54(256'hE10488B08245ECA927402F711D2C00053089A31E802CF750520DA600C3FE00B4),
    .INIT_55(256'hA0682188A470A98CCE0A9B0311092488C566E44C81D43B2ABC27A0A7F2842888),
    .INIT_56(256'h7F824C2E08A1341BC8A9E0804243E8A930908A0EAE4902A43B3828AC5A698432),
    .INIT_57(256'h7C02A88EF024068051A02A8BB10E0281B2214BEA5CF215BF30A8192A3A0FF89F),
    .INIT_58(256'h2866C8A20A1E48D98CC1433AFA88A9484CEAAB7AEB3159A02105482C0EA43888),
    .INIT_59(256'h0C7863F1216F18A2331FE42BB89BE928285500D1686DA02F8AAE50F50D29868F),
    .INIT_5A(256'h2818484A060301485D31B3045083A4B4F2805A46A47CB30C7A36308DA3CFACA1),
    .INIT_5B(256'h000000000000000000000000000D3621C04780A0985E024821D09003024BC0C0),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h555555450001410000000000000000000000000000000000004F40CC00000000),
    .INIT_5E(256'h0000001400051110000005411014505500000000000005541511054550554150),
    .INIT_5F(256'h00000000000000004500011001500000000000C0540000F3F315150001400000),
    .INIT_60(256'h00000000000000000000000000000000000000000000000000000000C0000004),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_11 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_11_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_11_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_11_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_11_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [23],out[2]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_11_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_11_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_11_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_11_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_11_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_11_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_11_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_12" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0C2008C039EC0804023CD68402CF2AA950803804B20AAAAC0000000FC0003004),
    .INIT_01(256'h564020000036581C3406960C3017259000080002C000C0C0001450C300200450),
    .INIT_02(256'h105F175000D150C880C000204C3006960C3005E1641099400070D01E5934C472),
    .INIT_03(256'h00D94070D01E5934C45896400020000B00010F841329504AA51304D3107D74D3),
    .INIT_04(256'h4000D1400880C000304C3007964D3105A160101141C3406D70C301CD5D088000),
    .INIT_05(256'h2C0000A55007FAF5555600254AF83407001329504AA51304D3107964D3105E16),
    .INIT_06(256'hAD00010403A00807FFF40F0B30B2070CBFC8C9030008005421803A840CB8000C),
    .INIT_07(256'h041AAFF030002004C0144020000096F02002927AC0A40A84E3144088801AA01C),
    .INIT_08(256'h8860005320121800320015C201096EF50580C0205B5D40012000301005800C00),
    .INIT_09(256'h52AFF00602C647466558A01527044FC078FF3362F40E2BE7030A04557FF3BD0F),
    .INIT_0A(256'h7992C2413FD6ACDD01525D201101D7D710C473D4D973D0951404F0016A100575),
    .INIT_0B(256'h46C5015054DFC740D10C5222835404441810065A5056801015D155911C0301D5),
    .INIT_0C(256'hF993211F5450C95347C23314D74F40FFD70D31813023100541537F1D1D15D534),
    .INIT_0D(256'h7D43D1DD19172C58194D7197944B34094DC7422202A69BFBD44DC064C61F6010),
    .INIT_0E(256'h4E4067B88ABFD1844D4CB6D5C2545506F6027D31D5D1F77740A850FC1D246F27),
    .INIT_0F(256'hFEC88CB2B53C9507C67E140CD21751837748DCB71B4FC36B1BFC3375716FE500),
    .INIT_10(256'h48540D36A6F0024F3F3CF31143EBCB82C0D14FE7D6F7718EB5DF6FFFABAF0673),
    .INIT_11(256'h9950709410D186CB1040182A2C3711C235200D5016C03912CF3030D80A80C8D0),
    .INIT_12(256'hA92E1C6C0A1F55004113030C40E144FA50005656D0C5E167AA9500FFF063FFC0),
    .INIT_13(256'h3DD0CC2B302A7940B410CD0935D62D04BC56704473F064495D4625F02D899068),
    .INIT_14(256'h091334745FC5B45FC5847D948D27F082024955098A52CFFC373CD70EBCC53918),
    .INIT_15(256'h431846C615E4203544A8C5474811C07FD0505405514E92166ADAD53715600AC6),
    .INIT_16(256'h9460903F108051954DDDAB4B5D14438FAD9FC82979A91E81863B71ADF2425802),
    .INIT_17(256'hB645000807AF3A00529FB88038241F0E41004F010A142500452412DBFF5C00F3),
    .INIT_18(256'h7FEC6DFFB10A3FFF421D85A2CAEBF150E4318812F42415229B340481D4A07554),
    .INIT_19(256'h075DBC10BDDFF80CC04421900C0E4118C0012FEAF50D13DBD071D7CB93A0480B),
    .INIT_1A(256'hEF2517591331513E874A7E14A0DFC8DFC78F0103C0011567649CFF0110745C44),
    .INIT_1B(256'h7C191B114F3C091ACC3FAFFFFE15E5DA809EF74C1CEC7FFF642BCC2E346FAFFF),
    .INIT_1C(256'hF07FFF3F00C8CCCC07FFD302B48148B9014D5479249C945F2DFF5FC9491D1097),
    .INIT_1D(256'h451154D6AB4B9157551A106F4A164528FFEBBD7D5E440053C510C0A6100122E9),
    .INIT_1E(256'h928F947888B0F330470FE0FFFFFF015430C3BC792E0FAF18516CF0BD0C330215),
    .INIT_1F(256'hEB00C3E791CB5004C293D0C36F0274C5792A6AA218474515D07D2E841B8F8506),
    .INIT_20(256'h903FFFFFD50C777C2C1038C121511A658666646458C12B2D19994A46F9BFBB82),
    .INIT_21(256'hC40BC8718E55129343F4618D0ED18606E4E3C5BE17C80A4B87FAFFFEF0245120),
    .INIT_22(256'h146C8CDDC55C750A3038B3D081661D0D9F10FFAFFFEF1C70740980000054CF00),
    .INIT_23(256'h179AB06B57017D3C25134951146A5436A85147ED0F6330E57D9B397FAFFFEF31),
    .INIT_24(256'h8AB7F81010C02E4004FF354EC109ABFEB7540409E05BD2EAEEC202C56EB0EA04),
    .INIT_25(256'h154601509D77C3750002624247C51D0614CCD06383436308094BF3274024BC17),
    .INIT_26(256'h2467F7413C5125181930846F4045045123F23080CC4541001280AF3D81F4C43F),
    .INIT_27(256'hEC8CCCC0F2009AB62BCF3FFCC4245013FFAEC8F2DD6151C03230CFC201902341),
    .INIT_28(256'hEABCDC94FF256955A556B292214905D4B462FAFFFEFC99689516984608007FF4),
    .INIT_29(256'h90028146D0412B11041A4916951B3D191120189094101D4547550E4651307573),
    .INIT_2A(256'h41AF33481AC802B014F7113D8009423C17D251C94B55E5101772D541C051C9D1),
    .INIT_2B(256'hE44B605C602BC3A8CFD8FB3F4B073348706BEBB712EEB3E2C8A4EFF57C6440C2),
    .INIT_2C(256'hCF3FED24FCFFB4C3063E15E438B02641547176FA35D010B3731CD193272D1037),
    .INIT_2D(256'h8B0808107A9F4523FBF7FAF2123FFC0897DFE5B892DBBEC0E8A8FEF00C002039),
    .INIT_2E(256'h116205473D074E45E49253188484315051F702DCA5150C450F50000646543290),
    .INIT_2F(256'h5D5610C14151101F461853449C8605F044BEE1F20746707C51D16291C1F45DD9),
    .INIT_30(256'h37CCF9414D6302524C2916406430700A605D6148374020D81144614024101113),
    .INIT_31(256'hBFBBFFCFED533E83B40D0627417DE5B3909DA17CD6B16A4343BFF1BB25055890),
    .INIT_32(256'hD59161D3C4404C095F04540F1214CFC28280B543EEC118D6168EEFFBFBFDFEFF),
    .INIT_33(256'h47C18285C91625314C7F18792D579F1821C241D75D85121D2879E028DE58DF35),
    .INIT_34(256'hF121120080D427CC5941609E181FFDF59043168005360A8AAC82C48448015159),
    .INIT_35(256'hF5FAF9E64F6FC256521411226EF0FF11403FE15E90288813FF106B377F40C83D),
    .INIT_36(256'hCCCC0A1C32D028DBD64001B717331DCC124294C0030190033474F1B53900FE3F),
    .INIT_37(256'h55449D3E6ED432AAA5A80A2200A2AB07EEF84E41640A04FC71FFD7B9CABAF6C8),
    .INIT_38(256'hC252F7C2F47DFF490FFFF0144901408D450C8CCCC0483BB8AE50316E5594C743),
    .INIT_39(256'h0751451D41067888445E03C9CF5EC0AF500BD2641588D8550515CFEFFDE773FF),
    .INIT_3A(256'hF5430DF000B0CD1052B3C34A8610101450C8CCCC048110F42451615104688D1A),
    .INIT_3B(256'h41A25577FF2FCBDF7519C202971FD104914440FFF11DC84B5D73F039010FBEFF),
    .INIT_3C(256'h3FC4213500FA41088225C4094498CFC41C00DFEBFFFBCDC47F92C7FF04E00DFD),
    .INIT_3D(256'h043C304200EC8FB3D03933FF2651DDCC12FEF33E44490526E17E402FFD46CB9F),
    .INIT_3E(256'h686E9BFC745AD2089168511180D340D10310B313C464911866444EA8150402F3),
    .INIT_3F(256'h78108405200C5BCD904E9E40440C6CB2F5C90E464691124040FBBB3EDE031B68),
    .INIT_40(256'h3C4036351BA11BE476D46C9402FCFEF03C5011BD45391001690C10177E846B3B),
    .INIT_41(256'hDBC033CFAC4600BA5323B22B808F005000702FFCDC5E49508832CE504117D3D8),
    .INIT_42(256'h8F3F196D72991B3E02552D0AB13E8C520001D4BDF8A05C8794FF255AAA87341C),
    .INIT_43(256'hF15940F2F0CF10043C09C91390AA017FCAE0D76A3DD78680A5844FDDF223C2C8),
    .INIT_44(256'h0D7D0C804C431140033574D457470FF910DCDB00FCFBCA1150C0405CFF1AD5F0),
    .INIT_45(256'hF0BF2CFE393B03E5FAA37F0FB045458053F14FD14FC53AC05D7A8CFFAA0CDFF1),
    .INIT_46(256'h0C70F6444C70091131B060033C1D951125051141113CC458F3D33F4FB00C3305),
    .INIT_47(256'h9D7D84FCDCC91BDE55551CCFB045458242F0464025468C524C25435C250D40A5),
    .INIT_48(256'h73C2FC0400DF6F74200FC1F0238080FAEC3C9C30507C107889E3186FB0D7C83B),
    .INIT_49(256'h3046ED057700C0050143FC30FF540047C442CDFC137C0036D40FC11017D16022),
    .INIT_4A(256'h1039011078A0184010F890150CE052C1D03161C0484420194423E0C7CC85118C),
    .INIT_4B(256'h704E0001444A4090C8CD40C0104914803F593C57C0ED43497706D00946109366),
    .INIT_4C(256'h505144C38074724077103C400B91025610C254E4BD407840C043000306895393),
    .INIT_4D(256'h05D11B01017C4128A41400764DFF1361013624010366446680C3108C300031F8),
    .INIT_4E(256'hCC3F000E777CFCC0C0400B7F43E96A8018054557F509B00DCF50C024207FC4F5),
    .INIT_4F(256'h5400000450084508FE143003CF7FB41EF900313FDA7E3013C20C7E5C8DE23931),
    .INIT_50(256'hB951E001029AAA0443F01740D027190C5001F822003278003D032B303708E569),
    .INIT_51(256'h10600D0673E318401133C94153BC33E400CC90DC58415208BE642CB1D2D05F81),
    .INIT_52(256'h474CDEF4C02F29500848343219911268645B304EFEF0384FE203CDE077FE903F),
    .INIT_53(256'h304F09100664150463A5581E625FCAA45006CF16005041D00CC973FE4008CF25),
    .INIT_54(256'h150D23B4114430FC80F400046FAF409302A0AD0393C50029407C0FF4044CF5DA),
    .INIT_55(256'hF63C01C1FF40FEF3CBFFD340150151890403013013A5526E80B02FA0C4068FFD),
    .INIT_56(256'hC8C98C33D8414E1C93072E237BDCF1FC006967908C3E40014C4CEBF0505A0040),
    .INIT_57(256'h014AE19006451D080144051C05AC00C1E1A500FF2CF68AFC54410FFF4FDC2FD2),
    .INIT_58(256'h0DC34C33437C11D00514835100393F120D407CB0C82910D37104909082854C0D),
    .INIT_59(256'hAEC491F0007C08B316F8F0967C14E4D0A60034050D2141295CC068D80D7FC5CB),
    .INIT_5A(256'h41014C6404008D0EC18BA30E64007C4CAB9A0C4B78C6448350BCC4C2D0F0DBC6),
    .INIT_5B(256'h000000000000000000000000000C6168B8B278DFAB09E3B1010C004468171023),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h9009310A0001000000000000000000003FFFFFFFEAAA9543800FC0CC10000000),
    .INIT_5E(256'h000000140003112000000B02032790800000000000000858265D0B1B433EC040),
    .INIT_5F(256'h00000000000000000700021002B00000000000C0A40000F3F30B0B0002400000),
    .INIT_60(256'h00000000000000000000000000000000000000000000000000000000C000000C),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_12 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_12_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_12_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_12_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_12_DOADO_UNCONNECTED [31:2],out[3],\imem_rom.rdata_reg [24]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_12_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_12_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_12_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_12_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_12_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_12_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_12_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_13" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h040000C095F1014104001404404024E454000051071E4E4C100D154000003088),
    .INIT_01(256'h0003000030000C0C3000000C30000000000000334800C0C0003300C100003300),
    .INIT_02(256'h00000000008C30C0004004A00C3000000C300000000000000030C0000030C000),
    .INIT_03(256'hC0000030C0000030C0000000000000CD20020B8003300000000300C3000000C3),
    .INIT_04(256'h00008C0000004004A00C3000000C30000000004400C3000000C3000000080000),
    .INIT_05(256'h3C000055555C8855555C0000CA08800FC003300000000300C3000000C3000000),
    .INIT_06(256'h54300000094000000005523C30300300400040130000C0554400008008FC000C),
    .INIT_07(256'h850000057030100040CEC0382020C8202000695C510E108D80F30840C2334005),
    .INIT_08(256'hC420000330310C00300082C20208049040C0C0180D0402000005000C00C00C02),
    .INIT_09(256'hB5B45050C252954524A49C417950454054753011510B1155811104451E55F505),
    .INIT_0A(256'h54A3468A1D6A3F4505567970250441F26744715455E15102490450439B241D1B),
    .INIT_0B(256'h85CA7050D4D06440B50451178D4804810400011DA009E5C009114560AD574285),
    .INIT_0C(256'hE5765115A1041440010211345544005D55051291C11725C1C3B3A99107504654),
    .INIT_0D(256'h255351594A451F9A95105791515B45C00145606F5405154F14415029502D1E12),
    .INIT_0E(256'hFA945A60457F7E98554A2B2C653156359555013254D1545180E4055495407445),
    .INIT_0F(256'hF64945501C54461495450855547655484E645551161143031561D5602151E901),
    .INIT_10(256'h53851A2486D51A39561062124555F0165451C054469571455D55A5757515085D),
    .INIT_11(256'h6C65D6C1010967C71084141D197D1D57F4312D5014546A73CD964504A0401554),
    .INIT_12(256'h6C1014540015D5000015098251550155551245150446C051ED46184494511250),
    .INIT_13(256'h27507D97D495254D3C1676053DE14F05445159C4D3F055C1751D0F5016C13180),
    .INIT_14(256'h40C4553488515488514154511515107B46816505AD10415C49054400154FEA74),
    .INIT_15(256'h9101955A4568B55A8537855D6154C551D5514955215C54555BF07657BA857644),
    .INIT_16(256'hC160A559655441A694666D46995844152951517805E41C9146F090659292ADB2),
    .INIT_17(256'hB54523052941990015D574400471595150651110555415D551101250196D15D5),
    .INIT_18(256'h15550B55525011591406049265505280A9269764103424D94D50040140405819),
    .INIT_19(256'h0740141004DD400140955544050A929402400568900C981552431545A29C5053),
    .INIT_1A(256'h552C161A15A6DD142946161640652E59CD150205406C159D141CF1505411044C),
    .INIT_1B(256'h545C1511CAE70E1C555555555504A9AC780451041CC414552900CC0988755555),
    .INIT_1C(256'h5815559400CCCCCC0C5640106610367C008020AA4405D4651653A542B715080D),
    .INIT_1D(256'h4D310455029411745217AC5154076614555957E11A99B1024055706100035748),
    .INIT_1E(256'h114554293D9A5330C5049015555531F030C3544010040210716010140C330519),
    .INIT_1F(256'h5F0CC312A50591E0511140C31507C4046A065D40D44505961091168447458545),
    .INIT_20(256'h000555557C0C33541400104052521725400001380CC2111505458505B9595D52),
    .INIT_21(256'h44524055951121138144511E06114441A8114A06284A35498655555550186111),
    .INIT_22(256'h101CCCCCC04C750410067540C0F30C0585146555555515C81F44C0000007C513),
    .INIT_23(256'h1411525017115504400584459117D41364304577055330C556551B6555555520),
    .INIT_24(256'h7879CC241CD146434D548185126CD6555319040E4001D45B5552D6C555105315),
    .INIT_25(256'h145D455404594156041751540D471505065461473381110005015D2694398517),
    .INIT_26(256'h2894554955251815151DD0D584966605D7F33008C580415110455055D47A4445),
    .INIT_27(256'h5CCCCCC0C240AC410075D555C4412410C5555641D6B825117330C85148A56D91),
    .INIT_28(256'h4C745098C5359815711172A620454D7477635555555B968D8255D70D040004D0),
    .INIT_29(256'h50174549105105524966015595110B1125556502522415454664354710115095),
    .INIT_2A(256'h125415602548495856951116950994149559A1754B59142417925590C4534491),
    .INIT_2B(256'hC5440054A165751B5954DC156501314030275559D15989D148F456D116944454),
    .INIT_2C(256'hC51E1554D4385676190E54A93C7CC9055431155514485541351D40A742951432),
    .INIT_2D(256'h794C3421ED51455417F3555151501435451F114445554F002054DCD304000174),
    .INIT_2E(256'h5FA761053E759451A9A75626D5091F64A19B92E190084E457546535405547C50),
    .INIT_2F(256'h9ED800C54315405095146714751BB5787565E10125875C504B4958075192514A),
    .INIT_30(256'h1B0748E20AA56C1304403951675F452555213141E91154E4255D9715150421C1),
    .INIT_31(256'hA00355B002A955F04109840190795552A4D951B66676AC57495DD07812454550),
    .INIT_32(256'h555351D641903649094449016780CD43DF405092662197D414000E5A0396B0E5),
    .INIT_33(256'h0E0051F0541912D10E3390841680091481069640154A40121642A5045116271D),
    .INIT_34(256'h5212354044491804A40186C655041651A05516361C66B5FF264145458540250D),
    .INIT_35(256'h55555559C25D5333333011104464E5138004615967775DC4051159D53510C054),
    .INIT_36(256'hCCCC0358E26001796886C439001105451F0040500D0153001067D293EA44F516),
    .INIT_37(256'h50CC51C965BF9D55515887330014750C6418FA92E4295C5461954554CD5576CC),
    .INIT_38(256'h415255515316C18A49555C489D000584104CCCCCC04F055406F0135D597419C1),
    .INIT_39(256'h4761051C71451088031A4165759896C744094240405C4F554415B30D41553055),
    .INIT_3A(256'h5A030D5000489000021146BC8910114104CCCCCC04F130951851514CC965C450),
    .INIT_3B(256'h939014455B0CC3659A15755CCB1142541048001154665F070691742A42015555),
    .INIT_3C(256'h30906EB440000015F6270D04C65895061CE0155555554E4C9583F5550C7334C4),
    .INIT_3D(256'h450C4E09151D5D11601456151D414F2C22C2335551524035409110250545310C),
    .INIT_3E(256'h564615564556A5C080505256F14108992260111244550114554414C585C90455),
    .INIT_3F(256'hD520E0554009D54444C14A904C44505045051105851511004011373545011654),
    .INIT_40(256'h14479A7306A317145594464001D0555094625155D3EA506C4C60600855929544),
    .INIT_41(256'h13760555C44E0ED151A015015416245CA85CA44F75050D5000990000FFD79104),
    .INIT_42(256'hF19C2D6D715C00146257DA53D0EA94612C6C5494564CD4450055151003970511),
    .INIT_43(256'h5152647158E5001400815C3EA4000551C06044A5355F40C454C28577743E2050),
    .INIT_44(256'h4151094447B51444039640672404075000045111141341250170C0A1D57C4156),
    .INIT_45(256'h943534D42A5316525B109D0DD095C0B0512244924489144084754C537D809652),
    .INIT_46(256'h42D0E10842D104210BF184411438441210012401242444E4D023554520555305),
    .INIT_47(256'h1DD500505C511D554D15144DD09500B290712699B097C19295B1107440464140),
    .INIT_48(256'h1945D4800055155020006050014080555514341100460050004104305024C014),
    .INIT_49(256'h4EC555014D01D010809254243FA407416411155455D440714505540016501120),
    .INIT_4A(256'h10EA40102D861B34145520051850D1485C1A5140488000504815564554662548),
    .INIT_4B(256'h5044267C9447945045C4107125441951151514BCC57911505909A10406314359),
    .INIT_4C(256'h12918543C56491A2459194908161511151402498149078737191265E067C9261),
    .INIT_4D(256'h00A31505290814145804102908891201002029031B72C1A9DCC111A524111154),
    .INIT_4E(256'hC8E900091665E440B0F3CE5546AA96C014404527500D4004C514846044617444),
    .INIT_4F(256'h101112070404461B7C29513D4BAA5D295E2465525B0CD1115044555915120071),
    .INIT_50(256'h56D2A00012661B4449551510D1481524110DD406C4114250151195D1ADD060DC),
    .INIT_51(256'h40A529119555A9012111441A5965054844944004549101180D2924A9A1A00569),
    .INIT_52(256'hD510154800D5102488080431C951201435D5218E5550560945B0802E714560B1),
    .INIT_53(256'hD54C14441041440471C1594D656551E044055524010044104001714588084511),
    .INIT_54(256'h345142A8211412554058040769498DC201705531634D00F4905C515820855A66),
    .INIT_55(256'h5515504359CC575181554288444B4DB05001012023B15140020CD55849584D55),
    .INIT_56(256'h5C5A77CF564548415184140025AC13143075555AE80680414484555504155C01),
    .INIT_57(256'h00A958C009F012C0C4490D54421C48840B524895F08D69A4408004450D5C1541),
    .INIT_58(256'h0041C401001C10400214955240006667B54454B0405000595210A0D1A140BCC5),
    .INIT_59(256'h4D46184901141658A9460458402FA93FABB6E08240054F3594011F5400274461),
    .INIT_5A(256'h05404500404800C5C95A13262908548459A1C44D5CC5878D247545426C526557),
    .INIT_5B(256'h000000000000000000000000000C55548481441164C510C24506018C90151100),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'hCC5D444B0000C1002AAAAAAAAAAAAAAA9555555555555554000F00CC10000000),
    .INIT_5E(256'h000000300007113001000C270020001B0000000000000C4C3C200FAD803FC1C0),
    .INIT_5F(256'h0000000000000000C100031001400000000000C0580000F3F307070001000000),
    .INIT_60(256'h00000000000000000000000000000000000000000000000000000000C0000004),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_13 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_13_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_13_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_13_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_13_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [27:26]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_13_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_13_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_13_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_13_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_13_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_13_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_13_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_14" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h080010C0550050400018A0CCC062950340200CC32E05500C70148010955F3F04),
    .INIT_01(256'h000000004033000C3000000C30000000000000408800C0C0003300C200403300),
    .INIT_02(256'h0000000000CC2080008010600C3000000C3000000000CC000030C0000030C000),
    .INIT_03(256'h00CC0030C0000030C0000000000001022001034003000000000300C3000000C3),
    .INIT_04(256'h0000CC0080008010600C3000000C3000000000CC00C3000000C3000000000001),
    .INIT_05(256'h3C0000000004000000041A210A448C030003000000000300C3000000C3000000),
    .INIT_06(256'h00140000800008000000033C000000000000000300004080000000C008FC000C),
    .INIT_07(256'h0000000030303000C08A986200304FE00000000CC40F00CCC0F70C40C0330000),
    .INIT_08(256'h4050000330210E003C0CC30B070C10C0C0C0C0800F0C0B053007010000C00C08),
    .INIT_09(256'h300C0910C148132C005211300B0445420011350510000511808004104C007800),
    .INIT_0A(256'hDA170458000B4CD800C71C700001D1C30040E144C0E140180500504300004C53),
    .INIT_0B(256'h50C0474000004300080188400A200055540000000804101000C130304D0741C4),
    .INIT_0C(256'h72838007C0400100404327070838036008C0E014C143011D0000010C00802170),
    .INIT_0D(256'h2509C040217103CE801713010002001780782AAA000100034D0C408040000003),
    .INIT_0E(256'h40140120209000050281250100D0CF32110040F0C1F271180055E541141CA429),
    .INIT_0F(256'h3800440540002140C0040800417310433D0869030202000F00B03C4020020801),
    .INIT_10(256'h060040C1206055D1030C3330A04A38084870CCB0A21E3807DC299B4D5D370E10),
    .INIT_11(256'h4E00001818000327FE00439054B802403018D208D1004566C800400090600443),
    .INIT_12(256'h5704011800142800090300001000000C000000400002C12B512000081000204E),
    .INIT_13(256'h22F030B00C3031030C00330C3CC4C3000C304C00F3D001003401009800400811),
    .INIT_14(256'h00C0107000803000800094000C2820144558000015C00A8C0C280002A8045438),
    .INIT_15(256'h00000100620010452000C1412001C031C00020030C48134500C0C01535C000CC),
    .INIT_16(256'h18000051004010100412030B4C003005204180018057CD4041F3501511540550),
    .INIT_17(256'h20000000249E24AE4C8A23026020010000304100040000000708CE6021000010),
    .INIT_18(256'h0400441008001100401C400A6CC0715C0500847DA0801201020C0400D0001180),
    .INIT_19(256'h0040441000CF500CC00803100100570080A0003C40CC8040020C4341CC110403),
    .INIT_1A(256'h00AC1D800460CC30301308214D0B2E800A020000400130444400F400008040E3),
    .INIT_1B(256'h2A0C01C43200208C29100000008104915400C0000CC03040800000004D000000),
    .INIT_1C(256'h0800000100000000011404001001133C2088104572808313CCB30B2C63C34A81),
    .INIT_1D(256'h0C3C02DC00090C0400830B0000200A2440000904850150C07000CA40000203CC),
    .INIT_1E(256'h324C630051700000338C201100002E0000000300000020888C010A000000024C),
    .INIT_1F(256'h040D031954C0055CCD0C00000001400E057B0800C308205104005030028A3030),
    .INIT_20(256'h00044000000000030B000000020C8300111111200A320BC000C282403C000013),
    .INIT_21(256'h010010000050CC0300430C4C010C313A05A2820008304943000000000400034A),
    .INIT_22(256'h0800000000CE00302004400000000000000010000000404503010196F6730003),
    .INIT_23(256'h41808C528703D0130400310180059003101004C0C86000D005080A0000000050),
    .INIT_24(256'h0176CC00C80C0F730C0088088C01C4F30080300CC0004150000C00D0300040C0),
    .INIT_25(256'hC40C03301681414000C304040301C20040102C0393000800400101C017B080C4),
    .INIT_26(256'h05F05F3C148420C0C2C10FC5000200008000000008040C00CC00C00C81FCF001),
    .INIT_27(256'h000000000033014000440000330480C200001400000180484000C4CC3800030C),
    .INIT_28(256'h0170430088C10181042C0001CE003006300D000000000200184C800201080800),
    .INIT_29(256'h0C030032038CC30008007080C0C04AC0005020E10705C0047000C1B000080802),
    .INIT_2A(256'h41A1F2201A080688004200C880301680404206445310C00582131117C0413180),
    .INIT_2B(256'h34330000A100030010CCDC3771013104002859C0415C45900000573117110080),
    .INIT_2C(256'h032C00000CB000C800078615605159CAA430150038C0300012CC400301A01000),
    .INIT_2D(256'h26302401300031020CF0158C00080384100C0080080A0F082000DE6800800040),
    .INIT_2E(256'h040005037CC176180511004410401E0700040480060E00100F40040071403F40),
    .INIT_2F(256'h4C4011C050801F40D0C0038020800C370003CC0048733700000A050004008820),
    .INIT_30(256'h0201109C3102028478000C01304100C004C0301A690000EC004480004000C0C0),
    .INIT_31(256'h1000FC30000C0003002C4000010830001508000C201001070C3CC03C080C7100),
    .INIT_32(256'h44C20C4010E00000023320020018000300030600011C8040800001C100700000),
    .INIT_33(256'h0020C00A0E08C43000000401CC8004C300041080483F8000C0C0C054C1110333),
    .INIT_34(256'h8004000340600000C400001F000201080318C4001243127931027042740C8000),
    .INIT_35(256'h00000005445C80000000000000C760DC40000D40000514C200D00C833C000020),
    .INIT_36(256'h00000C000020042B3495430092AAC920CA10001C020010E03503C9F954031101),
    .INIT_37(256'h00F30F8C111574000240400000044C4054A01543C31D04234400200000002000),
    .INIT_38(256'h0324080C030102015800017C08003001820000000020004000A0030534048A20),
    .INIT_39(256'h500CF3CC2120E000B08550001004055320C2000A0100190833CC0003C0813A00),
    .INIT_3A(256'h000000000003800000103011410304182000000002038C3126090803003001C0),
    .INIT_3B(256'h40008404000000D0030081443FC44021402100104108007801F731055C011000),
    .INIT_3C(256'h008200320800002000231C3CF00940608713C0000000263B2C0080000FC330C6),
    .INIT_3D(256'h300C006000C00C0010008208C4944C10170200010004060001F1820804904100),
    .INIT_3E(256'h04044121003804103208000800139888720004C235007441003000CD4900340C),
    .INIT_3F(256'h404507000180401112F020572A06308C2000C0A8A0828C00001100058000C11C),
    .INIT_40(256'h03041403800303133042520050100000034880C0095405540340010100C00200),
    .INIT_41(256'h084208C0430C6049085885889620060628C62023C8040A200A0000002A834C01),
    .INIT_42(256'hA0BC4C8C9C3C001C050035535E0A2340815701C1000030270088C54001C30001),
    .INIT_43(256'h9402000000207C03C005010055000833F000033000CD00D30CC007223AAB2C2A),
    .INIT_44(256'h03200C0005990108200308B8440C2C10CC00130204138004010011A010013803),
    .INIT_45(256'hE03134F80170210600503C02D0040000080C200C2030B00300414EC040C88C40),
    .INIT_46(256'h300F8040B00F0102C0DC800813F0103EC400010001000080C0002C22B038430C),
    .INIT_47(256'h00C100D040500C2441010400D0040000013000040603C03E0405000B0403F004),
    .INIT_48(256'hE23CCCC0004CE37000202B7001D30072A210003C4002B07003A8FB700004D01D),
    .INIT_49(256'h00C004A80601C0001651036515B2D40DF00004240414002000B071DC300080C0),
    .INIT_4A(256'h400058C3081040F00000432241E3844008C0A39E38DC0D46002080003AC71080),
    .INIT_4B(256'h2C104422510A010C15DD024040084C0001018B0030FC000150020028032C1C00),
    .INIT_4C(256'h4C50310003700C73100800170030C5C28032800C0200110044014420C00A4431),
    .INIT_4D(256'h34330000CC1431C3000001004043422080020032493000C000E3000023000100),
    .INIT_4E(256'hC31EC0080184C770400007132B400404000830441200240DD700C080C00024C0),
    .INIT_4F(256'h070C0CF060B034C0FE0020C2A340D213630A0020404E6020CA684A000C030830),
    .INIT_50(256'h01440000011000C02010390C0F0E00302024A3C00004020000240980000A0481),
    .INIT_51(256'h0000B020B0603170330041000840804C0063100C000001D01C8028103C330004),
    .INIT_52(256'h000010020008C18300C1333E44CC30021043F00804C3000B20003010020070EB),
    .INIT_53(256'h2028C100B30312230C0840088621C0070090DCC03042710C00100210CC000104),
    .INIT_54(256'hD020000C330EC007084CC0AA0382C31F0C02B3E0B0C0C0420C00801C3082B530),
    .INIT_55(256'h0000010000002210003000C310300C00C7C8008333C04000020008100C1C0014),
    .INIT_56(256'h70000FE0C4C1341001800028070000A230A00820C499CC0B3830401C40050031),
    .INIT_57(256'hB009D800010004031700C0C7330C323100C832A84003340440A0010080CC1A21),
    .INIT_58(256'hC0CB330C303C80C334C143100000C8400C4073704011C27290C7170EA140C034),
    .INIT_59(256'h5CF001D0C0000009100000000310150001054CC8000C0F3C020000DE0006C240),
    .INIT_5A(256'h002030408033A030E03703C48573233000B5140000E2308C8587028FB44F3000),
    .INIT_5B(256'h000000000000000000000000000C14004001000020040000014202CA0063C0E8),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'hAAFAFFFC00028B0000000000000000000000000000000000000F80CC30000000),
    .INIT_5E(256'h0000001C000D222002000BAE333AA2EA0000000000000AAA2AAE0AAAE32A8BA0),
    .INIT_5F(256'h00000000000000008F00022002A00000000000C0A80000F3F33A3A000EC00000),
    .INIT_60(256'h00000000000000200000000000000000000000000000000000000000C0000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_14 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_14_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_14_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_14_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_14_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [29:28]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_14_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_14_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_14_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_14_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_14_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_14_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_14_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_15" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h084000C15555A4003400A28632003FFD5B481E00C2BFFFFC8000202800203006),
    .INIT_01(256'h000440000033000C3000004C30000000004000008005D0D5003300C200007301),
    .INIT_02(256'h0000000000CC30C1008000310C3000004C3000000000CC054030C0000130C000),
    .INIT_03(256'h00CC0030C0000130C00000000100000200030FC003300000001300C3000004C3),
    .INIT_04(256'h0000CC00C1008000310C3000004C3000000000CC00C3000004C3000000110000),
    .INIT_05(256'h7C00000000040000000C0890CA8E8C0FC003300000001300C3000004C3000000),
    .INIT_06(256'h00000000080000000000033C000000100000000382000000000000C000FC000C),
    .INIT_07(256'h0000000030303004C0CCC03000300FF00000000CC00F00CCC0F30C00C0330000),
    .INIT_08(256'h2E18000370330F003C0DC303030C70C0C0C0C0000F4D03003003004C00D40C00),
    .INIT_09(256'h8BF90F44C04558931087FF926CB08A88C4632009010E122A05EF8A4477081460),
    .INIT_0A(256'hD157655E2821FF8C0229B2F0953CABE65658328422328EC54A088094BF958220),
    .INIT_0B(256'hAA06FD78B49D8B85640A21BBE9550882A01000180C37EAC0022286D1AEAF8328),
    .INIT_0C(256'h95B1796447072C450661952898B52ABA9806D956C6AC1BF5E2D2762E1640994B),
    .INIT_0D(256'h717596A4557A171EAA17A76E9D9B76FD5DA5400000034CFEDE828155902F7FA5),
    .INIT_0E(256'h55544EA0A26045165DC9C3FFC84105E586231D4A3059208C64FC563620B62B6E),
    .INIT_0F(256'hA04120601C545159197919451BE41A8009B4B612135E000E107D6DA0301C0209),
    .INIT_10(256'h100590418682FF785E38E22232A73C0E10208E8A1B88E223CADD0F6DACF20308),
    .INIT_11(256'h6D151BC561D92A86DC54E71E914D592BE061EDCDD06E5556526D7651A230D987),
    .INIT_12(256'hFD0004EC2025B40A9C941465427D11F32B91572845853F54FF9154E184A3861C),
    .INIT_13(256'h37A07058AC594E0B0C14350672D0C3050A82BE682280AA82002806A8040012BF),
    .INIT_14(256'h52FA07295E8D295E8D01E4B4FAA7A9FFE556CA27BF4049C99C25490A9FA5556C),
    .INIT_15(256'h56519E9199955E54FAFF98DB601C806F806455186C5892857FA0A9564580BFA0),
    .INIT_16(256'hC5965498610682902F30FEB60A45BEDB1E8BBEFC6EFDE81964F7A09189556FF9),
    .INIT_17(256'h142A370F8C3598751310CCE62E61E864786B0F94512028C07015FED3886000C8),
    .INIT_18(256'hDA070AE815502689A7C848B8820083C2552A6FE391E2A9FF8D140E2901CA6465),
    .INIT_19(256'h225D2422D9EA900CC25CBE9C0425572463600AA8800CAD6A01B327C766BFAE50),
    .INIT_1A(256'h1500306560B40C3C37F7183803852F500521000143FC83B3B010AE5454D7060B),
    .INIT_1B(256'h80281B66F2241210658111111506A49FFEA6D9A288902A05554288095C811111),
    .INIT_1C(256'h14044456A88888880C267594873835ED83ED6255581909A25AF20F4D47E7081E),
    .INIT_1D(256'h0C2E08B8019B2E4C8214232428B782A6C3CBD06D6557FF46544B915140033DBC),
    .INIT_1E(256'h2A68796AFFEAA220FA8BE0BB8CCF36A0208255AA9A84214E643C624008220E42),
    .INIT_1F(256'h5A0C827555559FF4AE240082140E872995691B884688900961915D32042EB9BA),
    .INIT_20(256'h002CC1114008229519001040521E1438400000380FB3DEE5C487F7F926885863),
    .INIT_21(256'h485250992711FD2A81CB2DBA072CB4F6554B24109133F96E08111111501C4200),
    .INIT_22(256'h1C088888800B80549026668080A2080401A50111331F2DA477BC1400000B0497),
    .INIT_23(256'h40C58E5C0A94656BB047FC4507C424134E5BC862C4F220B5846C1C8111111500),
    .INIT_24(256'hFFE8DC95EE5FBBF34D0EA65CDEBCE273B265780CC001E8E600DEEF900650A1D9),
    .INIT_25(256'hE49876ABCB8AA2A025D51F60137BD751F0447F7E82812131040285D957C618E7),
    .INIT_26(256'h15F8AF7EE956D3E2E3CFE79ABE553BC68662200E4AB09CD1DFE5835EACEABBD8),
    .INIT_27(256'h48888880E073AFE042EC911577B155C35333E670EABC56A0A220CE8C786AFE2D),
    .INIT_28(256'h3FEBA765F8F9BC5BF10FB955DC04727DBC8C1111115923BEC56C0433140C3E60),
    .INIT_29(256'h4D960A7D57CDFE2956AF3DE0A1E3DFDE954EAFD5F395EF8673A9F1F720F48FFA),
    .INIT_2A(256'h0362E3B0360C0D8CE09844F0807656A1880DA2BE7E13F09509A379BDA436BCE2),
    .INIT_2B(256'hCA7840940A9549FF89A0A0288602220E20B6660B223D856081688DFA8B3AA56B),
    .INIT_2C(256'hCF36BD15BCDAF4EC30896555586FF75992B48E57A48E306138E98A574204A063),
    .INIT_2D(256'hCD3E4E97892E09BF8EF2D58C644D6366C6DA4DB23C991B60F212A80A05000794),
    .INIT_2E(256'h52ABF226EA293406554BA66FFAE56F17569A6FE2F14D4973BA475FE701124C49),
    .INIT_2F(256'h2F23CBA6D323CF29EAEA5659B12BF82BB1678EC150B9A3B0A64B988A5E9AED55),
    .INIT_30(256'h6B806CDDC9A9FE5F3E407FB9B8AD85053F7D36B0B116BE8894D23F1DFB8516F1),
    .INIT_31(256'hA0027DB0036CB7FB114EC801BC797AA955EEA62E7A5EBFAE8EA8C06C155E6A24),
    .INIT_32(256'hD5D79EC6D2F021700E7B554E6FC58903EE675154CE9EE828200C0ADA02B680AD),
    .INIT_33(256'h0E2CE3FD5965F9EE19335C8CE8400BEBC22554C0AEB58023D9CEFEFE87A6DA29),
    .INIT_34(256'hD1123BE70E554BF26435BBCBA90F1456549826FF914A350185E940E7C6ED550E),
    .INIT_35(256'h333333F30E3AA222222000300097A8DD40310DA82AFFFFC758D7466A2D1480F4),
    .INIT_36(256'h888808A810F01253173FFD2BF308EDE6EAA0405C0F1643E32B239FF555534304),
    .INIT_37(256'hA0BB4E2B35B2D0CCFC0842220412750344C65557970836136C83303C88CFF488),
    .INIT_38(256'h0288006D431283A55C445FDE5E00FEC45D488888807FB80838A80A900A42BAB1),
    .INIT_39(256'hDBAEF7EB83B15044F165517E45EFAFF615C3638F83EC4EAEBBDE800B41F22F11),
    .INIT_3A(256'hF0020A400037C00000103EBFCB976AC59488888807F82CE49F5FADC7656EC4E0),
    .INIT_3B(256'h57F0ED28580802CD813AFBFFDED18944A2BF00A8968E7F3C05EEE3955E0B30CC),
    .INIT_3C(256'h20EFFEE15C00083EFBAA3838B8408538D34360444445737FBF8098440FB3309D),
    .INIT_3D(256'h600C8F059796FAC0C01407583D7D8A983F83A257A19EF1BABCE5570DA6F4998A),
    .INIT_3E(256'hA284E522022EAFF392A8895AF20F5FC1EB881D937712D22B01B804016DE57835),
    .INIT_3F(256'hC0E7F35045CEE5B1C7F115577F07908C7803C1F9F4E3E3008099A2242C011289),
    .INIT_40(256'h148F2003C49B867769A3668110B81040176CAAC565555FFFCD52573F69B10505),
    .INIT_41(256'hA422CDC5048930DE8D4CD4CDD335C3933C933513AA0A0E800B1800006AA2ED04),
    .INIT_42(256'h047C200005011020510145501F4463693FFDE0D6854E824A21C8F50003CAC4E1),
    .INIT_43(256'h4202406C4095DE97FF2DEC9555000A32B0604BE42A0E40194104088820032C40),
    .INIT_44(256'h558606FE9EE50C68661555D725A1A6E610FC4596F9615F9602A0F300075F5506),
    .INIT_45(256'h720338AD95733C787FF96919E255D1FA19E167B1678597C0756ECA56B86CC6E9),
    .INIT_46(256'h4E8C97250E8D3C943AF23E594325C44FF04B9C139C96E5DED9583E441018030E),
    .INIT_47(256'h19C906A890A19C8D4DDDE859E255D1F9547038A7F15BC4DDA7F11177B05772F0),
    .INIT_48(256'h5A3783F0508058A40A8F338C094408A8222028B3067330A0216857350A578A26),
    .INIT_49(256'h43C68000870184505552E1142A74FC66B91378904C9A407709361CC28658F908),
    .INIT_4A(256'h22555B6022BFEB7194AFB03A2860D04461161B4F78869FD525E2024A745AA266),
    .INIT_4B(256'h1040595554896410BFA41411150316F9D80924B5CBBE126C648499401832C0AA),
    .INIT_4C(256'h1212F303156A9FF3B85BD25481A96F5C120159EAC95493B391E059570BF567AB),
    .INIT_4D(256'h716B22262DC95CDB6C0C946F3BBA0FF63F6C95430980C64BFEA209333497116E),
    .INIT_4E(256'h882EC00C5E2FEC8480001697B9003FEE0640F126E54E10AC8814A50C7E7F9698),
    .INIT_4F(256'h202F92CB15BCF02FAA95C1C38B6EF01BEAB065BADF1A2953D2291B1AFA533CE1),
    .INIT_50(256'hAAE680002232FF65118B8810EDFDA934196EF73BE5C34E503E4E7503B3203070),
    .INIT_51(256'hC245B1031A21EC316B028C1CA4EDE23AE487C0D82A5601DFD8554822E3A8000E),
    .INIT_52(256'hA81F5212F1CDFC5480601B2C0E6C280039E3E95C60D3110D7BF93F7A3F8228FD),
    .INIT_53(256'hE52B2C459285C547E2F425464BA86FF345B845E40F04CC4C5F7A3F628E8C0A31),
    .INIT_54(256'hF879B81AAB14C261E83A2518A587ADCE9B3AD521EBD9FD49504FEA0A3083F65F),
    .INIT_55(256'h8BE2F84289C2E311222205AF844A8E3173EB21B0AAE0267C02F467880907EC81),
    .INIT_56(256'h50AEFBF605E432C4A2A52A837A5C6BE3327CA610CEBAA25BBCF4A387052452FA),
    .INIT_57(256'hB0D2188407C09228FD6508A7B5FA4BCC6E054BF82FDA935890E0C699CA0C5A11),
    .INIT_58(256'h0D698832435A91474FC9EE595440F62BF9658BF1409CC4881B33549C02C0C809),
    .INIT_59(256'hFAB926B40300155960602400089555156BFFD4D54C0A8F3A06F27F840D67C701),
    .INIT_5A(256'h6661CB3E0E4B0D8BAE9AAA2A554BB0B0096FF2C928B8300D5523440FFC5FF167),
    .INIT_5B(256'h0280A0280A02800000000000000E0236000880A01022020953C60EAFBEC2CAC3),
    .INIT_5C(256'hA000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h545555510001418080000000000000000000000000000000000F68CC2000A000),
    .INIT_5E(256'h0000001400050010010001151105505500000000000004540555055541154140),
    .INIT_5F(256'h00000000000000004500011001500000000000C0540000F3F305050001400000),
    .INIT_60(256'h00000000000000300802A8200AA028AA0A0280A0280A0280A00A802AC2A88000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_15 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_15_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_15_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_15_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_15_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [31:30]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_15_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_15_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_15_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_15_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_15_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_15_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_15_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h37DD5B2B777458D24280289FC0D3294845C0BFE71D43EF5973508861A03FCB55),
    .INIT_01(256'h575EDCF56E6679D69E77D7F69ED775DFFEF4F56E795F7E7FE5667B4DF56FE67B),
    .INIT_02(256'hE75FD77FFF99E79B737D5BAF769E77D7F69E75FD7FDF99EFFB5A79DF5FDA7B77),
    .INIT_03(256'hB999E75A79DF5FDA7B5DD77FFBD3D5B9E556599FDDEB7B7FF5FDF769E77D7F69),
    .INIT_04(256'h7FFF99E79B737D5BAF769E77D7F69E75FD7FDF99ED69E77D7F69EDDD5D7B73D5),
    .INIT_05(256'hE0DE640000000AAAAAA2F16267054E599FDDEB7B7FF5FDF769E77D7F69E75FD7),
    .INIT_06(256'h556A56498555790AAAAAA9A95ED755764022A95DE79A79AAA9556A64499949A6),
    .INIT_07(256'h644000001929663D7899966598D796A569526AA9999A5996969AF9A592599555),
    .INIT_08(256'h5322A609E4667A93595996664659E5959561596556596646695A96D9555E1596),
    .INIT_09(256'hAC8A3BFDAA822E3A088E9297BA822D03F78A5782C7A5C20C9FA800E094295151),
    .INIT_0A(256'hCFDA4B8D9CCC27D53EA9A3A41C20BA74B8F883C9A283B28DE1A9E93EC80BAB6A),
    .INIT_0B(256'h4E6E08B21E495AEFF5002EE8207690825A79594232B0B2C93E890CC794FDD61D),
    .INIT_0C(256'h50F98216900D48082149C0E34091322040F640282DB93822C879256BBF5039DE),
    .INIT_0D(256'h020A0A831DCE62443A5486CA9981390807940001AAA65150402050371AE36022),
    .INIT_0E(256'h22363519038A9007546A2A92022E325CC19A917301644611AF331EBEF4241B19),
    .INIT_0F(256'h8AEA927A89E18DAD03304D2440D0C2540A16B7418DC0592983D748722200EB22),
    .INIT_10(256'h36720002DC0142E0518639A4250D59980E09604062002A530F40CCF3F0C18E6E),
    .INIT_11(256'hE80F42826448A19FD1647F7234219A422225A433CD0288E99500004918D06A1C),
    .INIT_12(256'h58A3BB3C0FE0FB00311E9574EA609E1A2C3866A20910890F3F8D9E018E08063D),
    .INIT_13(256'h263614F576F8FB6D94E26F8BDA77253496AB49698822A849AAA2142126854E82),
    .INIT_14(256'hA0B0080FD05F0FD05D16E1880310183FEBA8906BA62F6638E3912E657829DDF9),
    .INIT_15(256'h28F1960A0E76AE40AC90289264202039104C3792F2A9822288201F8860900013),
    .INIT_16(256'hA038DE903384AC37A831209A0062C1A1AB186E08EC33CA7BE1A597260A20E4B2),
    .INIT_17(256'hA3027C58987752500CBA2202E0EE904303A3012CFC3669108E4B1A440036600D),
    .INIT_18(256'h5128384490ED97146085964F1BFFA42C77A494F30003F3831BC247B3000CC063),
    .INIT_19(256'h064A0390F4642E8FC07020F6AC8762927008BCDF40E4C1E3223E88589F52ECBC),
    .INIT_1A(256'h04151A48B33E391A5EA20C2E268C0922A6215E08C120561E90A4F4C1DE1805FB),
    .INIT_1B(256'h068A719DD1B61A8652DD95D9100AC0558EFBB72C328604502224982CC1DD95D9),
    .INIT_1C(256'hF0D7641D468088080D8C5729D44CEA091941D209E85186C54CE0CFABAF841848),
    .INIT_1D(256'h0B3390AF692672C90A818C0050EA41DF5E414668E275482D3F10A2E19AA8A21B),
    .INIT_1E(256'h2DF9C33A04C0002047429A22764513A6681216303B6AA80760220DE99A020128),
    .INIT_1F(256'h1A09830DDFF79420524E99A06502987988A64ACE960080A09869744B9670CBCB),
    .INIT_20(256'h42886D91E99A02B041AAB6C1124A0129222222284BB32B03999ACAC44A26FED2),
    .INIT_21(256'h4CEB69178A8E202F08982A6C2260A5A5369CF143C40426BC4DD95D90494C1479),
    .INIT_22(256'h10680880808222024A846D9988020801850BDD95D9040246AD6802AC00AA412E),
    .INIT_23(256'h0F3431A2B027948622396803A05EB34EA040137B54A02060EC8918DD95D90439),
    .INIT_24(256'h42E1581B007802E609F107A93C2A8FCC2492CA8BA0F58C80013C1070EB7AC30F),
    .INIT_25(256'h31395A688431493D893A8EB63C69A628EAE25A42DB4BC998508BA30E3C10433A),
    .INIT_26(256'h36A25AE8D48B0B3BB720A4A52074620B976020800A21B159BA0B9008A079C643),
    .INIT_27(256'h28088080124B92E5A886D9106A24DB13DD91C4028A888B8260208135E2080051),
    .INIT_28(256'h42F48836028F84E6A07811DEA291BE819A2DD95D9050869088B98D9F6C9D30D2),
    .INIT_29(256'h202E602A420AA0209082088791B154A91E0A088E0D09822882C8A72E2A48A420),
    .INIT_2A(256'h6508822A500A943A320002406A82300E001802632C278A089C19A60A0D982B84),
    .INIT_2B(256'h6A62E5B423E86D432DDFEB0F0CFD3EC066303E913C2FF8CE1B2F008007620902),
    .INIT_2C(256'hB4D4F60597529A9001E6322227D41204701118A43CC0441411404081EF3018D1),
    .INIT_2D(256'hD46217DA64004E217357001218010E9EB8532443800C76465957AF32282A2467),
    .INIT_2E(256'hC1E9251A6699E00A370A08E539C25A0419D10F00224BA524041D8D22C000E53E),
    .INIT_2F(256'hA688B90B268A1FE69B2CDE0EC1B88C062B76580982628602214280AD40C1831D),
    .INIT_30(256'hE17405186CEC22EB44E81B82EB021286A215A28A402420291B802076A80A188A),
    .INIT_31(256'h4088FF5422D5F48882DAB6E08B98A6F1D888B7B76AEF109C184238598888A192),
    .INIT_32(256'h139E88A7235AB675018A2220E8898D829204A22ED938AD89898627360AFD92FF),
    .INIT_33(256'h0C06A088EB89B8109500598B3BE8BF86A60A3EE89A94826387809CAC301D049C),
    .INIT_34(256'hD278320F033225579E97A2B201875C05E0403E803BAA989550FF82C22C30DEA9),
    .INIT_35(256'hD85D906006AC0A0220202224880C03F435043EA8BEE499B043D8099B5C2299BC),
    .INIT_36(256'h88080A808EA03ECFC0A522B12B33DFDB784AA6F601D2C3192C623C8DDD8E8958),
    .INIT_37(256'h90CA18B87B021764412C5A0204946C4A481222223AAA810F163035E482516680),
    .INIT_38(256'h8220C0600243804DA76442047AAABCA03BA808808068400E415E9D01760283E8),
    .INIT_39(256'h9289259A55C04660D437A962E588926F08B0AA200A2A3A09218F5523408D39D9),
    .INIT_3A(256'h7A668260AA1CE2AAB734B384772C9803BA8088080287EC91DA7ABB928720ABA8),
    .INIT_3B(256'h23A68C46E92548376C2A260155B341ECAAA4A610E2DBE1D1524128888DA21B64),
    .INIT_3C(256'h701F8A309000612228A8EC29212A24E38CD2B765764131C73F1287640C2624C2),
    .INIT_3D(256'h31974204F0AA8D0FC8C33E01A4F8490832C0261E02CA238BC17026C38CE1B318),
    .INIT_3E(256'h1A628F0C20AFB125562AC1CA07B268059C5DD0B0740A91240EFE67750806EE7B),
    .INIT_3F(256'h7816A4C0BAA8805ABA6437622F8EC41AE969E7E7228580496A337B40C0292A29),
    .INIT_40(256'h834A2092903F0F16218A22077D1BD2408768BAEECDDDCA5215A4AEAAEB843253),
    .INIT_41(256'hB1839BE36340889A1B29929B8A618B8A694A61E5C0AA0A288AA2660203A09A5C),
    .INIT_42(256'h07F4A8083CD7FABF5B0DF4ED8D3103A1A5208D8929237871A601EAEAAA959386),
    .INIT_43(256'h382A06EF60840230157B9A8889AAA8C16A92A6A3EFEBBF7F377EAE2040081A00),
    .INIT_44(256'h8C0326A0899720462FC1CA50336107CDCD776121D045080BA4E0EC2242308D15),
    .INIT_45(256'h58DE21241DDA0AA154B1642FA470E00201DC07DC057014B310BCF057100FAB51),
    .INIT_46(256'hF53BAA44B5322B12D7EC0082CEEA9299A2111081101548A355111B0302C7C598),
    .INIT_47(256'hB730CB4014CB7312405686ADA470E003614DE880A22EB53880A4797E2086EE21),
    .INIT_48(256'h50C86FBBF0574FB40F23DFFC2C4BAEE0CBF8C0EC057DFEBEFDE21C20310F30BC),
    .INIT_49(256'hB490000AD8E92C50F37806AA95E92239A478A02AEDF8E4089C60230C450383EF),
    .INIT_4A(256'h7C888B176B85B8691E58976028D38E4A35403D124657D23836B0E1C3DD79D2B7),
    .INIT_4B(256'h8DD16763704A329DA38021140C40488340A81F0570E8790895215229666E8EAB),
    .INIT_4C(256'hCC925DE3109B9F19EA892423781CCA003EB6C6975322285950166765D08B1A5D),
    .INIT_4D(256'h405DCECBEA95230C06952D1AC5C711C4C5182277A26A543A42292EA1A3239A2B),
    .INIT_4E(256'hCB83AA86545747B5652A29760000A5BD04D94A37C0A0D7F7DD547AA48054C8F0),
    .INIT_4F(256'hBB903DB808A140C0800717A8334DF08615CC0549883B12970EC746010E4A39D4),
    .INIT_50(256'h43AB1AAADA354888F410807D9209E755522A26F8090A90E91D643F50B7402384),
    .INIT_51(256'h904CA18820C612C41E98887ADE54C0070E1E8A5CA86DEB8A0022C8A75C1FAA98),
    .INIT_52(256'hA8715AF458E5A8DFAA792F3099BC1E8662BD1E260F7CB27D288FC10AC5405E5C),
    .INIT_53(256'h0C29EB18A62202268E201FD67E00F62608AF35613822B0F101AAC54167CA6220),
    .INIT_54(256'hA1C204971EC3C0020AD7C88C62617291FA8210E95C1F00237D91601798A4C120),
    .INIT_55(256'h2E022E1C06030B8B7FB02574B1F259888F0A00831DA01A568152841A44021001),
    .INIT_56(256'h0AF302B6B78C710D0C5085057F16120057E000188C897C8A6C6000080AB8E340),
    .INIT_57(256'hEA3CE67EAD80F0B72207DEB6D088F273054DF0839150793F1D8A48046E97C0F8),
    .INIT_58(256'hD880334C36209820BA0580F08FEA9BAC80CBE45F7A8923E0EEC4DB93BFD0AC34),
    .INIT_59(256'h38CA6A18D9D59698428A5CAA9782278CB692908DE6284A281C5A48C2A47FA3AC),
    .INIT_5A(256'h4B29381420FC163828296DC07634B365AD190D63175040488B3E5004C2C909A6),
    .INIT_5B(256'h3212477134EA3A21101080CB702115007C017CAFD005F0018190917681042F04),
    .INIT_5C(256'hE7333333333333333333333333333333333333331B3332EF3333333333333333),
    .INIT_5D(256'hAEAAAEE1178ECF7540000000000000000000000000000000144098FF20011430),
    .INIT_5E(256'hCEA4A81C71CAAAB86900CAAD222A8AB926515555555FBBEE2ABDAABE92FAEAEA),
    .INIT_5F(256'h00000C375255755E8B59A22A7AB4C3D54BA0D707ACC8BC0707E2E28B78F05D3F),
    .INIT_60(256'h0000000000000015EA0AA81C2FF028080F028050000A014003028C1003FE6084),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_2 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_2_DOADO_UNCONNECTED [31:2],out[0],\imem_rom.rdata_reg [4]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h28A2A687EBE8204B1101241E504115520A105EDB2C040510B1648051003505AA),
    .INIT_01(256'h8229AAAA999B8609618A80A149A8202229A28A99A602A980981B84800A989B84),
    .INIT_02(256'h10080028284C90C62AA8065AA969A8A8A969AA200A086E92A425862A02852682),
    .INIT_03(256'h666E1825862A0A8526A88088A68A2A66980924E002B6840080A222149202A014),
    .INIT_04(256'h28284C90C62AA8065AA969A8AAA969AAA00A086E909618A80A149A0A02A6AAAA),
    .INIT_05(256'h3A891288888200000008DCB18A0A6524E202B6840080A2021492028014100002),
    .INIT_06(256'h221721246882A6200000007A292282290889C08A9860A2C0002080102EC8A401),
    .INIT_07(256'h9022222882BC9928A644419066884BD89C21955E4667A6C949E70472C9266208),
    .INIT_08(256'h8899012438918FE2848C411B898438606012A69801041B893C87C9AE20012A69),
    .INIT_09(256'h810251DAD1250848080C141A1E0802A074D6BC302A050E1000C109B8C23B2301),
    .INIT_0A(256'h22E39320680901CA8E2BA4B86A02D2B928E228802628902BC30A22A210148308),
    .INIT_0B(256'h204812E1596A0A9AB120A901222D2EC8C8828C0264015C628E37DD08090AAA6B),
    .INIT_0C(256'h20AC14A0C48B128C8A221229B2E826A3B26BA5072321404B8464A82A6B12B694),
    .INIT_0D(256'h6815A628BEACBF70C5220FB0A84BB942282A0000000A21D2E083CA2F310C404B),
    .INIT_0E(256'h05208A6FB8C5D30879438D5424987322A00003F6808A19AA4C40A8C06800020B),
    .INIT_0F(256'h419429E54EBA9E2C8020941D04624A822B85FFC100AEA61D0CFBAC398BCCCC94),
    .INIT_10(256'h976168A388E150BA382CA02832EFAE6E8886C8087FA1A7ABAB9EC514FAEB2CBF),
    .INIT_11(256'hE59F4425B2DF38CDE0D20831B0488E04283139536D0401F8C91A42CA0000370D),
    .INIT_12(256'h5A303F3A882EFE81506860A3E686184C096200D28062006C446B648AA4722A98),
    .INIT_13(256'h3721EBFEB9FD171E4289BC2E03AF9AA06D152C420013B8EC0563A4B89D620879),
    .INIT_14(256'h09F8A08888288888288BBEE21EE60340025EA41A04F0934EB84E881A0056BE8E),
    .INIT_15(256'h5629884090AD030000144224320298BCEA7AAF3C872CF37E100A3B532AC80404),
    .INIT_16(256'h31E4BCEA23A9312BBFF94287938550FC4E8C3852F540173752F8B2F3A0502500),
    .INIT_17(256'h340823A09C498290EDC277527598EA641633AC4FBFBBB8400CA463922AE09808),
    .INIT_18(256'hFFE08FBF85A22FEA2425D98EF42A8A3DFA5C15A5A3142AC263080A262269A2C7),
    .INIT_19(256'h11231809E2EDA82FC9AF46B40E1F80F1A11A2F02224ADA9EE364CEE830548520),
    .INIT_1A(256'h019401C17BAEEE0601AB8E0F01CE2CBB13DF8284A142077330624D8AA0A08026),
    .INIT_1B(256'h80FC3B4F1C71A4202AF3313101CEC28503CF333E48F92E560513209CBDF33131),
    .INIT_1C(256'h3487F4F801EEA4E28ECB2E44EB82B35E1512F043FC20F3E74CCACCCC0B386C00),
    .INIT_1D(256'hEF20C93F8263143C024869945884668EDAEAA302C5A15A8F4641C0DA0882052E),
    .INIT_1E(256'h38ECCC214500192223AEC83BF7FF93F232420810BF003288087DCEFC8C922BAC),
    .INIT_1F(256'h7AAE202EBFEA95027B1FC8C90F27C2874173CE49F350E0F234017258CF033009),
    .INIT_20(256'h8A0EF9BAFC8C92FA0908B8E0FB8E48BD199999BCACC96FA10CCB9BAA8F3D7FEB),
    .INIT_21(256'hC587326BD0E9910847CBF3211F17889C78C0203001C502244F331B92BA01BA75),
    .INIT_22(256'h0D9EEA4E28CBB838880EDBEAC2DA22804840F33131032F80E2001FB028FBA047),
    .INIT_23(256'h8F98200568438E9C08A1428AC1CD78AB3404817B26F922DA2ECE0CF331310132),
    .INIT_24(256'h54739E6002305343AEF82E6C3841EFCE3A25404F9880D8E8023114E8A605A86A),
    .INIT_25(256'h9A2CA3B0223286765163A3F93E3832AA39E02804F067C377006460692180009B),
    .INIT_26(256'h7839831EC24240703824007805A83D82CA7BAA620C0A23873052CA2EC1BC6A10),
    .INIT_27(256'h9EEA4E288112945820EF1308000EB01BB330C101EE1217E3D388C22881505057),
    .INIT_28(256'hC4401CADA02696D30A2E41BC2782BE2D836F3317517E6B15242CFD332E2288E9),
    .INIT_29(256'h3A4B1A4F0CA104016584E5EDFEB6001E6A0E516B8C411BDC53A83343A8D18BA8),
    .INIT_2A(256'h40080B720CAE010C28A0618200592003B0215B0946B0C940C1043A4018A943D0),
    .INIT_2B(256'h7183A800CF931D531CB2213C12030849097C1223A238000364EA8C2383339250),
    .INIT_2C(256'h481BA1A2E06E87C21A13590533E51C2235458C411AE3FC09154AE014E845B498),
    .INIT_2D(256'h084048A331FC6647FB2BCF1472384CCC306A8B8A3500EF8DC4828779904413A6),
    .INIT_2E(256'hC1814F294EF2C8247A03411549450FCCF62D509909C715090CAA50C0A8A0F88B),
    .INIT_2F(256'hE2F0001242F0330A42E8BD5900E104047A8F80A700C3842B0C0380961C01F8AB),
    .INIT_30(256'hB20FCA32AEA841C081AA0C14BF938022E0B73E821200444C6AC246A6818261C5),
    .INIT_31(256'hC828F7E208F8050FA0EEC91A80061007E0CF0738323217176DC3240E614EB46D),
    .INIT_32(256'hA9E380E809157C398CE4851F21240FCB4104485DDE01EEE0C240837C88CFE2C3),
    .INIT_33(256'h2EA1C106C679301E05009E2163C2A300E8912CC2CE80CAA90AC0D104424E2638),
    .INIT_34(256'h2B32244F2085B0EACE142403BD430C2E9B00D204663380C8800B606F8C5ABD0F),
    .INIT_35(256'hB99559770CD8051039209100440C01E840A23CEC4A17596E01D09443F200AA0C),
    .INIT_36(256'hA4E28DFA60E0B8EF70556B377171CC674E920985269EE03728EB72EEBE0CD52D),
    .INIT_37(256'h2044BCAC3C03BC4C239CA7922079010584910503845D6203A730BF064F4FBDEE),
    .INIT_38(256'h8BBCE04E03B30A9E1F7FC430FC88C806371EEA4E22806031028829811400DDD4),
    .INIT_39(256'h1B51C11731D221167A7A4430E9EC94419539839003006F2D0503CA2361C98313),
    .INIT_3A(256'h3F2324C2889DCA28ABB4CE85C4450CA371EEA4E2200098421CC391E30F3121F2),
    .INIT_3B(256'h02C9DBEC08A28813DF0C22E4F33163CFCA40A83E27C0077AA338AA017F23BC4C),
    .INIT_3C(256'h0884021974028A3048784E3E8603580307E3FCCC4C40BE5B3369CF7E26733809),
    .INIT_3D(256'h386020D220CC1A3FC42B3A3309A3CE288B8A6257E08E0BD0332250E7AF40FB4B),
    .INIT_3E(256'h2760CE8E21BA8BE9F3DEC3CC4A398F0F01AAAB78F80810280DC9022A400CE633),
    .INIT_3F(256'h06800D890A1CE8903409AF8C8B03CA213097080AC1E1162C183B73A9D1A32B9E),
    .INIT_40(256'h4A2C18632389D00034C84383F3B651D24741FF79EEBE8FFC2758147308D1832A),
    .INIT_41(256'hF2CA2FD39A2800FF4F32F12CC0B60B083C483BCA8206AF04487111A930C0C32E),
    .INIT_42(256'h2FFA4C0C1AA22572028BB9E2709047385541EECC1C84327A581208C003C10308),
    .INIT_43(256'h3227A030488318304EAD101417000EEAD89918BA8633E28AAA095EFA400E1400),
    .INIT_44(256'h2EAA92852CC283001C8865A4AB692BAE663E2140E8C2914200C8C8E982042A32),
    .INIT_45(256'hA500BA927E841E7155184830E8FB0102819E07DE0778A4E1A2FA6296900E8A96),
    .INIT_46(256'h9913C0191950006067BD450A78F038B108029202D2A210C50E363E27B847DA6C),
    .INIT_47(256'h62F8A03E8AA62F344A9FFC33E8FA0102CBC830B1085FAB50B10EA2D80834004A),
    .INIT_48(256'h88C1F0C4A8FC8EE28A0329C0989108E4CEB008B4891018E822A184B0522CC43A),
    .INIT_49(256'h004D033F4C942C020BA38F2848B6402C3AA6260CECD1AA116800010C080AD648),
    .INIT_4A(256'hD114085B0C4509F06981513120F9FF2C88888AC3C00884148D00FB4828A2A02A),
    .INIT_4B(256'hF44C767BAF832846058200607A878916C0CCB124717EA6C2D112C40603341F82),
    .INIT_4C(256'h34A64C9B01C2A324BFC93905A42810909B519D2AF85BF20515903230640760AB),
    .INIT_4D(256'h0BAA2E924CC4018220224200FBF025EC27820559937010A05020633333435402),
    .INIT_4E(256'h29290101040497164A843C7780898506A18CC0A3A880C82A4E1D08C806FC88E8),
    .INIT_4F(256'h2D61345094B4C2D0AA1F19013BAC1A20AA8EAAA0114F441B0FD383A918939C84),
    .INIT_50(256'h58EE6088A0995050900182A6E2140E26112DCCC0111084C29E8A0F0222000AE2),
    .INIT_51(256'hE0CCB11524CE2010ABA622ABFF31C8885A342016E8C294004205D2B18409002F),
    .INIT_52(256'hBEA0FFFF74CD82BD00A0BBB1CEDC814B39FC02590FF8712F400F000F01C8A20C),
    .INIT_53(256'h1A2CC3A0B310390884146B48BF80244C80BE2F8AB080D3D408AF01CAAA2E988A),
    .INIT_54(256'h3AA8182AE983E8004AC0C44A835AA8202F427257AA6F23FAF608F202A2E8EB04),
    .INIT_55(256'h00890B8A0FA24FE20AB882A43A93CD040E0A8883A8D4237549C1CE2EA004780D),
    .INIT_56(256'h053043FAB5D8FA3FF1A24A0C6E41018D20BBD630C8A80D0BCE00C00081F88207),
    .INIT_57(256'hC0BAC4815DA8020B431A4EB4611193121BEBDEE3C98FE85242D08C04922A10D4),
    .INIT_58(256'h6C8A19869A2084891FA8C6D16A15EB8D0B52C4A8A5828284E34DE1D3EB28C8B0),
    .INIT_59(256'h58500CA8613A38CFA1C58A5567150F442554DCEBCC9FAF3FCDD4100002BF886A),
    .INIT_5A(256'h52243090819432112F0C2142F81109C283A1444F265393EE43EFC33AE930A404),
    .INIT_5B(256'h12E9B95FEB12C403222CC188821330003803F4FF8000D026102846A217F0620E),
    .INIT_5C(256'h2911111111111111111111111111111111111111291112A91111111112111111),
    .INIT_5D(256'h5505044521A541B80000000000000000000000000000000000007CFC0001F810),
    .INIT_5E(256'h6450541659455514C02105551015411515555555555555541455155450550551),
    .INIT_5F(256'h000000210000300D05A50111D55AC24B7650020854CF940B0B151503C5400D55),
    .INIT_60(256'h0000000000000000EE03FC380AA028FF0501405014000000000FC00F02A8A000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_3 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_3_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [7:6]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7DAFFB04E7B830545700280A540380010AF14F9A08000010A2208C30009000A5),
    .INIT_01(256'hAADC6F7AAC88915CB0CEC3F61EFB7A93EC655A8A533A2C3AC2CCF1DF7FCDCEF1),
    .INIT_02(256'hE7DB83BEEB33C519FFDFF3877A2EBABFA61A69E2AF9B2AC57972C33B0BD87BE7),
    .INIT_03(256'h32224572C33B03D87BE1EB4FB1956A296CF0511FBFCA83E3A8BE67E3EFCFEF61),
    .INIT_04(256'hFFEB33C599FFDFF3877A2EBABCA61A6922BFDB22C5CB0CEC3F61EFDEA879BDEA),
    .INIT_05(256'h4BBC6C50FA5490888886C9B28F3A24519CFFEA83E3B8BE67E3EFCFEF61E7DB82),
    .INIT_06(256'h5A0852D31D047BB888A2210F7EF11AE8500E2163CF38FB20A9940844412D7884),
    .INIT_07(256'hC5543E901BE0427CAA0000C033FFBE052116CA0B03323B3C003AF00534FBBEB0),
    .INIT_08(256'hFD002CF14FC40A17C150146C9C628E18000602EE00514C9C215214318006602E),
    .INIT_09(256'h501B040F000E41E5072A09B060A2F3E1F602800300006941F6C15509350BF2D3),
    .INIT_0A(256'h0D43D50BE2008900F591445F416833D544597C054D7C38040316171C01510415),
    .INIT_0B(256'h4462A8F4574D70BA07040610409077050CF7D158960002B7D9965E4445F30D50),
    .INIT_0C(256'h5CF114F11611501E634BC04FD3FD70D3D03FC54D15519AA3D15D35C2E0701811),
    .INIT_0D(256'h7C90C57B243D7E74D4731155F53BF2A07D9F2A02222FB1D7C547D4504181294C),
    .INIT_0E(256'h4E412F319E30DD299494117FD501D0ABF1D4DED47B7574791E08011205840707),
    .INIT_0F(256'hFCEFAAA84A3D743C5330C09D52708DE01064337E690BFFD276BF04D5EC425055),
    .INIT_10(256'h7C697FC06046A8CFFF71E4670F7AFA2A84F25F0F48FDE7FFA640930CBAE95BAC),
    .INIT_11(256'h43505A04C7C246165501AA51655DC1527047446781657900282B374A81152EB7),
    .INIT_12(256'h004EA2E79540A1F579413F333CE431026943C4FD11892242010409FFF9B7FFF5),
    .INIT_13(256'h4472F0FCB3DF975C6BDAEF31A9631FB63D993098418454F09ABBCCCFEE33CA88),
    .INIT_14(256'h1D2C3A366F60366F60122F309DD7D6A85510390520F1DCBF4FBF035FF654E40F),
    .INIT_15(256'h4D7DF506C9907617D981465905884F115DD510D55891008001DD44A568166145),
    .INIT_16(256'h1951433F3CF9865C0830076CC524410093F3042001099C42CAA0F507F6420A96),
    .INIT_17(256'h01AD904993AEEF06DD01445305013FD29C49F14D0DF04303AD41344BFF3B9BF1),
    .INIT_18(256'hF68A1DDA1517BEB146042BC307FB3AC9902C60F9C595802930C2FF34877D1824),
    .INIT_19(256'h5444C19DECFDFEB3DD0927B12399101CFD37713FCF1E5FC6AC7021E460886547),
    .INIT_1A(256'h1556C43900FB17CDFF9D8BFA2C91DF80FCCFF6DD0AA8000227BE5130343A1477),
    .INIT_1B(256'h4D12432510B0B36A3DB2337751D0F8D0A40300131CBCECC0E46FFFDED5B23377),
    .INIT_1C(256'h00CCCC0154FAFFFEF10F7D5D3FE4085D1D95FD7804343084490C931D14935C07),
    .INIT_1D(256'hF169110AC3145A61256F174C59C69916FFBFD4A44E06AA0C1CD9C1441FA12467),
    .INIT_1E(256'h09515974A0403FFFB2FF1040CCC3F83CF3DF051040DE08A57C0D8B0FBEFFF652),
    .INIT_1F(256'h2BBFFF4E42FF2AA36C60FBEF4DF01BD03904511A14A220C3785B5165145269E4),
    .INIT_20(256'hDC10C7750F3CFF0345E4CD3BDC9E6F42EEEEEED15FFF51259114D43C120C0CB9),
    .INIT_21(256'hD91B0BDEF8C3696D33127634CC49D8C9D01430E0C28A84A65B23377145BD5EEF),
    .INIT_22(256'h454FAFFFEF1C4A10C510F099BA66ADB8BC50323377150CF93F601B973EC4F045),
    .INIT_23(256'h43B909040D40FFB480C5001009D43FC087D5194BF53FFFCC1B07C9B233771784),
    .INIT_24(256'h0843FA4483F61010E93F8101258B5BFC28A4A87BDBB9001403B6A1249EBFBB42),
    .INIT_25(256'h204134420506DFE7924464ADCF0571C6451114650232C8C060FDEB4E45F41124),
    .INIT_26(256'h50055071E490D04142126630A50944101FFEBB63F0A02BCF605410012B0183F2),
    .INIT_27(256'hCFAFFFEFC0510041158E330A1C8C47BFF23000CD10289000FEBB7F7D90F62547),
    .INIT_28(256'h40436910C30903040001554004630DF164532333303C7408090110069375CC3B),
    .INIT_29(256'h34505D50D90405550F6053230C67C25143114914ED536C60347445945AA63E40),
    .INIT_2A(256'hCE005009ECF1B812BC32EA48485240466017F02284321651178D84A951730306),
    .INIT_2B(256'h07105DF910FF5C0B6DCE4CE05ECE1FBD5D4D64D0B906F32EE32E4337030450F8),
    .INIT_2C(256'hF3FA03E3CFE80C132F7020E4461882C4755511F55EAC008BC08BE7951D750BB8),
    .INIT_2D(256'h1CC455404674D827FEEB5606323C81163FB72EFFAFE8EF8FDBFFD40CC020FEF3),
    .INIT_2E(256'h009A8FFD61141208D010AD481A540CDD43ED15DC80D07CA59D0355C874050604),
    .INIT_2F(256'h181211105912949F1A5940544106964D87FD26FE881849BCAF144A3733C81F24),
    .INIT_30(256'h6F022AC57F42A429952B1214084C66660A37BC0404452501400024062112400D),
    .INIT_31(256'hFF3CFEFFDCBFF09E84010D562B6286C64411E603468881C5F3B033FA89114977),
    .INIT_32(256'h1F74661F674D0C8FE11524734280F3FC24DE224BB3C6102929E4EFEFF7FBFDFE),
    .INIT_33(256'h5CC20492110622601C7DC1106CCB7C491DD649CB114029CC77100A0554736531),
    .INIT_34(256'hBC47C25CB514C7FF14093893D8301842413365A940406116B017204C56644120),
    .INIT_35(256'h13232000B3283E969696488BBB68034D5DAB2531F088890F0142911AD847372A),
    .INIT_36(256'hFFFEF007381B609F1FAAA9BA4902867453F9FED4E3E1BC3FE2FD4B44E45BB3A3),
    .INIT_37(256'hA395B4A2245AE99946BAA6AAA5A809F46F7D4E464931F70196342E5AF8D004FA),
    .INIT_38(256'h7C40D1467477F7544CCC2AB50050A210404FAFFFFE49C039D9BE3C69160B1714),
    .INIT_39(256'h4446DB64594BC8CF9C791C409110A8251363145404213C51D966FFF3BD1F8733),
    .INIT_3A(256'h03CF3CCF50D90FE53C00AB20E141124404FAFFFFE491DD1A7DF4451450400BCB),
    .INIT_3B(256'h4514194C3DFFFCF2E3409728F667E41B045C1D7CC483A38C8342C4792BF430CC),
    .INIT_3C(256'hFBCA2351240000410D4493D16004E2516D3E0D9DCCD08C124E5C2CCCFC46EF92),
    .INIT_3D(256'h053D7A1540209A80B14031C005C7A3FFE1ABFF044410A01B0F74458C0F1900FF),
    .INIT_3E(256'h18A02D03330368ACB453241024BC004395F1C60C16842CD100A783FF5251D0E4),
    .INIT_3F(256'hFFFA0D111E7118D2391739119464E4234EB45415511877718F40CE9612C06041),
    .INIT_40(256'hC591133E5CFB4776410DC4E4EF3E30EF4565103444E41AABF3F941409027C05F),
    .INIT_41(256'h2F3F5FE0E5964674E7057A5541746169B701BFBF4326746EB9ACCC7441190453),
    .INIT_42(256'h3EF353133637D78F2604B91BD3A04D5AAAAB33803141366FC05202C2211863A5),
    .INIT_43(256'h18107CB0F3C185473FF151539108828F504CB1C95844FFD98F7761222A03E4A8),
    .INIT_44(256'h7F3DD7253114DB421DED01F60D4D0B37C3BB5140CFFFD15020CC9104C322033F),
    .INIT_45(256'hBC31C7966412C125001F5DF75D0CC4970D7C35FC35F025F334F2A0D490DFFCD4),
    .INIT_46(256'h0CB408510C30634433C0250C790230250050D816D8F75005557C3F300C03FFB0),
    .INIT_47(256'h8EE5E5FF2F9EEE2240DF10745D0C84951B3D40628242FC54628C031481311400),
    .INIT_48(256'hD00105884BAB9232FE2EEB17C4108E0003E25F821BEEBA346F00AA18354F3939),
    .INIT_49(256'h951303B3C0C0FC002108C65450CAAAFC0C0FB54CCD550F5100842B8D0C50142D),
    .INIT_4A(256'h4139006031AA16C440091C4D00B53372C68CE3C4A23CFA935040302CB287E01F),
    .INIT_4B(256'h314503010DA452D52908400750A7C094D12CC07459000CE0DD43D4004440B04F),
    .INIT_4C(256'hF2CD407C1119905203C08D44F5BCE81000C450BF614C4B0011F10300521142FD),
    .INIT_4D(256'h2FFE4ED001142A7DC63755D0F3FE50AC33176447744A1C228509D48540478463),
    .INIT_4E(256'hBC05483550C383430FE0F1A4401700971511600731A09C5F0341542424FD2DC1),
    .INIT_4F(256'h0199420A10046D0953500E483FF81C204FC1D77C60F0340D400CC47D9FF8F1F6),
    .INIT_50(256'hC11258CB39DC01122519100310916C1344002D0A5000251BC11B0C3F3FC08018),
    .INIT_51(256'hFD1004510C9CB0D5FCB1300C0CC418EC520808D5E517F02110E4B746D2AF8821),
    .INIT_52(256'h000CA0E000030040CAF3CBE91319D5144F0F554F4135C3F0529C9D502718AED6),
    .INIT_53(256'h510123040432B006104C64560C101109100320CFCA000B3578A0231BEEF2C4C0),
    .INIT_54(256'h40009D3FFC013D404F3FD07722FFF22550D10003FCED70010148C63FBF2D5402),
    .INIT_55(256'h2148AF1F30EF0B03FE8403F230049094A387C87DFFCC40FE14FF0202F100790D),
    .INIT_56(256'h006B164C10108FBA51F7EF0DF2779401590411333C83F9001F9FC50A12551B07),
    .INIT_57(256'h62CC7480A5375B2CAB5010107015044BC404050038D000377732C221E47ED4B6),
    .INIT_58(256'h34C370DC0D34D001137D25D51476084E9751145DF02001155C2540003DC781E4),
    .INIT_59(256'h14986BBE33FF3CCE4139FF85F354E09D0AAACD8420D058401C0049428FC3C16C),
    .INIT_5A(256'h5001CA1405043441010194089109BC1AA8F285813B5A9BFC90CF300FFF69FC10),
    .INIT_5B(256'h306A1A96ADA97B01100FF0FDC21080023008300F0220C00446582FF406F5D60D),
    .INIT_5C(256'h1F333333333333333333333333333333333333330F3330CF3333333330333333),
    .INIT_5D(256'hC26336591963095000000000000000003FFFFFFFEAAA95434CCB88FC3001CC30),
    .INIT_5E(256'hFB000310924D10044F014D1E100512509DD7FFFFFFD56D4B2F54E4357381327E),
    .INIT_5F(256'h070400075555755D89FFF103F29000145A32804C878AAA0F0F2828440A6FA7EA),
    .INIT_60(256'h00000000000000008102A8240AA028AA0A0280A0280A0280A0094025015470C4),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_4 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_4_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [9:8]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_4_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h5555590257C040D440000880400064E500618030014E4E410230880088100000),
    .INIT_01(256'h57145555674751555B656855975455D9575555655D95978F7B07515555654651),
    .INIT_02(256'h755D6BD75511455555555545559755545597551975D5194559556D95AD565D75),
    .INIT_03(256'h1D1D45556D95A9565D5954655D55559546485154D55565597655755975657559),
    .INIT_04(256'h14551145D55555554555975556559755994515154555B656855975155E555555),
    .INIT_05(256'h455454FFAAAC0A0FA50EC01300000451D6157565594655755975657559755D6B),
    .INIT_06(256'h554C57BA3BF9A19C16B05C3D555995542505155555D3593E79596B01415D5D50),
    .INIT_07(256'h427FEAA521714555A6111545515594466256572515125555175251052F593FCA),
    .INIT_08(256'h5500265175485315516D145594D1553515665A555451669461611651555565A4),
    .INIT_09(256'h66C51715184A91155A366D3451104051F5014101040541005554140D14005350),
    .INIT_0A(256'h0594465910405801515254551284215C44D5640A41642549040521656C245429),
    .INIT_0B(256'hB55670D53704004583A8456E20E5150804516260054E8251555B591918055573),
    .INIT_0C(256'h5551414511114415904D404582D550510017419D2B5569C356DE1001183A2912),
    .INIT_0D(256'h254051592915765B80B513997A0A46D45556C00206F59401C743146440926C14),
    .INIT_0E(256'hFA8D121151D1F8E55654106C55015454155994D05775545905ED1119955C1414),
    .INIT_0F(256'h572D969EE505154568599140512455D4545713275759594C415114696450A061),
    .INIT_10(256'h7857648497271F515559675574915D544D559969C417495719645104B1C75D66),
    .INIT_11(256'h516016C9C5804515515551565694515A1147463E44506A0116151D655896045D),
    .INIT_12(256'hB4050045754001544611401115807120540119D125555501E009699A15766859),
    .INIT_13(256'hFC9554E5B6E567BD55546F11557F755519583CD5539C75D05D517805741E8AC5),
    .INIT_14(256'h55085115D95115D95114011545DA51E4065076C667F5241941DC117D5507A911),
    .INIT_15(256'h9E95459505A5404019981C714554551575552475716144156C55180301157841),
    .INIT_16(256'hD6649171555D45245451B35C61292115E295499C02ED6C510547510712965182),
    .INIT_17(256'hC0B25598A8045BD5D4150001000121914445D518157445351547946651556591),
    .INIT_18(256'h00011440311590208941184980151948A4FCA85C475160211C50551045143468),
    .INIT_19(256'h4C44C104D41154536440015A818A551954155055D5357440145114E095AD5044),
    .INIT_1A(256'h0036946A6251114653594170440A690066275A60586C00000595500115811055),
    .INIT_1B(256'h0D11421D514B9B555AB3333303651801B0010011568E4CC0A96515717D733333),
    .INIT_1C(256'h0A4CCC05155555555448E5151054040800004469005A14085094089757575858),
    .INIT_1D(256'h51461D40445451213E558840959D4156F0C004A8BA4DB1105C54A5455554400D),
    .INIT_1E(256'hC9616DAB72001555D4901A00CCC150075D55000040454255A400020155555111),
    .INIT_1F(256'h2555550A905171E12C4015554D501451EA4461181440904D44645C851450C794),
    .INIT_20(256'h9680C33001D755024100041A54975581745674516D5450D9501454A0D30C2496),
    .INIT_21(256'h7C14891081C14456551864595471D149A5146181848755229B3333303D5D3A00),
    .INIT_22(256'h91655555552441127A80501555555551552633333301079515444B607DC55511),
    .INIT_23(256'h85D11550051044155145942014D43540411017C75C155504D13D55B3333303C5),
    .INIT_24(256'h8D33711459590614541BC6517B794BDCD4A9D8537556045803A9C8C81D123620),
    .INIT_25(256'h91813C4545055145C70454264F04502544831110C254800B539C112A89A49098),
    .INIT_26(256'h2544A4F1E8A4E74B4C214D35404E442413155559D1414414650415110751A090),
    .INIT_27(256'h55555555B61A71057C0C330C9D549677F33048D411D8A40315555B95D55B9297),
    .INIT_28(256'h01115CA511E6651070011192245208196837333330211856CA4112C241D65915),
    .INIT_29(256'h25107514B1A6529245BB11092640B0411271003436275450545645D490110454),
    .INIT_2A(256'h454C640D50111521359265403A8A804AB4155449D2151625115D45D14111D515),
    .INIT_2B(256'h4458660014435C6F024546521560955446401440550552B05515411333444455),
    .INIT_2C(256'hD2740755C5D00C1AD194D3A9C56ED6C4545331045EA5002B536912A524033A9A),
    .INIT_2D(256'h54B0155445447503FB570131F500451474D519154F54D2000045930550045C21),
    .INIT_2E(256'h01A87C466210000BA44C69971A09ACC057054696F1506551C412A515E40405C4),
    .INIT_2F(256'h15056844D5047C551614909924198B6945073594401441641F986147A31D1829),
    .INIT_30(256'h56E51966A19360055411A1410044565114151D8040950111100400414427141D),
    .INIT_31(256'hE5DB30D56535068449211D6552C1456295114464864571A055165D114A514594),
    .INIT_32(256'h07387514D752454D631129619D845354104F12900265110606E66B0E5AC39680),
    .INIT_33(256'hA8491A81114647107565D15410A5904D254680A521012A545527375110715580),
    .INIT_34(256'h1455500CD119440516A6578154D4000692D09AB4004855155855210C55109390),
    .INIT_35(256'h333330335B28195555554545D1C12054A6A917216708200023650114B0941100),
    .INIT_36(256'h5555520618298D0F04C6C72340000403401855E651711700418477CFA960435B),
    .INIT_37(256'h5955F011F6004CCC0041DD5551688314C138FA9781F26DCDA5301F0D54C00655),
    .INIT_38(256'h5410C055159155495CCC0C74400097E840655555555418357554175D15A103D6),
    .INIT_39(256'h7495D4585645796518AA6C442210B7222440004B046EB0129650D56C57047733),
    .INIT_3A(256'h006594C5556D140014045A726418514406555555554155157D5477148486D945),
    .INIT_3B(256'h951600CC02655B007192A51C7577111104D74430D0006986697D432A715030CC),
    .INIT_3C(256'h555D7122540000C68444516128E7531079160CCCCCC0541820673CCF57C67582),
    .INIT_3D(256'hC6569E4549110440DD42116154D51A755F55450049214015A1509D000D500011),
    .INIT_3E(256'h1C691581334686C6B44111219490500356155795D9455A9C4114495657055604),
    .INIT_3F(256'h59527C005472164455D42A559454D600816D14D5181672516000C74001434451),
    .INIT_40(256'hD95136D45EA86531C93904A5F73530D50977134BCFA90C6C5174594456140855),
    .INIT_41(256'h051553755D5345A81525125FDD6C511D45E14595C19554115914755D01053455),
    .INIT_42(256'h17DD132327355545608F2A1992E085B66C6F051C314D3534C520540E95165157),
    .INIT_43(256'h2E1857D4D941450200514C3EA590F0D5DA55814D4C14554DCD559003C00D5600),
    .INIT_44(256'h5E196940511A95401D75055301000314413D0010C515442494555C1456514105),
    .INIT_45(256'h9D556496291642002C45114550485AC500C403C4031000D904F1D000409D4C01),
    .INIT_46(256'h041511044421851111441042F144712751958465844A8510607D3F0034CF1550),
    .INIT_47(256'h00025935051000022005144450485AC25C164185B290D43585BC413152405911),
    .INIT_48(256'h70440526650141195521551574444400014945451015551555025D2014451531),
    .INIT_49(256'hA812023350651C6A02444861E546C55C44441144CF04054410E8074504700015),
    .INIT_4A(256'h74EA4B5DE2165B451250148A489A12524564450465554C42551C207415654DD5),
    .INIT_4B(256'h1285CDC24DE4514A4CC4934910690400A2144054546045145153D12158453457),
    .INIT_4C(256'hB3F92244A316549501C944949D54710000C89555F19445264E41CDC4AB425557),
    .INIT_4D(256'h9B5441441101075D48151C45F371101483C12949444910262125944149159985),
    .INIT_4E(256'h30CD4111048546457644715C70FE5B23D411D503115C55551354551450843581),
    .INIT_4F(256'h4174031724871D6CAC14164323400610C54260249EDFC1144CF9F061453351B5),
    .INIT_50(256'h6D125F5556546C069614204121415F5551201D570515501540D51705657EF014),
    .INIT_51(256'h5450841C08A5D34754585444044928D5010D4000D456547E88A9A54560150F51),
    .INIT_52(256'h0040F0700D02549059594A69133168684506159382358550A78790008328D571),
    .INIT_53(256'h00214514848071250708A855042056B924833015511215D1D000832B55516150),
    .INIT_54(256'h410145959401158109154425124452E15082000614E540024220CA355517001B),
    .INIT_55(256'h16C187162055C101568C115D510452581D4A40A554C894019714221156013A06),
    .INIT_56(256'h159D86BC0900415F5885010091A304CC55070915D4A054489911820124461586),
    .INIT_57(256'h1A441ADBD2958065C544200D204404176C09053000B052B99900608910354055),
    .INIT_58(256'h1C401044051488185310115275450095874518D59D571110145C941C14551554),
    .INIT_59(256'h0654595623756025C6945143961FA43A5D86C6C900421B828809284202801114),
    .INIT_5A(256'h042D51141004001421115504A54D55E5A456C2D315134BD0A4D7D0119465942D),
    .INIT_5B(256'h30FF3FFFFBEFFB12230660764110C003300C300F0030C0014055595143F69701),
    .INIT_5C(256'hBB33333333333333333333333333333333333333273333773333333330333333),
    .INIT_5D(256'h8930548C2AA78CECAAAAAAAAAAAAAAAA9555555555555554248C08FC00038820),
    .INIT_5E(256'h00000018B2C511700213C5D0101DC4528CC3FFFFFFC02D003C973C0C30C30773),
    .INIT_5F(256'h020800030000300EC2555013F1EFC3FFFFE3C344768AAAF7F714148A85955400),
    .INIT_60(256'h00000000000000055F03FC0C0FF03CAA0F03C0F03C0F03C0F007C02F03FC204C),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_5 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_5_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [11:10]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_5_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01013C395403C842118018049802150080800496C845503F22F0C4C3FFD50102),
    .INIT_01(256'h55410014F03200938324D50383943556540014F304000D00D032000044F33200),
    .INIT_02(256'h3253556565C8338400113CB8438324D5038325355955C800324E0C93540E0E43),
    .INIT_03(256'hC0C8024E0C93540E0E50D559500053CC10030CC1DC184C4005CC8438324D5038),
    .INIT_04(256'h6565C8038400113CB8438324D5038325355955C80938324D5038390D55040053),
    .INIT_05(256'h000010AAAAA6AAAAAAA6C1132321080CC1DC184C4005CC8438324D5038325355),
    .INIT_06(256'h000401040000338AAAAAA83033730F002A882800300A10AAA8002A02284000A0),
    .INIT_07(256'hC22AAAAA8210310006CEE8FA3204803000010080E74D34C2E1C1DC00420C8000),
    .INIT_08(256'h093020A0103304000C03D7CC2F0E12C2C5D8C0CC5F5D4C2C0000003C05E18C0C),
    .INIT_09(256'h00112010484054008208407008011011310141410050410053C11006C0000008),
    .INIT_0A(256'h0C162040C00153004C030036028011D000C104050C0430001351150001805014),
    .INIT_0B(256'h800044D30604003040AC430050C0610005465800328040764C0F0C0400045003),
    .INIT_0C(256'h029C10404003000C00083CC200008C0E0098085C110001134C181000C40A014D),
    .INIT_0D(256'h08154C0C015C1C30EC2180C00301401414000000AAA040050C23000009000100),
    .INIT_0E(256'h00582000020400043000040141105008204081D013301104E051144400588000),
    .INIT_0F(256'h106074063114D57C1300001305F2441204031001080D14060207041109004098),
    .INIT_10(256'h3143576100B055C2310411311008CC808E844121CC272FB42F004184C2090C00),
    .INIT_11(256'h4D800000F10F30C45804241112840C007031302160061578C008490180CA0005),
    .INIT_12(256'h50424005000001400000401304043001810900F40280004057E0281A20206880),
    .INIT_13(256'h3401CC3FC23F1300B001130001302C004C0534C000C1304404010400B4000001),
    .INIT_14(256'h14806018110018110030018112C04B55E170304015F020AD0A8E017020615404),
    .INIT_15(256'h0C047001C400000088010C303140351005C10070200C030001C5800300C50102),
    .INIT_16(256'h30020122145000100000070F480000C04801300034500C010080000129580578),
    .INIT_17(256'h8088210114401C50C9BC664C2430C2C21C31100C047000050C023300421D0520),
    .INIT_18(256'h14001050110084200001033540101EAE05600123812511400000828001600000),
    .INIT_19(256'h00040044C00C12806001043160A0408108F001441491E4440308803320010C40),
    .INIT_1A(256'h033080000800040CB3810030500C04882010580C280030000040400028000040),
    .INIT_1B(256'h008C020C0044830048000000012404055C000000A1C3400000301010F8C00000),
    .INIT_1C(256'h008000008100000000003C0C000003440400C6156C22022610C20CC003000C00),
    .INIT_1D(256'h2CA98C302833102C1B004400B20C03050000098055095004CC21D47000080502),
    .INIT_1E(256'hB05C4C0055C03000C023C00000009004400008000000B080A831000110000309),
    .INIT_1F(256'h3004010154080556DF3011000003C00D15730C20C300A0ED01411080C20080C0),
    .INIT_20(256'h2800000001100004040000080B0100B01111110E20030D0B0203C3C0058030C1),
    .INIT_21(256'h4C0C520040C2218020C4200083108030054080020080505D8C0000002C0C3000),
    .INIT_22(256'h8C00000000633041000000110000000040030000000041005002C7313CF1C00C),
    .INIT_23(256'h81D030058000001C0000C00081C5B1432400340010000038FC00048000000280),
    .INIT_24(256'h11F00502001011411410C00C10034C00C40080841002C001C02001080C0D0701),
    .INIT_25(256'h100C033000000844430003310030332031000004C82040440850018054000113),
    .INIT_26(256'h8532037CC015C20A01051CF0040CB300C00000502C0030032040C00CC31CC0A3),
    .INIT_27(256'h00000000080C05F0000000000C0C000800000008CC0000C300005018025004F2),
    .INIT_28(256'h05C0060001040003000C4802A00884000220000000004300015C000100230001),
    .INIT_29(256'h700314C70CF3044805000FCFFF00043C022C01C10C9603004B10310380000040),
    .INIT_2A(256'hE00D0338008C800C201332000AA0500E942173111F30C09481083014030183F0),
    .INIT_2B(256'h00800B04004230035147058114CC8C40450010401C05400058070000033B0050),
    .INIT_2C(256'h30CC034003300DC0802310553141590038000C011D50000D4103180008000604),
    .INIT_2D(256'h00840083300044043007001202000CC4300028088508C1010600030C88269003),
    .INIT_2E(256'h04000C610C4000000521030040E00DCE0204300000DC10C010027000E0020084),
    .INIT_2F(256'h40400C0040403C00C342010000001E34130C1000028108010C1300301200C000),
    .INIT_30(256'h00000120C2000520C0000C197001090005039C800008041400C00403010200C1),
    .INIT_31(256'h0000003C000F001C400CC324000C300810CC20303000440DC50B8504000C3043),
    .INIT_32(256'h2B3320080B0EC08090CC001000000003072000000020C0404021400000007040),
    .INIT_33(256'hA402C81C0C03004000400C0300682004C8205068CCC0E88000C0C01C10000040),
    .INIT_34(256'h08044068040032008410100040600000048010019D3200C00005F1CDC47001AC),
    .INIT_35(256'h00000033133000000000154C452D0378258034C8001453C00340188040011200),
    .INIT_36(256'h0000098248001043001543123801040C000818D050D00504BC447001543AC04C),
    .INIT_37(256'h0AACF0C402000000001134000240401408325501240D408D2083000000001000),
    .INIT_38(256'h01020C54E9414021100001720C00800004000000000130302006822F10A0C3C5),
    .INIT_39(256'h22D0010601C001004045583000C8055F010002000300358B82083F0C03CC5000),
    .INIT_3A(256'h004400000008000024018015070C240040000000001100C078F323C920B00350),
    .INIT_3B(256'h00C080000303C300300C000533331800C0400400830000835310089550000000),
    .INIT_3C(256'h500400702000002001F3CC1C008202822C000000000030003001400000700041),
    .INIT_3D(256'h00C10040000C1000C000100301C31C200140040E002800C0071004000E424010),
    .INIT_3E(256'hE7048500001004103E38080800335C010400C300D920500A20C305025060C400),
    .INIT_3F(256'h28040C003010C0503040004C40030001300600028281302C000000400E80021C),
    .INIT_40(256'h402010430422893C2284080000020C204D638B214154215407F20C4300C02301),
    .INIT_41(256'hE30108720821407207907907641C2124376811CC00A0260E4002210803805300),
    .INIT_42(256'h04100B4B4700CD043800054038D00D130157004C74203830300000DAA9020B03),
    .INIT_43(256'h0023010000015187200D4081576AA0C000C8303DCC00700DC033400300001100),
    .INIT_44(256'h131C90840080E3C2053401000100C304CB310C00C1000195ACC0C802C0054440),
    .INIT_45(256'hC8418010814000000170109402088813300CC0CCC033000B00F00C000300C000),
    .INIT_46(256'h201300C0201C8300813C043038C0303300000004000000C4003F0FC00AC03B6F),
    .INIT_47(256'h000041310C000000200FC214020888180C02F00000010000000C000400004000),
    .INIT_48(256'h00B104C70A010116A0C142129382A20001C27A3C00142212C0020C10300D1000),
    .INIT_49(256'h01C302F6C085140A00504A2880BF140C3008170C0010080143CCC32C0000D0A1),
    .INIT_4A(256'h1A017303041040F0020102F2031BD10240040063410121740010104004004020),
    .INIT_4B(256'h3B500110508100DC13F00C0D00C0B010324C8A00310C0800C02200C4013C3D02),
    .INIT_4C(256'h3BECF3100D01300403F00256A007050030EC0001C001084420340111C0101407),
    .INIT_4D(256'hCB0704808C00C20802800800C0C2000CA080806F000A430005CAC4813301C4C1),
    .INIT_4E(256'h328229A10002C3222BA6B01B0C00104D0034C003009840224000102F04000040),
    .INIT_4F(256'h03718A3003304CC14080092833843AA00040020800C30008000803201039BC40),
    .INIT_50(256'h00040A20005001008321300BFC1C0C4208CC0CC0406006020800044000000040),
    .INIT_51(256'h12232800CC3400CC0734000000883C01400C0A0C8A0A8701100002204947AA80),
    .INIT_52(256'h0000F07004010002E90885A00F10852033C28401C3080060001F8000803C0480),
    .INIT_53(256'h40CCC303030C30CC0C7C00800733000D0330000B300CF3C30000803C094CD000),
    .INIT_54(256'h30001281073D00CC7001E3800C4010384C5C0CB004FE00000B200F0120CC00C0),
    .INIT_55(256'h24C0C73C20080001028C001C30238C830D300303043C03010021330CC3304F0C),
    .INIT_56(256'hC110113001C0C03F5C204000110002080027153A63011C3340C0033002C808C0),
    .INIT_57(256'h4A041233402A00831700B0048C142333C00028C0000000375CCAA00080030014),
    .INIT_58(256'hB33032CC2DC3070C3D12C4D80336C00413411C0C21030D1003CE16901C7A62B3),
    .INIT_59(256'h70820C0CB0CD9244E008C042338055040015DE00229F208FC404017CA0002140),
    .INIT_5A(256'h00C4300020280031CCCC05800420034300040C20E0C38F441403102A00300401),
    .INIT_5B(256'h207F1FD7F1FD7F01013CC1CCD110C003300C300F0030C0000320C01C07F2C500),
    .INIT_5C(256'h1E222222222222222222222222222222222222220E2220CE2222222221222222),
    .INIT_5D(256'hABAABB80155D8E78000000000000000000000000000000003C4F08FC30030C30),
    .INIT_5E(256'h0000002CF3CA23ACC923CAAF222A8BAA26695555556A8AAF2BEAEABAA3AAAAAE),
    .INIT_5F(256'h00040C14555545528FFFF2240EB00000000000CFA80000FFFF2B2B000A800000),
    .INIT_60(256'h000000000000002FFF01541C055014AA05014050140501405005401501543040),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_6 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_6_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [13:12]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_6_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE18EC48555541A36060024000001BFFE8442802C303FFFD00030CC00AA100289),
    .INIT_01(256'h53428B9B103100414118D3A3C3D834D310239B11B802C300323108907B13310A),
    .INIT_02(256'h91C119F459CC34C02EBC6C7EA3C338FBA3C33E313D14C422090504634EAF8F8B),
    .INIT_03(256'h40C4212586634E8F0F60D36CC08E6C46E8230C40462E4440056642BEBB079014),
    .INIT_04(256'hFC59CC26C02EBC6CFEABE3B8FBA3C33E393F14C42414118D3A3C3E0D4D0A2E6C),
    .INIT_05(256'hAF82020000040AAAAAAE86BB2A98120CC2462E44400564423CB307909699C119),
    .INIT_06(256'h0004A2BAB8000B10000000923B7127220020000A10008080000200200880B002),
    .INIT_07(256'h600000000BD0B8E0BACDD6759A8B4AB0122E2AE8D98E984BDA684C428526C000),
    .INIT_08(256'h849AAAA88B33A12E0C81D366A70D03C1C44AEA64474D26A492890A1E0451AEA6),
    .INIT_09(256'hABCA3A1820A5561A082EFEE59EF82332B402828225AD0A008B2C9051508308CF),
    .INIT_0A(256'h0A575959D483F90042A0A83C173E22CC9809AC4882AC0EE540AA2822BC54A82A),
    .INIT_0B(256'h66AAFEA7D96B5198850084EF3A95BB000A2B18812A8B832342A4A22C490A82A3),
    .INIT_0C(256'h0654C1B687941E93EB6202044BA9806D4AAEA652219AABFA9F65AD466850956E),
    .INIT_0D(256'h6ACA92BD956A3AA030B6962AD8059BFE65EF00030001C1D25442565550A2FC14),
    .INIT_0E(256'h5556D3127D1A145049482BFFD3860427A19BD5914EAB064153FF969329F41919),
    .INIT_0F(256'h4AD9361BBA38854D605041C41F445A4454450035B58EA049BD56C04662902086),
    .INIT_10(256'h728481068837FFAAE492488C61CDECCA08386878828242F4809008A0C8219E00),
    .INIT_11(256'h6C545FE5B25FB6C624511B1451E9DF1F3972B9BE417195514AF55EB850F04448),
    .INIT_12(256'hFE0100096D0202543F161D2412726611681A678D9725BC27F1C5428F829A3E28),
    .INIT_13(256'h706AAC3BC13A0B605B9602B90E381EE506A0206881EE80D8A02340C292900AFF),
    .INIT_14(256'h64C94FB6B840B6B8408448D9CDA614FC5979894ABFA8709E89CB96BA1B195560),
    .INIT_15(256'h592C8042B8550440C5FC1082716E5F91AF83958A20AC2702BC255500C1C57C41),
    .INIT_16(256'hE59554382C92AA298003F04BD455D3C12F807AFE71FE9A0106E6566BA55DAFD5),
    .INIT_17(256'h207A1A0C30FBBD97104211013076FA1DC9BDF11A407608AFFA266B92382E2FA1),
    .INIT_18(256'h580F90600268143387E6A74EC0222C155532BF8DA7E0A9FE2CBA7981E6205E55),
    .INIT_19(256'h68688817EE62E8100452F1A4011566648023268A9FAB3988259A50F09EFFB491),
    .INIT_1A(256'h00389855446110CA52E6C1C0C00D508450B216FCCBFE300007A1645976DFB480),
    .INIT_1B(256'h022E0112E1A60190ED2222220062905FF400000196E9C88255508169A6E22222),
    .INIT_1C(256'h01C88801D0111331F00E5A2035327533317F9D9544F6141590ED0C6BA6C584D9),
    .INIT_1D(256'h6DBB62B0410BB22C8D940C72C6238024A080CCEA555FFF9D493CD2554000B173),
    .INIT_1E(256'hB24E60EBFF402445944EEA008881002EC92400004066B918C2FC010B30445120),
    .INIT_1F(256'h34501625540EBFF8EB90B3040A5FC90D5579BE206F88088E98E1948849008BB8),
    .INIT_20(256'h480082200B30440506000418635094B26666664E2806AF5EC3CBAB94500830D6),
    .INIT_21(256'h5066433C8FA77CA282ECB86A0B32E1B65540C30B0CEFFAC71E22222018122000),
    .INIT_22(256'h968111331F0751049A8040BB3B0CF3F131172222220104961C7C0015138AF11C),
    .INIT_23(256'h211CBEB14510B52EF999EEA56C8570E652F586823804457EED10D1E2222200C8),
    .INIT_24(256'hFF72D91B19FBC6E25819E56E7BFE4C00E255C8D80D23C014C17BFC021AED2F24),
    .INIT_25(256'h995CFF7BE8869680461893344277A56936047270D28083100D9523655E40CB9B),
    .INIT_26(256'h55B5ABEDAA55CA8A8E2FB9EAF05CFB95CE4CCF99CFF960D7AB09CD1DFE1EAFEA),
    .INIT_27(256'h4111331F91EEBF766808220CEEFA5A3AA2200E51DEFE55C34CCF392CA5ABF0F8),
    .INIT_28(256'hFF65AD954BE6BE57BA1D1657B88FC8128932222220391BBFE55C230201326914),
    .INIT_29(256'hE52719A4FAEAB0A54ABFDECEFB8157BD173D3CD43857A7A0CF6BB1EF90120462),
    .INIT_2A(256'hA82E832982D9A0BCF420024040995022229287B9F7A18855422CAEFF4412AED1),
    .INIT_2B(256'h48E48F00218373FF298988022901A036A20808B0680A809856280112023F44AF),
    .INIT_2C(256'hB3EE06978DB819E104109955C92FF722241A3D044B30203FF39675514C0A3095),
    .INIT_2D(256'hCAF10857883266F29A7700B0A4BF2E27E994AC588A46ACCC5398A30A00402CF7),
    .INIT_2E(256'h41AFF9FBAE600025553B98BFEB55DF8D97097297F99DA5FDC497F36F66A55801),
    .INIT_2F(256'h624BFB45224BFCAAEBA95765076BCF7EBACA799882E58E652A77809E7301E895),
    .INIT_30(256'h86611B797BA3F36EF443FE8570B54D9D6F9EAA80425DF12C15C4F25EB89515DF),
    .INIT_31(256'hAD9800B7662D0FCAA51EEB35BFDDBAA559FE98B0FA5EFEB682532B40255FBA29),
    .INIT_32(256'hBE23B9EC2A2556D993DE9543AFE71217135B3950027AE1444626680ADA02B680),
    .INIT_33(256'h0D55EBCD6E47CB3265E5DF9F6081B38AEED95081FEC1C0E795D5FFB5A2217590),
    .INIT_34(256'h3105EF1CD2A54B5824169FF5A9A4002552C89AFC51824B0887C10B6B2736570D),
    .INIT_35(256'h222220337F3818CCC44D4C77336C0B7C1490B6EC2AFFFDDFCB5B02288254A300),
    .INIT_36(256'h1331FCC6140FCA0304FFFEA3B003043F801A6CBA70021739BCE6FD2555BFE2DE),
    .INIT_37(256'h90BE20DC624008881049D0CCFC0840D00D2555566A2E14A978E34A0B30807811),
    .INIT_38(256'h97038CE951E0955598881FE15C00FBEE5D8111333DACE2A824A2A07E0AF1C2E2),
    .INIT_39(256'h87EAA7A7E9C51267EA555CFC23EFBFF797802B490FFEE71FAB909F6CB7C97A22),
    .INIT_3A(256'h02CC108500FE2C003C00BABF6D1C7F65D8111333DEC201C62AABBBEF95FFEE73),
    .INIT_3B(256'h55E2C2880D63DB80716C65FC62B65561C8ADA628EF00FDC7F634CD5561002088),
    .INIT_3C(256'hA55FB139780020FEC4BBED4CF0FB63A2BA1408888880B4EC3084C8895DF04189),
    .INIT_3D(256'hC4C05F411F92C940C10885C8B8BA7E7164BD280FA57EF9DAA6225E000DE3C0A8),
    .INIT_3E(256'h1382D62100BABFF0E3BC157ED0EF5F07C062F604DF7AD9AD35FB0F23DB16E208),
    .INIT_3F(256'h151BB848569FD5BBEAE0956EA89F00B2F10B20A9E3D291824A0082400D280B8E),
    .INIT_40(256'h046E01068C52862BF3CA0E70A2232C9509FBDF3BE5557FFFC2A19E7BA9F0240A),
    .INIT_41(256'hF7178413406389A31AE8AE8ABA2BB83A73FA6ADE81AA432C1A85105003C5F801),
    .INIT_42(256'h28012323382A0E4A446515503C132DA4FFFEC10CE04C3971B50ABB8000868ED2),
    .INIT_43(256'h859750C08502F55E358D5F5556000CD5A0AA929210408A3A0A83900040016800),
    .INIT_44(256'hA1250970588C5EC61D38254784450F11697A6111C64A5C55A345E825D3FFE7F2),
    .INIT_45(256'hD44595555542C2013FDD5D35555D23C78D9636D63658349996B180DC5058CC51),
    .INIT_46(256'h6539AF8465323E119434F04EBE6BE93BB9975E675EB747F25F6B8E3028CA1D9C),
    .INIT_47(256'h8485DD61BD1848034A5AE6B5555D23C56F7B7187F954A53987FA516EF974E2F9),
    .INIT_48(256'hA2CC08482A028226A02DA02280448000220A56379BD8022A0A0B4FA5576A2101),
    .INIT_49(256'hC0C6282181613550F9586D164A73FE493E55E30A02784D5C14EA3FE50C79C121),
    .INIT_4A(256'hB5554BA9A2FFEBB915ACB051C411C29078967277CE083FD0452A2077E89202C8),
    .INIT_4B(256'h2174CE495248D3D4BDCE53F4244CCBC16B28CA4F5C1E56BEBD7391219C97E4A8),
    .INIT_4C(256'hEB9AF3B873287C4C028B0556F1E0BFB090846598EA548859555ECE454F819663),
    .INIT_4D(256'hFE608EC5AE373F5D6C0C23DBA6A41D18B6D1556C64806C2BF121A00DB51452BC),
    .INIT_4E(256'h7A830004DCC7C5AF6FA2A09F4200BFC51C40FB8F1905430932140900B2FC3989),
    .INIT_4F(256'h517C531F94B9FD7C53653FA83AEC3A300601DF6CBFA3313C400CCF79CAE02C99),
    .INIT_50(256'hA8A280009273FC0492BC2A59E2CC29EF152C1A7F071B816343E9F43DB300F912),
    .INIT_51(256'h856490280A26CBC263349E5800CD2A70040EE0D06563E3BDC25508116361A00A),
    .INIT_52(256'h025FF0F7DB03AE568A880F320E3100003EC34254A30D02905BCBDF00BD2A4050),
    .INIT_53(256'h042D7E9883C3E92B173A552A0728AEFC94B003EF5F92DEF09F00BD290C1CD27A),
    .INIT_54(256'hB947CC98634205A30A105487304583F41C82023960BA7C095B2F4A9831CD102F),
    .INIT_55(256'h8A61B2B1B048202A0A969D8BE9670F10FE4A44A5613A57F78BF4329CD28F3AAB),
    .INIT_56(256'h389EC77857C6C6EFA075A60DE254B72C207F4BA82881044BA9ED228F969568C8),
    .INIT_57(256'hF0486C8395800909FE45145EF3C4475EF86569C81FE1016898F0C2EDD46E8210),
    .INIT_58(256'h98835A56A624B09C5F2FF195629BC0A7C6462C9AD8BF9220637956F021B00A14),
    .INIT_59(256'hD9CA2D58BA6D36DDEE16DFA9B5655551AFFFF8254E1FC01FFFD27C020FC08A1A),
    .INIT_5A(256'h452B5F948C4C345C2E2CA102564E9DEAAC6FE782D0A38FDA5483B02C966C98EF),
    .INIT_5B(256'h006A1A96A1A96A10220AA2AAA221C003300C300F0030C0218F95618AF3FEA30D),
    .INIT_5C(256'h1800000000000000000000000000000000000000280002A80000000002000000),
    .INIT_5D(256'h455155550005456000000000000000000000000000000000004F90FC30020820),
    .INIT_5E(256'hAAAAA804A2851150050285551015555100000000000005451555441551411554),
    .INIT_5F(256'h010400000000000045AAA11AA15A82AAAAA282C8568AAAFBFB15158A856AAAAA),
    .INIT_60(256'h000000000000003002015418055014000501405014050140500540150154200C),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_7 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_7_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [15:14]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_7_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_8" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFD83D5CEAAAAFBF4231FFBFC22FFEAA99EBF9C28B02AAAAFC1FFFFFFFFF03284),
    .INIT_01(256'h2FCA8D6AA632005C3CCEC3FBEFCEBBFEB9516AA64AE20208117101FF4F573102),
    .INIT_02(256'hBFF38BBEBAC8378F3FE3E9B77FFFFABEAAAEAEAEEFBAC8010160B23B0FEFBEEB),
    .INIT_03(256'h98C80140303B0FFFFF3BEFCA3545AA9D25970DCFBF7ECFB339B657BEBBCFFFFF),
    .INIT_04(256'hB3FAC8048F3FE3E97773CF3ABEAEBEEEA2ECFEC805C3CCEC3FBEFBACBF3A35AA),
    .INIT_05(256'hFB742055555155555551079FEEB8700D0CFF7ECFF339B657BEBBCFFFBEBBF38B),
    .INIT_06(256'h000655555C025F555555550778DF1A60557415533005C4155509554510E55954),
    .INIT_07(256'h05555555475871E188CCC330CFFCC57C58511514CC4F04C4C1DFED617F1D8000),
    .INIT_08(256'hD848DF51FF77819F4C50D773030EA1C0D0100C30035D73001955874C100100C3),
    .INIT_09(256'h9AA4BD3CE5E6A9B65DB7AA969DA5BBAB2F7F5FEF76D19E7FDDEA9A4704FFD7D7),
    .INIT_0A(256'hFDAB6AA6A7EFA67FDA6B96F5A9697751A9C95EFC6E5EFA969AF9B381AAAAE6F9),
    .INIT_0B(256'hBA46A9494340BBEC1F5BEEEAAF5A79BEFC535217FC0E9F975A629AB472FD995B),
    .INIT_0C(256'h45D069A112586958722F1F1C8FB4CBD78FF6DAAA76E51AA5250D02EFA1F59A99),
    .INIT_0D(256'h1D2052A31A9A5251EA01A166A48D12A964943FFFAAA8230947D7906A86672AA8),
    .INIT_0E(256'hAAA777B09F73B5D7457CB2AA8B4674A573EE40D95D555CB72BA85A1B26A7F936),
    .INIT_0F(256'hDF7CEF788F395E884A59CC745A95DAA1D4A7B7F5DD07CCF5DF545DE75457D28A),
    .INIT_10(256'hCC54CFFC86FEAA7711C71DD5F2B7F889CFDC75DDCB571EFDF657FFDFFF7DD71F),
    .INIT_11(256'h6DEADA96B44DF8D5DDA3AB56D4541D6A9DB4F56CDF6AAA830A69020CD5F40CC3),
    .INIT_12(256'hA95E5FED65AF7F5A6D99C1307E686672EAAC026B1A956A55AADE835C73AD71CD),
    .INIT_13(256'h355672FC7C7D5AE76F561752565DDED5C79EF6F85174AB82D56B07EF77C01EAA),
    .INIT_14(256'hA1DD025D15C7DD15C7D6EDD1A7957AAAAAA25A35AA5D7DF48FF51857D6AAAA94),
    .INIT_15(256'hAA7CCACF9DEA3FDFFEAA69C775497F176F131AC92FCDBBBF2A505ABF1FC0AA6D),
    .INIT_16(256'h96AAABB73CF386BEEFFFA9A775BAB7CF5EB7F6A97AA9E44D76B1A1896AA96AAA),
    .INIT_17(256'h47FB260AB3CDD7FF521F88AB3AB6E72329BA77A9ADEC6F6F2556DF517737EF7B),
    .INIT_18(256'h0BFE55EFFEA022F76E970BAFBFFFBA82AA6FEABED6DC1DEAB9D7FCC956B2616A),
    .INIT_19(256'h69C0EF6608658D57D6A7E9800B2AA927C9F037FB5088602BF09927EBEEAAAAA5),
    .INIT_1A(256'hBFF7D46AAFD37C1DF776DF1BC0FF175FFDED560DE6A9BFFFFF9156A1934272C4),
    .INIT_1B(256'hBF2E5FF277D546D074BBBBBBBFD363DAAAFFFFFFB64B9DEF6AB177F407BBBBBB),
    .INIT_1C(256'hBEEEEEFFAB55555557FD5CA9B5617498B8642EAA8BC818BDD7F5FFF155E1C7C6),
    .INIT_1D(256'hDD5F0B77D48B2FBDBED4EFE3EB1A8F246BEFCC246AA6AA59F1BA4F458001E84F),
    .INIT_1E(256'hB14C572AAA9FF55579C4E07FEEEF5FFCD2497FFFDFC575F45FF33F3F3499A3F2),
    .INIT_1F(256'h7D0C4136A9D18AA46FAFF3451E53D54DAAB45EA3178FFFCB2CC4D5FC0447FEBA),
    .INIT_20(256'hD41FEFBBFF3499BF1F001C7C1756D43B7333331D0C41DDE6C7C77779D2FEFFF2),
    .INIT_21(256'h7BAD43B8EE55DDE195FBEDD657EFB776AA11C78F1CFEA949FBBBBBBBFC1775FF),
    .INIT_22(256'hD735554450078734DFDFD3EE7F5DF7F3C0AAFBBBBBBFFCD310A9FBFFFF4BF3A9),
    .INIT_23(256'hFF71FD581DABE43FA599795B12542F574A095B5DE6F55574B72CC5BBBBBBBFFD),
    .INIT_24(256'hAA9FCBAAF50EA57E7DF576AC4EA99FF7FD6ABDDDFB21EFF5FF4EAA7FF61CB8EE),
    .INIT_25(256'hF5AC53BA95FD65BC2AE8577F4F79D5C5747F5F69F5A9EF04C7C2F3EEAB47CFF7),
    .INIT_26(256'hEA79577E556A7DEEEDFAA7D5AAA7FB5AD51110B51EA5AFD5DEAACD3EE91D7D0F),
    .INIT_27(256'hB44444405573AAB4A9FEFBBCF7A56AF50BBBFD55EEA96AEFD110F57C347EA9ED),
    .INIT_28(256'hEA99A3BA5FEDA96BA57E9AA9DC473EF794BFBBBBBBF423AA96AD170F0FF1D53E),
    .INIT_29(256'h7CAB1A34037DE9EAAFEA7DEFEDEF05DEA93EBAD8B4AAE792FFA8F17725BFBDDB),
    .INIT_2A(256'h7A7FDFBCA7DCE9FDA07BFFDFC03BABFFFFF7FF6B69D1ECAA1BDC79A96973F9EE),
    .INIT_2B(256'h4AF84FBFF6DF7BAAF56D6DDBB23E9E56D45DF6E7EA7D77E6EA7B9F777F3BAAFE),
    .INIT_2C(256'h57597E585D65F8D71D0075AA845AA675565A7E3E97717BF8DBE5B9A98DFE7C9D),
    .INIT_2D(256'h8DFAD42B45F3FDA96DEDFFFFBB343F16965525DC9FDDC52D1EDC67FE07D170CB),
    .INIT_2E(256'h9FAAA6E5D61BFFF6AA7BA6EAAAAAA35FAA7D2D62A59DB4B5A5D80D227DD68470),
    .INIT_2F(256'h252E9B6A752D9FE4DAFA6B6ABD2AA7DFB45D7E45CFB89F90B1379FD90F7FE5DA),
    .INIT_30(256'hED47774D74ABAB6E76970EAABBF089C62A4432BFDF6AAA7DABCEE960EA9AEADD),
    .INIT_31(256'hD555FFFD543FBEA986BEFBBCA91D76AAAAEEAEDDFA8AAAA9FAD7FE5896AE79D0),
    .INIT_32(256'hD4579ED1F6195C3D773B5A972A965797AB6B55ABFF4EEB2C2D9555FD557F755F),
    .INIT_33(256'h0511E6AD6DAEEC9F64D11D59E7C037EFCE2AA7C0EEBFC0E1DACAEAAA636349D7),
    .INIT_34(256'hF41E5AABCA5A840C140D9A95A8D5FFF6ABDFF6AAA18B251485817FA776AC690E),
    .INIT_35(256'hBBBBBBFFC5F6F5DDD11C2E1FFF57FFDDDFD8FDEC2AAAAAD90FDE7119DF68437F),
    .INIT_36(256'h5775FDEC5AFFCE7FFEEAA9D7F9FFFDFAEFFFBF5E070F71FCDFDF6D56AAAF3BAB),
    .INIT_37(256'hA07B7DFEDBBFFEEEF7E43555509DDFCDFC76AAA9576F27DF6DFBDEBF76EFF755),
    .INIT_38(256'h97BFEFED775B55AAA6EEFA92AE557A856DB5555555BA8FFBCFF3F19FBABFEFB5),
    .INIT_39(256'h0BAE75E795BDD375746AADFA77EEAAA5DACFF397BFA857AEB9D6FF47C6EEDDBB),
    .INIT_3A(256'hFFCD16E500D371557AFFFAAA8A9BAE96DB5555555BAB11D6175FAEC32A7A8570),
    .INIT_3B(256'hA9E1EF9EFD47D1DFFB5E6AAA91DDBA97E1F70C76D3BEEA7CF41DDFAAAF07FBEE),
    .INIT_3C(256'hD067AA9DACFFF7FAAAB9F71C78F4F7FBEF312EEEEEEFFDF7FFC1CEEE0773304D),
    .INIT_3D(256'hFCC59A7528D2A65FF51DF91FE55DA7441F415D3FA69EA5EAA9136B3FFF77CFF5),
    .INIT_3E(256'hB797E57F7FF6AAA297ADBA9EA6D36C7ED1C3D2DDF75E9FFB7EBB073014AAB87D),
    .INIT_3F(256'hEC23A7AD98DEE5B49771DAAB77C7B0FD7B69F17577E1EF10B07FDDDFFF41DF9D),
    .INIT_40(256'hDF9E3FC5D7D1F53B79EFBFB4CE77BBE5DF6CEEF426AA9AAA8952AB776AE1F404),
    .INIT_41(256'hEF71CDF7E797FC57B53C53C5CF15CFBF3D6F14BF6F0A57B5D7DF31557FEDEC17),
    .INIT_42(256'hF2F051F1FDF7F76F0EFEBAA89F777F6DEAA9EFDFF1407F7DF67FE54001C9CBE0),
    .INIT_43(256'h7FF7415BED5FDEA7C0CD69AAAA000EF1706A5B775FFFFF0B7F7DDBFFDFFF1C7F),
    .INIT_44(256'hA3F352AAACC5F97F312D46565C6CBDF10F0F53AB3C234AAA02D573F7D74A557F),
    .INIT_45(256'hFD095854AA8D5F7F7AA8144562A444AADC1070707041F0C8005F47C1D7E67DEA),
    .INIT_46(256'h817CC27AC17F69EB0532EAAC1F3095BDE595C961C98226CA48045F73F5BE7D9E),
    .INIT_47(256'h9DED72679FB9DEFF5515EB0662A444AAAB357BAEA5A9D17DAEA56057A5A1F2A5),
    .INIT_48(256'hD7FE7C0175BF9FB6B0B0A0B151F8F3BFFFEE5E325B4A0EBE4F7FE750FA0476EF),
    .INIT_49(256'h52D7FFF1C1A8730001ADFFF71F77EB4678622ADF3F7ABF121AF3F9D2BDC9EA31),
    .INIT_4A(256'hE6AAADE462AAAA74985AC57BEFF0DF107497D37F7F0C1E91CA3BF7FA749B2F4C),
    .INIT_4B(256'hF5740C01A7BC2381AA7D6B44EAFDCEAA0F19ED404A5E617961B34AB1283290AA),
    .INIT_4C(256'h41DF7FFDC318AEC4BF1C0EA864B0EA53DFD46A2C79A8808C8C6D0C010AA1A8B1),
    .INIT_4D(256'hB431EE6A1D3439DB6151AB164445F132C013AA95E48572FAAA71F04CF0A8DD38),
    .INIT_4E(256'h771FD55415DCDCB34F0003979FFFEA8AF690755DF19BD00D7B134A17EA40F64D),
    .INIT_4F(256'h602EA1CA5AF8772A57AA3CC1F555F157FF1F1095CA47FABDCFFCDF46A6154C1D),
    .INIT_50(256'hA9E285556546AA26F0FABF6CEFAD29DB1ABE7B2AAA3E49A31E1A65F1846FE521),
    .INIT_51(256'hF6B8F6F6FFFC8B76B37DD960BFDC7FE0A87F9507FAAA05EAA76ABD327C70A00E),
    .INIT_52(256'h7F603FCD007FE9685FCC4B5F1E2F514038EFD2A73FFF5FD7DAA8F03FC1BFF1D7),
    .INIT_53(256'h9AFD295AC39395BB72B7EA967FBFEAA75AFBFFE34A5BC93DA03FC17FCC0DF765),
    .INIT_54(256'hF99DAB8CB36FFD3FAE7C2AFDB3F1C79D2EEB7FF871CDC0FDA5706FFC30DD7FFA),
    .INIT_55(256'hFABFB171F7DC7FFDCDFFD8C795878E14E7ED6DD4B1F7EB417D033FFDD0FEA3FD),
    .INIT_56(256'hF6AAA75DFCE9FD93EEE4EDBC0B053B7F507BF7FDF6CFC2AFB473BFFE5A7DAC7E),
    .INIT_57(256'hF51EF543A3651F84A96A57FFB3A6874931F687DFF007FF099DD037CD47FE9FFD),
    .INIT_58(256'hF0EF4BC23C36DCDB8DF8E95AA015DFEAA56ABBCF4599DBB7F327A8DFFEE5658A),
    .INIT_59(256'hA6786351F0EF0444377FD0BCF4AAAA956AAAB546904ED40EF1062A5F501FD175),
    .INIT_5A(256'h2A7C0A42D287F0CA7EBD611F6A8790B209FAAE17B47BFFCD6AD7F7FC405C4DE2),
    .INIT_5B(256'h000000000000000000000000000FFFFFFFFFFFFFFFFFFFFAADD587C7AAFDF2FC),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h65FC5D8E0001420000000000000000003FFFFFFFEAAA9543808FC0CC00000000),
    .INIT_5E(256'h0000020C000400100100070101346291000000000000064E0531A706B129E982),
    .INIT_5F(256'h0C000000000000004F00010002300000000000E0880000F3F33939000E800000),
    .INIT_60(256'h00000000000000100000000000000000000000000000000000000000C000000C),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_8 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_8_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_8_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_8_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_8_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [17],out[1]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_8_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_8_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_8_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_8_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_8_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_8_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_8_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_9" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h554154C0000104703C710C701600F77631713000C1077DDC00C0044100003000),
    .INIT_01(256'h954D4555513100528625695D7565D5514D5155534711810C1171015545513101),
    .INIT_02(256'h5D596553D5C43445155154F5514515555D75D55154DDC401097ADB95A575D55D),
    .INIT_03(256'h44C4016A9A95A545159455658545554115570D04D51565D9955745D75D6555D7),
    .INIT_04(256'h5815C406451551547559659555514515595611C40528625695D7557655051555),
    .INIT_05(256'h555410555555555555550B110240400D8615156519955745D75D6555D75D5965),
    .INIT_06(256'h0006EB5DD8014550000000255655155000110085144040000005400040555500),
    .INIT_07(256'h408000000999B56689CDD57555544FF999A73FFCD5CD5C4ED7F57E62E9334000),
    .INIT_08(256'h54005551557B95A51CA5D755570D53C1C5555554575D55545BAD895D05515555),
    .INIT_09(256'hAB548EC4AB340208B24F52A12F819890A14060700056508017F51C00261055D5),
    .INIT_0A(256'h010100047C3074C06EA4841600604C6A03162501C1650A44225A8596B5003C0E),
    .INIT_0B(256'h3A730AB1FDFF0416705B20C94110964101A5A2480D5340056EA7A28905029B7C),
    .INIT_0C(256'h5401D00F100254021CC53020319340283156400088E9CC2AC7F7FC1057059C1C),
    .INIT_0D(256'hC4C09E2CD0001E000A4E0E408701CE26431BC00055579C77BB2416403A447230),
    .INIT_0E(256'h6AA34C82D005040F24300362E8008C5C5C652BE1E07560D803749023F49B02C0),
    .INIT_0F(256'h2116558551805023A050329B593238A83C11C005D26054A8D01B4629880402B2),
    .INIT_10(256'h2016E0C083028995FEFFFFE5104054456174F721015CC057184400100147CC00),
    .INIT_11(256'hCD002A44363C31DECD0B437EF6B38C491036F48EF060000C04BCEEF23839B30F),
    .INIT_12(256'hDF5150114560C0500C017D8A479300012807BD104090990075D02B135B7C4D6D),
    .INIT_13(256'h537D9401C2436F1055E128F36F9115744F260D35F7CCEC103FFC400191500096),
    .INIT_14(256'h04F15031990C31990C1011C94810400900001232E79514033050C0594480016D),
    .INIT_15(256'h01973B00D0008000325CC33C756095F8C5C1D0712C2D43C0B5353400B0D58DC1),
    .INIT_16(256'h444001C5871B0BC40000D713CC0030E08D983B143076CC6DF59EC60550023480),
    .INIT_17(256'h8030240C001560FF110044403430C5E4C038140001504145C314CF4285855518),
    .INIT_18(256'h080012200C044E04218831B080054A8400B0641540F001F15F295440C0500C50),
    .INIT_19(256'h423A2174BE7C355C140812FD504002114205581D3595CBC804AB10202C122405),
    .INIT_1A(256'h00CA48500004444158F96064120049601432A85526200000014194080FDC1C0C),
    .INIT_1B(256'h030EA0CFF07646E19340000000DCEC2DC800000005D1600040109D5EF7000000),
    .INIT_1C(256'h01400000015D5D9D5C015F01004030570783E400033A0040E404003401FCD730),
    .INIT_1D(256'h2C9C1B3C2BBB4C0D12C0A3006210D02C40003087305088C13808BFC2155510E5),
    .INIT_1E(256'hB2CDE7A24C7007653938E5000000AC0566DA83002016BAC47C7180C159BAA4C2),
    .INIT_1F(256'h8154D6C00220D828EF8C159B60A7D14C40382CA20B513108E737FA30184830B2),
    .INIT_20(256'h294000000159BA8363556105EB06C07C1555555E5486EDF0D0DBFB7E31000005),
    .INIT_21(256'h7B07C50F2120CC62E8E30D0FA38C30360012008100368BC7380000000D4309C0),
    .INIT_22(256'h4F55D5D9D51700F155400C15D567555C513000000000C30F18A433FFFF015C01),
    .INIT_23(256'hC4401CF4010003C390003400085C315304201D37500765F3CC047540000000CE),
    .INIT_24(256'hC5406500C92C9E35140DC50DEFA44004054032651560C000057F217043C447C0),
    .INIT_25(256'hCC4D0F3E421004C000C0830160B3DCF431819C100968207BD1520CC0034001CF),
    .INIT_26(256'hC0F60B7D004080F2F0C0EBD0E00033C0E297555D2FA04C04CD40D6CCE03C30E1),
    .INIT_27(256'h15D5D9D5D93F2D7114000001339040C950000149EC9840F0165555CDF942122D),
    .INIT_28(256'h4D402F0021D3F443D00DC002CC91F107104C000000077716440E1060605669C6),
    .INIT_29(256'h1E0358F8AFCCD530002D3DD0E0D0A0DD02CEC4D0C000E3E13323F7B7408CC338),
    .INIT_2A(256'h1504C336504E541C0500CCF015B0000700540F04E424C10024043E8AC1CC34CC),
    .INIT_2B(256'h86345503020018741D615030CE94565C66310104168110241FC9A08000730001),
    .INIT_2C(256'h58470003415C00C162140C0003E213B44C100EC111D8400A68D85001160009A6),
    .INIT_2D(256'h1474D403000073910255001D01D2870E4603D80460006581A4440803F326AF31),
    .INIT_2E(256'h00892241CF3C0004000B72C6C74037030042ED76711D1B318503FCBD335404C0),
    .INIT_2F(256'h252183C076130F02C8CC0344001D8C0372528D58E074A3548AD70013AC40C010),
    .INIT_30(256'h421009BCBF88234D3015CD00300800F030B35E702002900E00E21307DC00C0E5),
    .INIT_31(256'h2556001557C58340200DD554088C722000CCEC133B021DE214380568940C384A),
    .INIT_32(256'h0B8BCCC93A2AB2F09CBF5024F184880373431100003CDC2131915B0356C015A0),
    .INIT_33(256'h517DF74D4D00C33C0B448D54FC1558F3D5400015DDB0D544C8DED7944C2C6B78),
    .INIT_34(256'h084349033C9000240D5CC64D826B00050321CF420103901453C3F143FE0C405C),
    .INIT_35(256'h000000001E09064647455565554B01FD2A6B1FFE877C4CC0A1FC000B000155C0),
    .INIT_36(256'h5EADADE188057340012223A4FA00C306D00A262D583C05CA9316CDE001538040),
    .INIT_37(256'h2FBB060D30000000041F54545F50303603040016C3EEFD57EC1070015800315D),
    .INIT_38(256'h1700412D09B0AAC0080002200C55F2704D15D5D9D5341059415153304000E076),
    .INIT_39(256'hF32D71D319B16112BA20073D04DF225110F0072B83E7075DBBCD159818F16F00),
    .INIT_3A(256'h00566D0A557F85555900320D7F130E04D15D5D9D534031D1334F2CDB80BE7075),
    .INIT_3B(256'h17F6D00002595600186D4BC1F2C15020C43B55000B830432531E23000C500000),
    .INIT_3C(256'h656B93910F00003C4D36385D75071438C38510000000323B0015E0005FB55130),
    .INIT_3D(256'h304A923403C3451005401071D72D10397D573643600F21D8A40843C00034E018),
    .INIT_3E(256'h075CE74480302323E71C000D400B4E80D2115CC23FC76CCF04315912D3003943),
    .INIT_3F(256'h65EF630112DEC0B743F015577F3F011E70AAC1F4F0C2EC61A50015500095C31D),
    .INIT_40(256'h636CC041C400C3C3B4D3031B2C01000A63EFDD033956AE220DC40373E0D40053),
    .INIT_41(256'hC106D51C2760335744CD4CD47351F343D503D385B05037477B71130F00D2DC60),
    .INIT_42(256'h0E0550000C0559927C040008BE4007EEE222C060111C83B17081DF1555D4D0C5),
    .INIT_43(256'h1C1740600180EC03C24FE40000555D07B53A1CF06000152B01566C0020007D80),
    .INIT_44(256'h0C0C9660CDD5C031CE01341C1303000075717800C2A5F5005735BF056C3D24D5),
    .INIT_45(256'h0446907A000660C04752EBB8400FE54002C60B060B1807257F90583D21088120),
    .INIT_46(256'h18DDED3018DC64C063361003F77B440CD014C004C03CC4C463B5400C0AC2C59C),
    .INIT_47(256'h420258F1C5C4200099C2C1F8400F254000D975209102698C20930703900F3350),
    .INIT_48(256'h6071C089558060C5500DD081533151000471613403CD05854581DB1D00F4C070),
    .INIT_49(256'h12D005F010558FD5FD0607CF6533E1C8F3050E01C0C015AD043440C40120D051),
    .INIT_4A(256'hE80003C9B212ACB30104E6BCE305CC610440513F71440E01000C443950493044),
    .INIT_4B(256'h0A35F28903F0A375647000FBC031F240F100113F1CDC04049514F0004076441A),
    .INIT_4C(256'h241C301438248E04C083B00117D029880C2848C4C500C777BCEFF28D5DC12313),
    .INIT_4D(256'h3312D0404DC300CF3D5D03313F3ECA8E2BFC002AE0C5B70340C6C062F90357C4),
    .INIT_4E(256'h7650D9A14511512DD65572F3D04035C8C011B31209041204B86B4017102F08F0),
    .INIT_4F(256'h012C04DC103FB064A800C7D7051104940120DFB935300004300303164B49BDFD),
    .INIT_50(256'h48C0455564F7750034180105DC1D21D1600C835D004D070560E43B0466601010),
    .INIT_51(256'h141338C7004395341354140C40330054014345B708005BC6084002775711555C),
    .INIT_52(256'hC002803317C0D441254483BC2E0CA29473C0D005840F80640F833A8020005144),
    .INIT_53(256'h000E6400071001038674602483C11753403000FD5800D0CD01400000541D5050),
    .INIT_54(256'hF00091641300C48441C440304419444D0F1080779211CF010A01501455D4000D),
    .INIT_55(256'h118400131C14C40547104343C0131C4403C240251370637954D1801D56114815),
    .INIT_56(256'h0925C96102C3700C260060039C11C387503400155C30440331B1441000030473),
    .INIT_57(256'h39C3091550EA00812200A403BC541390C60413C1039C0069D6E9903088056047),
    .INIT_58(256'h5E009976978C16031CC3E1300559D02984C00B1595F4C080034301CC071A6290),
    .INIT_59(256'h55B2482CA66563B3C5854D97510000A01D821AB4258F294F0A47F4305AD01C04),
    .INIT_5A(256'hC006D83C18130E194E4D0040401395B65115241C0C3C3016402C500D1D0D5533),
    .INIT_5B(256'h000000000000000000000000000D0001000400000010000003E0544B94C2C2C3),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h453D41C4000144002AAAAAAAAAAAAAAA9555555555555554008F00CC10000000),
    .INIT_5E(256'h0000011C000D120001000402310C120500000000000004CE1D01A044F15C2812),
    .INIT_5F(256'h00000000000000004800023001000000000000C0400000F3F306060001000000),
    .INIT_60(256'h00000000000000100004000010000000000000000000000000000000C0000008),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_9 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_9_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_9_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_9_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_9_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [19:18]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_9_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_9_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_9_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_9_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_9_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_9_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_9_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11 
       (.I0(\imem_rom.rdata_reg [19]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [1]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [17]),
        .O(\imem_rom.rdata_reg_9_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12__0 
       (.I0(\imem_rom.rdata_reg [18]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [16]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_9_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13 
       (.I0(\imem_rom.rdata_reg [21]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [19]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_10_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14__0 
       (.I0(\imem_rom.rdata_reg [20]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [18]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_10_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 
       (.I0(\rdata_o_reg[1] ),
        .I1(\imem_rom.rdata_reg [1]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [1]),
        .I4(rden),
        .I5(\rdata_o_reg[1]_0 ),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 
       (.I0(\rdata_o_reg[0] ),
        .I1(\imem_rom.rdata_reg [0]),
        .I2(\imem_rsp[ack] ),
        .I3(rden),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [0]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 
       (.I0(\rdata_o_reg[3] ),
        .I1(\imem_rom.rdata_reg [3]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [3]),
        .I4(rden),
        .I5(\rdata_o_reg[3]_0 ),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 
       (.I0(\rdata_o_reg[2] ),
        .I1(\imem_rom.rdata_reg [2]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [2]),
        .I4(rden),
        .I5(\rdata_o_reg[2]_0 ),
        .O(\main_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 
       (.I0(\rdata_o_reg[4] ),
        .I1(\imem_rom.rdata_reg [4]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [4]),
        .I4(rden),
        .I5(\rdata_o_reg[4]_0 ),
        .O(\main_rsp[data] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9 
       (.I0(\imem_rom.rdata_reg [17]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [15]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_8_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 
       (.I0(\rdata_o_reg[13] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [4]),
        .I2(\imem_rom.rdata_reg [29]),
        .I3(\imem_rsp[ack] ),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [25]),
        .O(\main_rsp[data] [6]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2__0 
       (.I0(\rdata_o_reg[12] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [3]),
        .I2(\imem_rom.rdata_reg [28]),
        .I3(\imem_rsp[ack] ),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [24]),
        .O(\main_rsp[data] [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6__0 
       (.I0(\imem_rom.rdata_reg [13]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [12]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_6_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7 
       (.I0(\imem_rom.rdata_reg [31]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [3]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [6]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [27]),
        .O(\imem_rom.rdata_reg_15_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7__0 
       (.I0(\imem_rom.rdata_reg [12]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [0]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [11]),
        .O(\imem_rom.rdata_reg_6_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8 
       (.I0(\imem_rom.rdata_reg [30]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [5]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [26]),
        .O(\imem_rom.rdata_reg_15_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8__0 
       (.I0(\imem_rom.rdata_reg [15]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [14]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_7_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_9 
       (.I0(\imem_rom.rdata_reg [14]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [13]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_7_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10 
       (.I0(\imem_rom.rdata_reg [24]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [21]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_12_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10__0 
       (.I0(\imem_rom.rdata_reg [8]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [7]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_4_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11 
       (.I0(\imem_rom.rdata_reg [27]),
        .I1(\imem_rsp[ack] ),
        .I2(Q),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [2]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [23]),
        .O(\imem_rom.rdata_reg_13_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11__0 
       (.I0(\imem_rom.rdata_reg [11]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [10]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_5_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12 
       (.I0(\imem_rom.rdata_reg [26]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [22]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_13_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12__0 
       (.I0(\imem_rom.rdata_reg [10]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [9]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_5_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7 
       (.I0(\imem_rom.rdata_reg [23]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [20]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_11_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7__0 
       (.I0(\imem_rom.rdata_reg [7]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [6]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_3_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8__0 
       (.I0(\imem_rom.rdata_reg [6]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [5]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_3_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9__0 
       (.I0(\imem_rom.rdata_reg [9]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [8]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_4_0 ));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden_reg_0),
        .Q(\imem_rsp[ack] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime
   (mti_i,
    \mtime_hi_reg[0]_0 ,
    \mtime_hi_reg[1]_0 ,
    \mtime_hi_reg[2]_0 ,
    \mtime_hi_reg[3]_0 ,
    \mtime_hi_reg[4]_0 ,
    \mtime_hi_reg[5]_0 ,
    \mtime_hi_reg[6]_0 ,
    \mtime_hi_reg[7]_0 ,
    \mtime_hi_reg[8]_0 ,
    \mtime_hi_reg[9]_0 ,
    \mtime_hi_reg[10]_0 ,
    \mtime_hi_reg[11]_0 ,
    \mtime_hi_reg[12]_0 ,
    \mtime_hi_reg[13]_0 ,
    \mtime_hi_reg[14]_0 ,
    \mtime_hi_reg[15]_0 ,
    \mtime_hi_reg[16]_0 ,
    \mtime_hi_reg[17]_0 ,
    \mtime_hi_reg[18]_0 ,
    \mtime_hi_reg[19]_0 ,
    \mtime_hi_reg[20]_0 ,
    \mtime_hi_reg[21]_0 ,
    \mtime_hi_reg[22]_0 ,
    \mtime_hi_reg[23]_0 ,
    \mtime_hi_reg[24]_0 ,
    \mtime_hi_reg[25]_0 ,
    \mtime_hi_reg[26]_0 ,
    \mtime_hi_reg[27]_0 ,
    \mtime_hi_reg[28]_0 ,
    \mtime_hi_reg[29]_0 ,
    \mtime_hi_reg[30]_0 ,
    \mtime_hi_reg[31]_0 ,
    Q,
    \mtime_hi_reg[26]_1 ,
    \mtime_hi_reg[20]_1 ,
    \mtime_hi_reg[14]_1 ,
    \mtime_hi_reg[8]_1 ,
    \mtime_hi_reg[0]_1 ,
    \mtime_lo_reg[1]_0 ,
    \mtime_lo_reg[2]_0 ,
    \mtime_lo_reg[3]_0 ,
    \mtime_hi_reg[4]_1 ,
    \mtime_hi_reg[5]_1 ,
    \mtime_hi_reg[6]_1 ,
    \mtime_lo_reg[7]_0 ,
    \mtime_hi_reg[9]_1 ,
    \mtime_hi_reg[10]_1 ,
    \mtime_hi_reg[11]_1 ,
    \mtime_lo_reg[12]_0 ,
    \mtime_hi_reg[13]_1 ,
    \mtime_lo_reg[15]_0 ,
    \mtime_lo_reg[16]_0 ,
    \mtime_hi_reg[17]_1 ,
    \mtime_hi_reg[18]_1 ,
    \mtime_lo_reg[19]_0 ,
    \mtime_lo_reg[21]_0 ,
    \mtime_hi_reg[22]_1 ,
    \mtime_lo_reg[23]_0 ,
    \mtime_lo_reg[24]_0 ,
    \mtime_hi_reg[25]_1 ,
    \mtime_lo_reg[27]_0 ,
    \mtime_hi_reg[28]_1 ,
    \mtime_hi_reg[29]_1 ,
    \mtime_hi_reg[30]_1 ,
    \mtime_hi_reg[31]_1 ,
    \bus_rsp_o_reg[ack]_0 ,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][2]_0 ,
    clk,
    rstn_sys,
    \iodev_req[11][stb] ,
    \bus_rsp_o_reg[data][26]_0 ,
    ADDRARDADDR,
    \bus_rsp_o_reg[data][8]_0 ,
    \iodev_rsp[3][ack] ,
    \iodev_rsp[12][ack] ,
    \imem_rsp[ack] ,
    \mtimecmp_hi_reg[31]_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ,
    D,
    E,
    \mtimecmp_lo_reg[31]_0 ,
    \bus_rsp_o_reg[data][31]_1 );
  output mti_i;
  output \mtime_hi_reg[0]_0 ;
  output \mtime_hi_reg[1]_0 ;
  output \mtime_hi_reg[2]_0 ;
  output \mtime_hi_reg[3]_0 ;
  output \mtime_hi_reg[4]_0 ;
  output \mtime_hi_reg[5]_0 ;
  output \mtime_hi_reg[6]_0 ;
  output \mtime_hi_reg[7]_0 ;
  output \mtime_hi_reg[8]_0 ;
  output \mtime_hi_reg[9]_0 ;
  output \mtime_hi_reg[10]_0 ;
  output \mtime_hi_reg[11]_0 ;
  output \mtime_hi_reg[12]_0 ;
  output \mtime_hi_reg[13]_0 ;
  output \mtime_hi_reg[14]_0 ;
  output \mtime_hi_reg[15]_0 ;
  output \mtime_hi_reg[16]_0 ;
  output \mtime_hi_reg[17]_0 ;
  output \mtime_hi_reg[18]_0 ;
  output \mtime_hi_reg[19]_0 ;
  output \mtime_hi_reg[20]_0 ;
  output \mtime_hi_reg[21]_0 ;
  output \mtime_hi_reg[22]_0 ;
  output \mtime_hi_reg[23]_0 ;
  output \mtime_hi_reg[24]_0 ;
  output \mtime_hi_reg[25]_0 ;
  output \mtime_hi_reg[26]_0 ;
  output \mtime_hi_reg[27]_0 ;
  output \mtime_hi_reg[28]_0 ;
  output \mtime_hi_reg[29]_0 ;
  output \mtime_hi_reg[30]_0 ;
  output \mtime_hi_reg[31]_0 ;
  output [31:0]Q;
  output \mtime_hi_reg[26]_1 ;
  output \mtime_hi_reg[20]_1 ;
  output \mtime_hi_reg[14]_1 ;
  output \mtime_hi_reg[8]_1 ;
  output \mtime_hi_reg[0]_1 ;
  output \mtime_lo_reg[1]_0 ;
  output \mtime_lo_reg[2]_0 ;
  output \mtime_lo_reg[3]_0 ;
  output \mtime_hi_reg[4]_1 ;
  output \mtime_hi_reg[5]_1 ;
  output \mtime_hi_reg[6]_1 ;
  output \mtime_lo_reg[7]_0 ;
  output \mtime_hi_reg[9]_1 ;
  output \mtime_hi_reg[10]_1 ;
  output \mtime_hi_reg[11]_1 ;
  output \mtime_lo_reg[12]_0 ;
  output \mtime_hi_reg[13]_1 ;
  output \mtime_lo_reg[15]_0 ;
  output \mtime_lo_reg[16]_0 ;
  output \mtime_hi_reg[17]_1 ;
  output \mtime_hi_reg[18]_1 ;
  output \mtime_lo_reg[19]_0 ;
  output \mtime_lo_reg[21]_0 ;
  output \mtime_hi_reg[22]_1 ;
  output \mtime_lo_reg[23]_0 ;
  output \mtime_lo_reg[24]_0 ;
  output \mtime_hi_reg[25]_1 ;
  output \mtime_lo_reg[27]_0 ;
  output \mtime_hi_reg[28]_1 ;
  output \mtime_hi_reg[29]_1 ;
  output \mtime_hi_reg[30]_1 ;
  output \mtime_hi_reg[31]_1 ;
  output \bus_rsp_o_reg[ack]_0 ;
  output \bus_rsp_o_reg[data][3]_0 ;
  output [29:0]\bus_rsp_o_reg[data][31]_0 ;
  output \bus_rsp_o_reg[data][2]_0 ;
  input clk;
  input rstn_sys;
  input \iodev_req[11][stb] ;
  input \bus_rsp_o_reg[data][26]_0 ;
  input [0:0]ADDRARDADDR;
  input \bus_rsp_o_reg[data][8]_0 ;
  input \iodev_rsp[3][ack] ;
  input \iodev_rsp[12][ack] ;
  input \imem_rsp[ack] ;
  input [31:0]\mtimecmp_hi_reg[31]_0 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ;
  input [1:0]D;
  input [0:0]E;
  input [0:0]\mtimecmp_lo_reg[31]_0 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [0:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][26]_0 ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire [29:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][8]_0 ;
  wire clk;
  wire cmp_hi_eq;
  wire cmp_hi_gt;
  wire cmp_lo_ge;
  wire cmp_lo_ge_ff;
  wire cmp_lo_ge_ff0_carry__0_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_1;
  wire cmp_lo_ge_ff0_carry__0_n_2;
  wire cmp_lo_ge_ff0_carry__0_n_3;
  wire cmp_lo_ge_ff0_carry__1_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_1;
  wire cmp_lo_ge_ff0_carry__1_n_2;
  wire cmp_lo_ge_ff0_carry__1_n_3;
  wire cmp_lo_ge_ff0_carry__2_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__2_n_1;
  wire cmp_lo_ge_ff0_carry__2_n_2;
  wire cmp_lo_ge_ff0_carry__2_n_3;
  wire cmp_lo_ge_ff0_carry_i_1_n_0;
  wire cmp_lo_ge_ff0_carry_i_2_n_0;
  wire cmp_lo_ge_ff0_carry_i_3_n_0;
  wire cmp_lo_ge_ff0_carry_i_4_n_0;
  wire cmp_lo_ge_ff0_carry_i_5_n_0;
  wire cmp_lo_ge_ff0_carry_i_6_n_0;
  wire cmp_lo_ge_ff0_carry_i_7_n_0;
  wire cmp_lo_ge_ff0_carry_i_8_n_0;
  wire cmp_lo_ge_ff0_carry_n_0;
  wire cmp_lo_ge_ff0_carry_n_1;
  wire cmp_lo_ge_ff0_carry_n_2;
  wire cmp_lo_ge_ff0_carry_n_3;
  wire \imem_rsp[ack] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_rsp[11][ack] ;
  wire [3:2]\iodev_rsp[11][data] ;
  wire \iodev_rsp[12][ack] ;
  wire \iodev_rsp[3][ack] ;
  wire irq_o1_carry__0_i_1_n_0;
  wire irq_o1_carry__0_i_2_n_0;
  wire irq_o1_carry__0_i_3_n_0;
  wire irq_o1_carry__0_i_4_n_0;
  wire irq_o1_carry__0_i_5_n_0;
  wire irq_o1_carry__0_i_6_n_0;
  wire irq_o1_carry__0_i_7_n_0;
  wire irq_o1_carry__0_i_8_n_0;
  wire irq_o1_carry__0_n_0;
  wire irq_o1_carry__0_n_1;
  wire irq_o1_carry__0_n_2;
  wire irq_o1_carry__0_n_3;
  wire irq_o1_carry__1_i_1_n_0;
  wire irq_o1_carry__1_i_2_n_0;
  wire irq_o1_carry__1_i_3_n_0;
  wire irq_o1_carry__1_i_4_n_0;
  wire irq_o1_carry__1_i_5_n_0;
  wire irq_o1_carry__1_i_6_n_0;
  wire irq_o1_carry__1_i_7_n_0;
  wire irq_o1_carry__1_i_8_n_0;
  wire irq_o1_carry__1_n_0;
  wire irq_o1_carry__1_n_1;
  wire irq_o1_carry__1_n_2;
  wire irq_o1_carry__1_n_3;
  wire irq_o1_carry__2_i_1_n_0;
  wire irq_o1_carry__2_i_2_n_0;
  wire irq_o1_carry__2_i_3_n_0;
  wire irq_o1_carry__2_i_4_n_0;
  wire irq_o1_carry__2_i_5_n_0;
  wire irq_o1_carry__2_i_6_n_0;
  wire irq_o1_carry__2_i_7_n_0;
  wire irq_o1_carry__2_i_8_n_0;
  wire irq_o1_carry__2_n_1;
  wire irq_o1_carry__2_n_2;
  wire irq_o1_carry__2_n_3;
  wire irq_o1_carry_i_1_n_0;
  wire irq_o1_carry_i_2_n_0;
  wire irq_o1_carry_i_3_n_0;
  wire irq_o1_carry_i_4_n_0;
  wire irq_o1_carry_i_5_n_0;
  wire irq_o1_carry_i_6_n_0;
  wire irq_o1_carry_i_7_n_0;
  wire irq_o1_carry_i_8_n_0;
  wire irq_o1_carry_n_0;
  wire irq_o1_carry_n_1;
  wire irq_o1_carry_n_2;
  wire irq_o1_carry_n_3;
  wire irq_o2_carry__0_i_1_n_0;
  wire irq_o2_carry__0_i_2_n_0;
  wire irq_o2_carry__0_i_3_n_0;
  wire irq_o2_carry__0_i_4_n_0;
  wire irq_o2_carry__0_n_0;
  wire irq_o2_carry__0_n_1;
  wire irq_o2_carry__0_n_2;
  wire irq_o2_carry__0_n_3;
  wire irq_o2_carry__1_i_1_n_0;
  wire irq_o2_carry__1_i_2_n_0;
  wire irq_o2_carry__1_i_3_n_0;
  wire irq_o2_carry__1_n_2;
  wire irq_o2_carry__1_n_3;
  wire irq_o2_carry_i_1_n_0;
  wire irq_o2_carry_i_2_n_0;
  wire irq_o2_carry_i_3_n_0;
  wire irq_o2_carry_i_4_n_0;
  wire irq_o2_carry_n_0;
  wire irq_o2_carry_n_1;
  wire irq_o2_carry_n_2;
  wire irq_o2_carry_n_3;
  wire irq_o_i_1_n_0;
  wire load;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ;
  wire mti_i;
  wire \mtime_hi[11]_i_2_n_0 ;
  wire \mtime_hi[11]_i_3_n_0 ;
  wire \mtime_hi[11]_i_4_n_0 ;
  wire \mtime_hi[11]_i_5_n_0 ;
  wire \mtime_hi[15]_i_2_n_0 ;
  wire \mtime_hi[15]_i_3_n_0 ;
  wire \mtime_hi[15]_i_4_n_0 ;
  wire \mtime_hi[15]_i_5_n_0 ;
  wire \mtime_hi[19]_i_2_n_0 ;
  wire \mtime_hi[19]_i_3_n_0 ;
  wire \mtime_hi[19]_i_4_n_0 ;
  wire \mtime_hi[19]_i_5_n_0 ;
  wire \mtime_hi[23]_i_2_n_0 ;
  wire \mtime_hi[23]_i_3_n_0 ;
  wire \mtime_hi[23]_i_4_n_0 ;
  wire \mtime_hi[23]_i_5_n_0 ;
  wire \mtime_hi[27]_i_2_n_0 ;
  wire \mtime_hi[27]_i_3_n_0 ;
  wire \mtime_hi[27]_i_4_n_0 ;
  wire \mtime_hi[27]_i_5_n_0 ;
  wire \mtime_hi[31]_i_2_n_0 ;
  wire \mtime_hi[31]_i_3_n_0 ;
  wire \mtime_hi[31]_i_4_n_0 ;
  wire \mtime_hi[31]_i_5_n_0 ;
  wire \mtime_hi[3]_i_2_n_0 ;
  wire \mtime_hi[3]_i_3_n_0 ;
  wire \mtime_hi[3]_i_4_n_0 ;
  wire \mtime_hi[3]_i_5_n_0 ;
  wire \mtime_hi[3]_i_6_n_0 ;
  wire \mtime_hi[7]_i_2_n_0 ;
  wire \mtime_hi[7]_i_3_n_0 ;
  wire \mtime_hi[7]_i_4_n_0 ;
  wire \mtime_hi[7]_i_5_n_0 ;
  wire \mtime_hi_reg[0]_0 ;
  wire \mtime_hi_reg[0]_1 ;
  wire \mtime_hi_reg[10]_0 ;
  wire \mtime_hi_reg[10]_1 ;
  wire \mtime_hi_reg[11]_0 ;
  wire \mtime_hi_reg[11]_1 ;
  wire \mtime_hi_reg[11]_i_1_n_0 ;
  wire \mtime_hi_reg[11]_i_1_n_1 ;
  wire \mtime_hi_reg[11]_i_1_n_2 ;
  wire \mtime_hi_reg[11]_i_1_n_3 ;
  wire \mtime_hi_reg[11]_i_1_n_4 ;
  wire \mtime_hi_reg[11]_i_1_n_5 ;
  wire \mtime_hi_reg[11]_i_1_n_6 ;
  wire \mtime_hi_reg[11]_i_1_n_7 ;
  wire \mtime_hi_reg[12]_0 ;
  wire \mtime_hi_reg[13]_0 ;
  wire \mtime_hi_reg[13]_1 ;
  wire \mtime_hi_reg[14]_0 ;
  wire \mtime_hi_reg[14]_1 ;
  wire \mtime_hi_reg[15]_0 ;
  wire \mtime_hi_reg[15]_i_1_n_0 ;
  wire \mtime_hi_reg[15]_i_1_n_1 ;
  wire \mtime_hi_reg[15]_i_1_n_2 ;
  wire \mtime_hi_reg[15]_i_1_n_3 ;
  wire \mtime_hi_reg[15]_i_1_n_4 ;
  wire \mtime_hi_reg[15]_i_1_n_5 ;
  wire \mtime_hi_reg[15]_i_1_n_6 ;
  wire \mtime_hi_reg[15]_i_1_n_7 ;
  wire \mtime_hi_reg[16]_0 ;
  wire \mtime_hi_reg[17]_0 ;
  wire \mtime_hi_reg[17]_1 ;
  wire \mtime_hi_reg[18]_0 ;
  wire \mtime_hi_reg[18]_1 ;
  wire \mtime_hi_reg[19]_0 ;
  wire \mtime_hi_reg[19]_i_1_n_0 ;
  wire \mtime_hi_reg[19]_i_1_n_1 ;
  wire \mtime_hi_reg[19]_i_1_n_2 ;
  wire \mtime_hi_reg[19]_i_1_n_3 ;
  wire \mtime_hi_reg[19]_i_1_n_4 ;
  wire \mtime_hi_reg[19]_i_1_n_5 ;
  wire \mtime_hi_reg[19]_i_1_n_6 ;
  wire \mtime_hi_reg[19]_i_1_n_7 ;
  wire \mtime_hi_reg[1]_0 ;
  wire \mtime_hi_reg[20]_0 ;
  wire \mtime_hi_reg[20]_1 ;
  wire \mtime_hi_reg[21]_0 ;
  wire \mtime_hi_reg[22]_0 ;
  wire \mtime_hi_reg[22]_1 ;
  wire \mtime_hi_reg[23]_0 ;
  wire \mtime_hi_reg[23]_i_1_n_0 ;
  wire \mtime_hi_reg[23]_i_1_n_1 ;
  wire \mtime_hi_reg[23]_i_1_n_2 ;
  wire \mtime_hi_reg[23]_i_1_n_3 ;
  wire \mtime_hi_reg[23]_i_1_n_4 ;
  wire \mtime_hi_reg[23]_i_1_n_5 ;
  wire \mtime_hi_reg[23]_i_1_n_6 ;
  wire \mtime_hi_reg[23]_i_1_n_7 ;
  wire \mtime_hi_reg[24]_0 ;
  wire \mtime_hi_reg[25]_0 ;
  wire \mtime_hi_reg[25]_1 ;
  wire \mtime_hi_reg[26]_0 ;
  wire \mtime_hi_reg[26]_1 ;
  wire \mtime_hi_reg[27]_0 ;
  wire \mtime_hi_reg[27]_i_1_n_0 ;
  wire \mtime_hi_reg[27]_i_1_n_1 ;
  wire \mtime_hi_reg[27]_i_1_n_2 ;
  wire \mtime_hi_reg[27]_i_1_n_3 ;
  wire \mtime_hi_reg[27]_i_1_n_4 ;
  wire \mtime_hi_reg[27]_i_1_n_5 ;
  wire \mtime_hi_reg[27]_i_1_n_6 ;
  wire \mtime_hi_reg[27]_i_1_n_7 ;
  wire \mtime_hi_reg[28]_0 ;
  wire \mtime_hi_reg[28]_1 ;
  wire \mtime_hi_reg[29]_0 ;
  wire \mtime_hi_reg[29]_1 ;
  wire \mtime_hi_reg[2]_0 ;
  wire \mtime_hi_reg[30]_0 ;
  wire \mtime_hi_reg[30]_1 ;
  wire \mtime_hi_reg[31]_0 ;
  wire \mtime_hi_reg[31]_1 ;
  wire \mtime_hi_reg[31]_i_1_n_1 ;
  wire \mtime_hi_reg[31]_i_1_n_2 ;
  wire \mtime_hi_reg[31]_i_1_n_3 ;
  wire \mtime_hi_reg[31]_i_1_n_4 ;
  wire \mtime_hi_reg[31]_i_1_n_5 ;
  wire \mtime_hi_reg[31]_i_1_n_6 ;
  wire \mtime_hi_reg[31]_i_1_n_7 ;
  wire \mtime_hi_reg[3]_0 ;
  wire \mtime_hi_reg[3]_i_1_n_0 ;
  wire \mtime_hi_reg[3]_i_1_n_1 ;
  wire \mtime_hi_reg[3]_i_1_n_2 ;
  wire \mtime_hi_reg[3]_i_1_n_3 ;
  wire \mtime_hi_reg[3]_i_1_n_4 ;
  wire \mtime_hi_reg[3]_i_1_n_5 ;
  wire \mtime_hi_reg[3]_i_1_n_6 ;
  wire \mtime_hi_reg[3]_i_1_n_7 ;
  wire \mtime_hi_reg[4]_0 ;
  wire \mtime_hi_reg[4]_1 ;
  wire \mtime_hi_reg[5]_0 ;
  wire \mtime_hi_reg[5]_1 ;
  wire \mtime_hi_reg[6]_0 ;
  wire \mtime_hi_reg[6]_1 ;
  wire \mtime_hi_reg[7]_0 ;
  wire \mtime_hi_reg[7]_i_1_n_0 ;
  wire \mtime_hi_reg[7]_i_1_n_1 ;
  wire \mtime_hi_reg[7]_i_1_n_2 ;
  wire \mtime_hi_reg[7]_i_1_n_3 ;
  wire \mtime_hi_reg[7]_i_1_n_4 ;
  wire \mtime_hi_reg[7]_i_1_n_5 ;
  wire \mtime_hi_reg[7]_i_1_n_6 ;
  wire \mtime_hi_reg[7]_i_1_n_7 ;
  wire \mtime_hi_reg[8]_0 ;
  wire \mtime_hi_reg[8]_1 ;
  wire \mtime_hi_reg[9]_0 ;
  wire \mtime_hi_reg[9]_1 ;
  wire \mtime_lo[0]_i_1_n_0 ;
  wire \mtime_lo[10]_i_1_n_0 ;
  wire \mtime_lo[11]_i_1_n_0 ;
  wire \mtime_lo[12]_i_1_n_0 ;
  wire \mtime_lo[13]_i_1_n_0 ;
  wire \mtime_lo[14]_i_1_n_0 ;
  wire \mtime_lo[15]_i_1_n_0 ;
  wire \mtime_lo[16]_i_1_n_0 ;
  wire \mtime_lo[17]_i_1_n_0 ;
  wire \mtime_lo[18]_i_1_n_0 ;
  wire \mtime_lo[19]_i_1_n_0 ;
  wire \mtime_lo[1]_i_1_n_0 ;
  wire \mtime_lo[20]_i_1_n_0 ;
  wire \mtime_lo[21]_i_1_n_0 ;
  wire \mtime_lo[22]_i_1_n_0 ;
  wire \mtime_lo[23]_i_1_n_0 ;
  wire \mtime_lo[24]_i_1_n_0 ;
  wire \mtime_lo[25]_i_1_n_0 ;
  wire \mtime_lo[26]_i_1_n_0 ;
  wire \mtime_lo[27]_i_1_n_0 ;
  wire \mtime_lo[28]_i_1_n_0 ;
  wire \mtime_lo[29]_i_1_n_0 ;
  wire \mtime_lo[2]_i_1_n_0 ;
  wire \mtime_lo[30]_i_1_n_0 ;
  wire \mtime_lo[31]_i_1_n_0 ;
  wire \mtime_lo[3]_i_1_n_0 ;
  wire \mtime_lo[4]_i_1_n_0 ;
  wire \mtime_lo[5]_i_1_n_0 ;
  wire \mtime_lo[6]_i_1_n_0 ;
  wire \mtime_lo[7]_i_1_n_0 ;
  wire \mtime_lo[8]_i_1_n_0 ;
  wire \mtime_lo[9]_i_1_n_0 ;
  wire mtime_lo_cry;
  wire \mtime_lo_reg[12]_0 ;
  wire \mtime_lo_reg[15]_0 ;
  wire \mtime_lo_reg[16]_0 ;
  wire \mtime_lo_reg[19]_0 ;
  wire \mtime_lo_reg[1]_0 ;
  wire \mtime_lo_reg[21]_0 ;
  wire \mtime_lo_reg[23]_0 ;
  wire \mtime_lo_reg[24]_0 ;
  wire \mtime_lo_reg[27]_0 ;
  wire \mtime_lo_reg[2]_0 ;
  wire \mtime_lo_reg[3]_0 ;
  wire \mtime_lo_reg[7]_0 ;
  wire \mtime_we_reg_n_0_[0] ;
  wire [31:0]\mtimecmp_hi_reg[31]_0 ;
  wire \mtimecmp_hi_reg_n_0_[0] ;
  wire \mtimecmp_hi_reg_n_0_[10] ;
  wire \mtimecmp_hi_reg_n_0_[11] ;
  wire \mtimecmp_hi_reg_n_0_[12] ;
  wire \mtimecmp_hi_reg_n_0_[13] ;
  wire \mtimecmp_hi_reg_n_0_[14] ;
  wire \mtimecmp_hi_reg_n_0_[15] ;
  wire \mtimecmp_hi_reg_n_0_[16] ;
  wire \mtimecmp_hi_reg_n_0_[17] ;
  wire \mtimecmp_hi_reg_n_0_[18] ;
  wire \mtimecmp_hi_reg_n_0_[19] ;
  wire \mtimecmp_hi_reg_n_0_[1] ;
  wire \mtimecmp_hi_reg_n_0_[20] ;
  wire \mtimecmp_hi_reg_n_0_[21] ;
  wire \mtimecmp_hi_reg_n_0_[22] ;
  wire \mtimecmp_hi_reg_n_0_[23] ;
  wire \mtimecmp_hi_reg_n_0_[24] ;
  wire \mtimecmp_hi_reg_n_0_[25] ;
  wire \mtimecmp_hi_reg_n_0_[26] ;
  wire \mtimecmp_hi_reg_n_0_[27] ;
  wire \mtimecmp_hi_reg_n_0_[28] ;
  wire \mtimecmp_hi_reg_n_0_[29] ;
  wire \mtimecmp_hi_reg_n_0_[2] ;
  wire \mtimecmp_hi_reg_n_0_[30] ;
  wire \mtimecmp_hi_reg_n_0_[31] ;
  wire \mtimecmp_hi_reg_n_0_[3] ;
  wire \mtimecmp_hi_reg_n_0_[4] ;
  wire \mtimecmp_hi_reg_n_0_[5] ;
  wire \mtimecmp_hi_reg_n_0_[6] ;
  wire \mtimecmp_hi_reg_n_0_[7] ;
  wire \mtimecmp_hi_reg_n_0_[8] ;
  wire \mtimecmp_hi_reg_n_0_[9] ;
  wire [0:0]\mtimecmp_lo_reg[31]_0 ;
  wire \mtimecmp_lo_reg_n_0_[0] ;
  wire \mtimecmp_lo_reg_n_0_[10] ;
  wire \mtimecmp_lo_reg_n_0_[11] ;
  wire \mtimecmp_lo_reg_n_0_[12] ;
  wire \mtimecmp_lo_reg_n_0_[13] ;
  wire \mtimecmp_lo_reg_n_0_[14] ;
  wire \mtimecmp_lo_reg_n_0_[15] ;
  wire \mtimecmp_lo_reg_n_0_[16] ;
  wire \mtimecmp_lo_reg_n_0_[17] ;
  wire \mtimecmp_lo_reg_n_0_[18] ;
  wire \mtimecmp_lo_reg_n_0_[19] ;
  wire \mtimecmp_lo_reg_n_0_[1] ;
  wire \mtimecmp_lo_reg_n_0_[20] ;
  wire \mtimecmp_lo_reg_n_0_[21] ;
  wire \mtimecmp_lo_reg_n_0_[22] ;
  wire \mtimecmp_lo_reg_n_0_[23] ;
  wire \mtimecmp_lo_reg_n_0_[24] ;
  wire \mtimecmp_lo_reg_n_0_[25] ;
  wire \mtimecmp_lo_reg_n_0_[26] ;
  wire \mtimecmp_lo_reg_n_0_[27] ;
  wire \mtimecmp_lo_reg_n_0_[28] ;
  wire \mtimecmp_lo_reg_n_0_[29] ;
  wire \mtimecmp_lo_reg_n_0_[2] ;
  wire \mtimecmp_lo_reg_n_0_[30] ;
  wire \mtimecmp_lo_reg_n_0_[31] ;
  wire \mtimecmp_lo_reg_n_0_[3] ;
  wire \mtimecmp_lo_reg_n_0_[4] ;
  wire \mtimecmp_lo_reg_n_0_[5] ;
  wire \mtimecmp_lo_reg_n_0_[6] ;
  wire \mtimecmp_lo_reg_n_0_[7] ;
  wire \mtimecmp_lo_reg_n_0_[8] ;
  wire \mtimecmp_lo_reg_n_0_[9] ;
  wire p_0_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire rstn_sys;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_irq_o2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][0]_i_2 
       (.I0(\mtime_hi_reg[0]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[0] ),
        .O(\mtime_hi_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][10]_i_2 
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(Q[10]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[10] ),
        .O(\mtime_hi_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][11]_i_2 
       (.I0(\mtime_hi_reg[11]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[11] ),
        .I2(Q[11]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[11] ),
        .O(\mtime_hi_reg[11]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][12]_i_2 
       (.I0(Q[12]),
        .I1(\mtime_hi_reg[12]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[12] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[12] ),
        .O(\mtime_lo_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][13]_i_2 
       (.I0(\mtime_hi_reg[13]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[13] ),
        .I2(Q[13]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[13] ),
        .O(\mtime_hi_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][14]_i_2 
       (.I0(\mtime_hi_reg[14]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(Q[14]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[14] ),
        .O(\mtime_hi_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][15]_i_2 
       (.I0(Q[15]),
        .I1(\mtime_hi_reg[15]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[15] ),
        .O(\mtime_lo_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][16]_i_2 
       (.I0(Q[16]),
        .I1(\mtime_hi_reg[16]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[16] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[16] ),
        .O(\mtime_lo_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][17]_i_2 
       (.I0(\mtime_hi_reg[17]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[17] ),
        .I2(Q[17]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[17] ),
        .O(\mtime_hi_reg[17]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][18]_i_2__0 
       (.I0(\mtime_hi_reg[18]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(Q[18]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[18] ),
        .O(\mtime_hi_reg[18]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][19]_i_2 
       (.I0(Q[19]),
        .I1(\mtime_hi_reg[19]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[19] ),
        .O(\mtime_lo_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][1]_i_2 
       (.I0(Q[1]),
        .I1(\mtime_hi_reg[1]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[1] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[1] ),
        .O(\mtime_lo_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][20]_i_2 
       (.I0(\mtime_hi_reg[20]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(Q[20]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[20] ),
        .O(\mtime_hi_reg[20]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][21]_i_2 
       (.I0(Q[21]),
        .I1(\mtime_hi_reg[21]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[21] ),
        .O(\mtime_lo_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][22]_i_2 
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(Q[22]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[22] ),
        .O(\mtime_hi_reg[22]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][23]_i_2 
       (.I0(Q[23]),
        .I1(\mtime_hi_reg[23]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[23] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[23] ),
        .O(\mtime_lo_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][24]_i_2 
       (.I0(Q[24]),
        .I1(\mtime_hi_reg[24]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[24] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[24] ),
        .O(\mtime_lo_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][25]_i_2 
       (.I0(\mtime_hi_reg[25]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[25] ),
        .I2(Q[25]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[25] ),
        .O(\mtime_hi_reg[25]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][26]_i_2 
       (.I0(\mtime_hi_reg[26]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(Q[26]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[26] ),
        .O(\mtime_hi_reg[26]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][27]_i_2 
       (.I0(Q[27]),
        .I1(\mtime_hi_reg[27]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[27] ),
        .O(\mtime_lo_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][28]_i_2 
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(Q[28]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[28] ),
        .O(\mtime_hi_reg[28]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][29]_i_2 
       (.I0(\mtime_hi_reg[29]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[29] ),
        .I2(Q[29]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[29] ),
        .O(\mtime_hi_reg[29]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][2]_i_2 
       (.I0(Q[2]),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[2] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[2] ),
        .O(\mtime_lo_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][30]_i_2 
       (.I0(\mtime_hi_reg[30]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(Q[30]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[30] ),
        .O(\mtime_hi_reg[30]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][31]_i_2 
       (.I0(\mtime_hi_reg[31]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(Q[31]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[31] ),
        .O(\mtime_hi_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][3]_i_2 
       (.I0(Q[3]),
        .I1(\mtime_hi_reg[3]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[3] ),
        .O(\mtime_lo_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][4]_i_2 
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(Q[4]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[4] ),
        .O(\mtime_hi_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][5]_i_2 
       (.I0(\mtime_hi_reg[5]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[5] ),
        .I2(Q[5]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[5] ),
        .O(\mtime_hi_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][6]_i_2 
       (.I0(\mtime_hi_reg[6]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(Q[6]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[6] ),
        .O(\mtime_hi_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][7]_i_2__0 
       (.I0(Q[7]),
        .I1(\mtime_hi_reg[7]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[7] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[7] ),
        .O(\mtime_lo_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][8]_i_2 
       (.I0(\mtime_hi_reg[8]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(Q[8]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[8] ),
        .O(\mtime_hi_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][9]_i_2 
       (.I0(\mtime_hi_reg[9]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[9] ),
        .I2(Q[9]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[9] ),
        .O(\mtime_hi_reg[9]_1 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[11][stb] ),
        .Q(\iodev_rsp[11][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\iodev_rsp[11][data] [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\iodev_rsp[11][data] [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry
       (.CI(1'b0),
        .CO({cmp_lo_ge_ff0_carry_n_0,cmp_lo_ge_ff0_carry_n_1,cmp_lo_ge_ff0_carry_n_2,cmp_lo_ge_ff0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({cmp_lo_ge_ff0_carry_i_1_n_0,cmp_lo_ge_ff0_carry_i_2_n_0,cmp_lo_ge_ff0_carry_i_3_n_0,cmp_lo_ge_ff0_carry_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry_i_5_n_0,cmp_lo_ge_ff0_carry_i_6_n_0,cmp_lo_ge_ff0_carry_i_7_n_0,cmp_lo_ge_ff0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__0
       (.CI(cmp_lo_ge_ff0_carry_n_0),
        .CO({cmp_lo_ge_ff0_carry__0_n_0,cmp_lo_ge_ff0_carry__0_n_1,cmp_lo_ge_ff0_carry__0_n_2,cmp_lo_ge_ff0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__0_i_1_n_0,cmp_lo_ge_ff0_carry__0_i_2_n_0,cmp_lo_ge_ff0_carry__0_i_3_n_0,cmp_lo_ge_ff0_carry__0_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__0_i_5_n_0,cmp_lo_ge_ff0_carry__0_i_6_n_0,cmp_lo_ge_ff0_carry__0_i_7_n_0,cmp_lo_ge_ff0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_1
       (.I0(Q[15]),
        .I1(\mtimecmp_lo_reg_n_0_[15] ),
        .I2(Q[14]),
        .I3(\mtimecmp_lo_reg_n_0_[14] ),
        .O(cmp_lo_ge_ff0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_2
       (.I0(Q[13]),
        .I1(\mtimecmp_lo_reg_n_0_[13] ),
        .I2(Q[12]),
        .I3(\mtimecmp_lo_reg_n_0_[12] ),
        .O(cmp_lo_ge_ff0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_3
       (.I0(Q[11]),
        .I1(\mtimecmp_lo_reg_n_0_[11] ),
        .I2(Q[10]),
        .I3(\mtimecmp_lo_reg_n_0_[10] ),
        .O(cmp_lo_ge_ff0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_4
       (.I0(Q[9]),
        .I1(\mtimecmp_lo_reg_n_0_[9] ),
        .I2(Q[8]),
        .I3(\mtimecmp_lo_reg_n_0_[8] ),
        .O(cmp_lo_ge_ff0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\mtimecmp_lo_reg_n_0_[14] ),
        .I3(Q[14]),
        .O(cmp_lo_ge_ff0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\mtimecmp_lo_reg_n_0_[12] ),
        .I3(Q[12]),
        .O(cmp_lo_ge_ff0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\mtimecmp_lo_reg_n_0_[10] ),
        .I3(Q[10]),
        .O(cmp_lo_ge_ff0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\mtimecmp_lo_reg_n_0_[8] ),
        .I3(Q[8]),
        .O(cmp_lo_ge_ff0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__1
       (.CI(cmp_lo_ge_ff0_carry__0_n_0),
        .CO({cmp_lo_ge_ff0_carry__1_n_0,cmp_lo_ge_ff0_carry__1_n_1,cmp_lo_ge_ff0_carry__1_n_2,cmp_lo_ge_ff0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__1_i_1_n_0,cmp_lo_ge_ff0_carry__1_i_2_n_0,cmp_lo_ge_ff0_carry__1_i_3_n_0,cmp_lo_ge_ff0_carry__1_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__1_i_5_n_0,cmp_lo_ge_ff0_carry__1_i_6_n_0,cmp_lo_ge_ff0_carry__1_i_7_n_0,cmp_lo_ge_ff0_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_1
       (.I0(Q[23]),
        .I1(\mtimecmp_lo_reg_n_0_[23] ),
        .I2(Q[22]),
        .I3(\mtimecmp_lo_reg_n_0_[22] ),
        .O(cmp_lo_ge_ff0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_2
       (.I0(Q[21]),
        .I1(\mtimecmp_lo_reg_n_0_[21] ),
        .I2(Q[20]),
        .I3(\mtimecmp_lo_reg_n_0_[20] ),
        .O(cmp_lo_ge_ff0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_3
       (.I0(Q[19]),
        .I1(\mtimecmp_lo_reg_n_0_[19] ),
        .I2(Q[18]),
        .I3(\mtimecmp_lo_reg_n_0_[18] ),
        .O(cmp_lo_ge_ff0_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_4
       (.I0(Q[17]),
        .I1(\mtimecmp_lo_reg_n_0_[17] ),
        .I2(Q[16]),
        .I3(\mtimecmp_lo_reg_n_0_[16] ),
        .O(cmp_lo_ge_ff0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\mtimecmp_lo_reg_n_0_[22] ),
        .I3(Q[22]),
        .O(cmp_lo_ge_ff0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\mtimecmp_lo_reg_n_0_[20] ),
        .I3(Q[20]),
        .O(cmp_lo_ge_ff0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\mtimecmp_lo_reg_n_0_[18] ),
        .I3(Q[18]),
        .O(cmp_lo_ge_ff0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\mtimecmp_lo_reg_n_0_[16] ),
        .I3(Q[16]),
        .O(cmp_lo_ge_ff0_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__2
       (.CI(cmp_lo_ge_ff0_carry__1_n_0),
        .CO({cmp_lo_ge,cmp_lo_ge_ff0_carry__2_n_1,cmp_lo_ge_ff0_carry__2_n_2,cmp_lo_ge_ff0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__2_i_1_n_0,cmp_lo_ge_ff0_carry__2_i_2_n_0,cmp_lo_ge_ff0_carry__2_i_3_n_0,cmp_lo_ge_ff0_carry__2_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__2_i_5_n_0,cmp_lo_ge_ff0_carry__2_i_6_n_0,cmp_lo_ge_ff0_carry__2_i_7_n_0,cmp_lo_ge_ff0_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_1
       (.I0(Q[31]),
        .I1(\mtimecmp_lo_reg_n_0_[31] ),
        .I2(Q[30]),
        .I3(\mtimecmp_lo_reg_n_0_[30] ),
        .O(cmp_lo_ge_ff0_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_2
       (.I0(Q[29]),
        .I1(\mtimecmp_lo_reg_n_0_[29] ),
        .I2(Q[28]),
        .I3(\mtimecmp_lo_reg_n_0_[28] ),
        .O(cmp_lo_ge_ff0_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_3
       (.I0(Q[27]),
        .I1(\mtimecmp_lo_reg_n_0_[27] ),
        .I2(Q[26]),
        .I3(\mtimecmp_lo_reg_n_0_[26] ),
        .O(cmp_lo_ge_ff0_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_4
       (.I0(Q[25]),
        .I1(\mtimecmp_lo_reg_n_0_[25] ),
        .I2(Q[24]),
        .I3(\mtimecmp_lo_reg_n_0_[24] ),
        .O(cmp_lo_ge_ff0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\mtimecmp_lo_reg_n_0_[30] ),
        .I3(Q[30]),
        .O(cmp_lo_ge_ff0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\mtimecmp_lo_reg_n_0_[28] ),
        .I3(Q[28]),
        .O(cmp_lo_ge_ff0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\mtimecmp_lo_reg_n_0_[26] ),
        .I3(Q[26]),
        .O(cmp_lo_ge_ff0_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\mtimecmp_lo_reg_n_0_[24] ),
        .I3(Q[24]),
        .O(cmp_lo_ge_ff0_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_1
       (.I0(Q[7]),
        .I1(\mtimecmp_lo_reg_n_0_[7] ),
        .I2(Q[6]),
        .I3(\mtimecmp_lo_reg_n_0_[6] ),
        .O(cmp_lo_ge_ff0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_2
       (.I0(Q[5]),
        .I1(\mtimecmp_lo_reg_n_0_[5] ),
        .I2(Q[4]),
        .I3(\mtimecmp_lo_reg_n_0_[4] ),
        .O(cmp_lo_ge_ff0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_3
       (.I0(Q[3]),
        .I1(\mtimecmp_lo_reg_n_0_[3] ),
        .I2(Q[2]),
        .I3(\mtimecmp_lo_reg_n_0_[2] ),
        .O(cmp_lo_ge_ff0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_4
       (.I0(Q[1]),
        .I1(\mtimecmp_lo_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(\mtimecmp_lo_reg_n_0_[0] ),
        .O(cmp_lo_ge_ff0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\mtimecmp_lo_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(cmp_lo_ge_ff0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\mtimecmp_lo_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(cmp_lo_ge_ff0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\mtimecmp_lo_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(cmp_lo_ge_ff0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\mtimecmp_lo_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(cmp_lo_ge_ff0_carry_i_8_n_0));
  FDCE cmp_lo_ge_ff_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cmp_lo_ge),
        .Q(cmp_lo_ge_ff));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry
       (.CI(1'b0),
        .CO({irq_o1_carry_n_0,irq_o1_carry_n_1,irq_o1_carry_n_2,irq_o1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry_i_1_n_0,irq_o1_carry_i_2_n_0,irq_o1_carry_i_3_n_0,irq_o1_carry_i_4_n_0}),
        .O(NLW_irq_o1_carry_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry_i_5_n_0,irq_o1_carry_i_6_n_0,irq_o1_carry_i_7_n_0,irq_o1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__0
       (.CI(irq_o1_carry_n_0),
        .CO({irq_o1_carry__0_n_0,irq_o1_carry__0_n_1,irq_o1_carry__0_n_2,irq_o1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__0_i_1_n_0,irq_o1_carry__0_i_2_n_0,irq_o1_carry__0_i_3_n_0,irq_o1_carry__0_i_4_n_0}),
        .O(NLW_irq_o1_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__0_i_5_n_0,irq_o1_carry__0_i_6_n_0,irq_o1_carry__0_i_7_n_0,irq_o1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_1
       (.I0(\mtime_hi_reg[15]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[15] ),
        .I2(\mtime_hi_reg[14]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[14] ),
        .O(irq_o1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_2
       (.I0(\mtime_hi_reg[13]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[13] ),
        .I2(\mtime_hi_reg[12]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[12] ),
        .O(irq_o1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_3
       (.I0(\mtime_hi_reg[11]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[11] ),
        .I2(\mtime_hi_reg[10]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[10] ),
        .O(irq_o1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_4
       (.I0(\mtime_hi_reg[9]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[9] ),
        .I2(\mtime_hi_reg[8]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[8] ),
        .O(irq_o1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[14] ),
        .I1(\mtime_hi_reg[14]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(\mtime_hi_reg[15]_0 ),
        .O(irq_o1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[13] ),
        .I1(\mtime_hi_reg[13]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[12] ),
        .I3(\mtime_hi_reg[12]_0 ),
        .O(irq_o1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[11] ),
        .I1(\mtime_hi_reg[11]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[10] ),
        .I3(\mtime_hi_reg[10]_0 ),
        .O(irq_o1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[9] ),
        .I3(\mtime_hi_reg[9]_0 ),
        .O(irq_o1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__1
       (.CI(irq_o1_carry__0_n_0),
        .CO({irq_o1_carry__1_n_0,irq_o1_carry__1_n_1,irq_o1_carry__1_n_2,irq_o1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__1_i_1_n_0,irq_o1_carry__1_i_2_n_0,irq_o1_carry__1_i_3_n_0,irq_o1_carry__1_i_4_n_0}),
        .O(NLW_irq_o1_carry__1_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__1_i_5_n_0,irq_o1_carry__1_i_6_n_0,irq_o1_carry__1_i_7_n_0,irq_o1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_1
       (.I0(\mtime_hi_reg[23]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[23] ),
        .I2(\mtime_hi_reg[22]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[22] ),
        .O(irq_o1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_2
       (.I0(\mtime_hi_reg[21]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[21] ),
        .I2(\mtime_hi_reg[20]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[20] ),
        .O(irq_o1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_3
       (.I0(\mtime_hi_reg[19]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[19] ),
        .I2(\mtime_hi_reg[18]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[18] ),
        .O(irq_o1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_4
       (.I0(\mtime_hi_reg[17]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[17] ),
        .I2(\mtime_hi_reg[16]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[16] ),
        .O(irq_o1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[23] ),
        .I1(\mtime_hi_reg[23]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[22] ),
        .I3(\mtime_hi_reg[22]_0 ),
        .O(irq_o1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[20] ),
        .I1(\mtime_hi_reg[20]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(\mtime_hi_reg[21]_0 ),
        .O(irq_o1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[19] ),
        .I1(\mtime_hi_reg[19]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[18] ),
        .I3(\mtime_hi_reg[18]_0 ),
        .O(irq_o1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[17] ),
        .I1(\mtime_hi_reg[17]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[16] ),
        .I3(\mtime_hi_reg[16]_0 ),
        .O(irq_o1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__2
       (.CI(irq_o1_carry__1_n_0),
        .CO({cmp_hi_gt,irq_o1_carry__2_n_1,irq_o1_carry__2_n_2,irq_o1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__2_i_1_n_0,irq_o1_carry__2_i_2_n_0,irq_o1_carry__2_i_3_n_0,irq_o1_carry__2_i_4_n_0}),
        .O(NLW_irq_o1_carry__2_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__2_i_5_n_0,irq_o1_carry__2_i_6_n_0,irq_o1_carry__2_i_7_n_0,irq_o1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_1
       (.I0(\mtime_hi_reg[31]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(\mtime_hi_reg[30]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[30] ),
        .O(irq_o1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_2
       (.I0(\mtime_hi_reg[29]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[29] ),
        .I2(\mtime_hi_reg[28]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[28] ),
        .O(irq_o1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_3
       (.I0(\mtime_hi_reg[27]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[27] ),
        .I2(\mtime_hi_reg[26]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[26] ),
        .O(irq_o1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_4
       (.I0(\mtime_hi_reg[25]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[25] ),
        .I2(\mtime_hi_reg[24]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[24] ),
        .O(irq_o1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[31] ),
        .I1(\mtime_hi_reg[31]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[30] ),
        .I3(\mtime_hi_reg[30]_0 ),
        .O(irq_o1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[29] ),
        .I1(\mtime_hi_reg[29]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[28] ),
        .I3(\mtime_hi_reg[28]_0 ),
        .O(irq_o1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtime_hi_reg[26]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(\mtime_hi_reg[27]_0 ),
        .O(irq_o1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[25] ),
        .I1(\mtime_hi_reg[25]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[24] ),
        .I3(\mtime_hi_reg[24]_0 ),
        .O(irq_o1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_1
       (.I0(\mtime_hi_reg[7]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[7] ),
        .I2(\mtime_hi_reg[6]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[6] ),
        .O(irq_o1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_2
       (.I0(\mtime_hi_reg[5]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[5] ),
        .I2(\mtime_hi_reg[4]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[4] ),
        .O(irq_o1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_3
       (.I0(\mtime_hi_reg[3]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[3] ),
        .I2(\mtime_hi_reg[2]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[2] ),
        .O(irq_o1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_4
       (.I0(\mtime_hi_reg[1]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[1] ),
        .I2(\mtime_hi_reg[0]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[0] ),
        .O(irq_o1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[7] ),
        .I1(\mtime_hi_reg[7]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[6] ),
        .I3(\mtime_hi_reg[6]_0 ),
        .O(irq_o1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[5] ),
        .I1(\mtime_hi_reg[5]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[4] ),
        .I3(\mtime_hi_reg[4]_0 ),
        .O(irq_o1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[2] ),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(\mtime_hi_reg[3]_0 ),
        .O(irq_o1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[1] ),
        .I1(\mtime_hi_reg[1]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[0] ),
        .I3(\mtime_hi_reg[0]_0 ),
        .O(irq_o1_carry_i_8_n_0));
  CARRY4 irq_o2_carry
       (.CI(1'b0),
        .CO({irq_o2_carry_n_0,irq_o2_carry_n_1,irq_o2_carry_n_2,irq_o2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry_i_1_n_0,irq_o2_carry_i_2_n_0,irq_o2_carry_i_3_n_0,irq_o2_carry_i_4_n_0}));
  CARRY4 irq_o2_carry__0
       (.CI(irq_o2_carry_n_0),
        .CO({irq_o2_carry__0_n_0,irq_o2_carry__0_n_1,irq_o2_carry__0_n_2,irq_o2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry__0_i_1_n_0,irq_o2_carry__0_i_2_n_0,irq_o2_carry__0_i_3_n_0,irq_o2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_1
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(\mtime_hi_reg[23]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[23] ),
        .I4(\mtimecmp_hi_reg_n_0_[21] ),
        .I5(\mtime_hi_reg[21]_0 ),
        .O(irq_o2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[20] ),
        .I1(\mtime_hi_reg[20]_0 ),
        .I2(\mtime_hi_reg[18]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[18] ),
        .I4(\mtime_hi_reg[19]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[19] ),
        .O(irq_o2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_3
       (.I0(\mtime_hi_reg[16]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(\mtime_hi_reg[17]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[17] ),
        .I4(\mtimecmp_hi_reg_n_0_[15] ),
        .I5(\mtime_hi_reg[15]_0 ),
        .O(irq_o2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[14] ),
        .I1(\mtime_hi_reg[14]_0 ),
        .I2(\mtime_hi_reg[12]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[12] ),
        .I4(\mtime_hi_reg[13]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[13] ),
        .O(irq_o2_carry__0_i_4_n_0));
  CARRY4 irq_o2_carry__1
       (.CI(irq_o2_carry__0_n_0),
        .CO({NLW_irq_o2_carry__1_CO_UNCONNECTED[3],cmp_hi_eq,irq_o2_carry__1_n_2,irq_o2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,irq_o2_carry__1_i_1_n_0,irq_o2_carry__1_i_2_n_0,irq_o2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o2_carry__1_i_1
       (.I0(\mtimecmp_hi_reg_n_0_[31] ),
        .I1(\mtime_hi_reg[31]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[30] ),
        .I3(\mtime_hi_reg[30]_0 ),
        .O(irq_o2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_2
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(\mtime_hi_reg[29]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[29] ),
        .I4(\mtimecmp_hi_reg_n_0_[27] ),
        .I5(\mtime_hi_reg[27]_0 ),
        .O(irq_o2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_3
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtime_hi_reg[26]_0 ),
        .I2(\mtime_hi_reg[24]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[24] ),
        .I4(\mtime_hi_reg[25]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[25] ),
        .O(irq_o2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_1
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(\mtime_hi_reg[11]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[11] ),
        .I4(\mtimecmp_hi_reg_n_0_[9] ),
        .I5(\mtime_hi_reg[9]_0 ),
        .O(irq_o2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtime_hi_reg[6]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[6] ),
        .I4(\mtime_hi_reg[7]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[7] ),
        .O(irq_o2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_3
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(\mtime_hi_reg[5]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[5] ),
        .I4(\mtimecmp_hi_reg_n_0_[3] ),
        .I5(\mtime_hi_reg[3]_0 ),
        .O(irq_o2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[2] ),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtime_hi_reg[0]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[0] ),
        .I4(\mtime_hi_reg[1]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[1] ),
        .O(irq_o2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    irq_o_i_1
       (.I0(cmp_hi_gt),
        .I1(cmp_hi_eq),
        .I2(cmp_lo_ge_ff),
        .O(irq_o_i_1_n_0));
  FDCE irq_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_o_i_1_n_0),
        .Q(mti_i));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13__0 
       (.I0(\iodev_rsp[11][data] [3]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ),
        .O(\bus_rsp_o_reg[data][3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15 
       (.I0(\iodev_rsp[11][ack] ),
        .I1(\iodev_rsp[3][ack] ),
        .I2(\iodev_rsp[12][ack] ),
        .I3(\imem_rsp[ack] ),
        .O(\bus_rsp_o_reg[ack]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15__0 
       (.I0(\iodev_rsp[11][data] [2]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ),
        .O(\bus_rsp_o_reg[data][2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(load),
        .I2(\mtime_hi_reg[11]_0 ),
        .O(\mtime_hi[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(load),
        .I2(\mtime_hi_reg[10]_0 ),
        .O(\mtime_hi[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(load),
        .I2(\mtime_hi_reg[9]_0 ),
        .O(\mtime_hi[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(load),
        .I2(\mtime_hi_reg[8]_0 ),
        .O(\mtime_hi[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(load),
        .I2(\mtime_hi_reg[15]_0 ),
        .O(\mtime_hi[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(load),
        .I2(\mtime_hi_reg[14]_0 ),
        .O(\mtime_hi[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(load),
        .I2(\mtime_hi_reg[13]_0 ),
        .O(\mtime_hi[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(load),
        .I2(\mtime_hi_reg[12]_0 ),
        .O(\mtime_hi[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(load),
        .I2(\mtime_hi_reg[19]_0 ),
        .O(\mtime_hi[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(load),
        .I2(\mtime_hi_reg[18]_0 ),
        .O(\mtime_hi[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(load),
        .I2(\mtime_hi_reg[17]_0 ),
        .O(\mtime_hi[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(load),
        .I2(\mtime_hi_reg[16]_0 ),
        .O(\mtime_hi[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(load),
        .I2(\mtime_hi_reg[23]_0 ),
        .O(\mtime_hi[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(load),
        .I2(\mtime_hi_reg[22]_0 ),
        .O(\mtime_hi[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(load),
        .I2(\mtime_hi_reg[21]_0 ),
        .O(\mtime_hi[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(load),
        .I2(\mtime_hi_reg[20]_0 ),
        .O(\mtime_hi[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(load),
        .I2(\mtime_hi_reg[27]_0 ),
        .O(\mtime_hi[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(load),
        .I2(\mtime_hi_reg[26]_0 ),
        .O(\mtime_hi[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(load),
        .I2(\mtime_hi_reg[25]_0 ),
        .O(\mtime_hi[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(load),
        .I2(\mtime_hi_reg[24]_0 ),
        .O(\mtime_hi[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(load),
        .I2(\mtime_hi_reg[31]_0 ),
        .O(\mtime_hi[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(load),
        .I2(\mtime_hi_reg[30]_0 ),
        .O(\mtime_hi[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(load),
        .I2(\mtime_hi_reg[29]_0 ),
        .O(\mtime_hi[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(load),
        .I2(\mtime_hi_reg[28]_0 ),
        .O(\mtime_hi[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mtime_hi[3]_i_2 
       (.I0(mtime_lo_cry),
        .I1(load),
        .O(\mtime_hi[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(load),
        .I2(\mtime_hi_reg[3]_0 ),
        .O(\mtime_hi[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(load),
        .I2(\mtime_hi_reg[2]_0 ),
        .O(\mtime_hi[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(load),
        .I2(\mtime_hi_reg[1]_0 ),
        .O(\mtime_hi[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \mtime_hi[3]_i_6 
       (.I0(mtime_lo_cry),
        .I1(\mtime_hi_reg[0]_0 ),
        .I2(load),
        .I3(\mtimecmp_hi_reg[31]_0 [0]),
        .O(\mtime_hi[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(load),
        .I2(\mtime_hi_reg[7]_0 ),
        .O(\mtime_hi[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(load),
        .I2(\mtime_hi_reg[6]_0 ),
        .O(\mtime_hi[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(load),
        .I2(\mtime_hi_reg[5]_0 ),
        .O(\mtime_hi[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(load),
        .I2(\mtime_hi_reg[4]_0 ),
        .O(\mtime_hi[7]_i_5_n_0 ));
  FDCE \mtime_hi_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_7 ),
        .Q(\mtime_hi_reg[0]_0 ));
  FDCE \mtime_hi_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_5 ),
        .Q(\mtime_hi_reg[10]_0 ));
  FDCE \mtime_hi_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_4 ),
        .Q(\mtime_hi_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[11]_i_1 
       (.CI(\mtime_hi_reg[7]_i_1_n_0 ),
        .CO({\mtime_hi_reg[11]_i_1_n_0 ,\mtime_hi_reg[11]_i_1_n_1 ,\mtime_hi_reg[11]_i_1_n_2 ,\mtime_hi_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[11]_i_1_n_4 ,\mtime_hi_reg[11]_i_1_n_5 ,\mtime_hi_reg[11]_i_1_n_6 ,\mtime_hi_reg[11]_i_1_n_7 }),
        .S({\mtime_hi[11]_i_2_n_0 ,\mtime_hi[11]_i_3_n_0 ,\mtime_hi[11]_i_4_n_0 ,\mtime_hi[11]_i_5_n_0 }));
  FDCE \mtime_hi_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_7 ),
        .Q(\mtime_hi_reg[12]_0 ));
  FDCE \mtime_hi_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_6 ),
        .Q(\mtime_hi_reg[13]_0 ));
  FDCE \mtime_hi_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_5 ),
        .Q(\mtime_hi_reg[14]_0 ));
  FDCE \mtime_hi_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_4 ),
        .Q(\mtime_hi_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[15]_i_1 
       (.CI(\mtime_hi_reg[11]_i_1_n_0 ),
        .CO({\mtime_hi_reg[15]_i_1_n_0 ,\mtime_hi_reg[15]_i_1_n_1 ,\mtime_hi_reg[15]_i_1_n_2 ,\mtime_hi_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[15]_i_1_n_4 ,\mtime_hi_reg[15]_i_1_n_5 ,\mtime_hi_reg[15]_i_1_n_6 ,\mtime_hi_reg[15]_i_1_n_7 }),
        .S({\mtime_hi[15]_i_2_n_0 ,\mtime_hi[15]_i_3_n_0 ,\mtime_hi[15]_i_4_n_0 ,\mtime_hi[15]_i_5_n_0 }));
  FDCE \mtime_hi_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_7 ),
        .Q(\mtime_hi_reg[16]_0 ));
  FDCE \mtime_hi_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_6 ),
        .Q(\mtime_hi_reg[17]_0 ));
  FDCE \mtime_hi_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_5 ),
        .Q(\mtime_hi_reg[18]_0 ));
  FDCE \mtime_hi_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_4 ),
        .Q(\mtime_hi_reg[19]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[19]_i_1 
       (.CI(\mtime_hi_reg[15]_i_1_n_0 ),
        .CO({\mtime_hi_reg[19]_i_1_n_0 ,\mtime_hi_reg[19]_i_1_n_1 ,\mtime_hi_reg[19]_i_1_n_2 ,\mtime_hi_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[19]_i_1_n_4 ,\mtime_hi_reg[19]_i_1_n_5 ,\mtime_hi_reg[19]_i_1_n_6 ,\mtime_hi_reg[19]_i_1_n_7 }),
        .S({\mtime_hi[19]_i_2_n_0 ,\mtime_hi[19]_i_3_n_0 ,\mtime_hi[19]_i_4_n_0 ,\mtime_hi[19]_i_5_n_0 }));
  FDCE \mtime_hi_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_6 ),
        .Q(\mtime_hi_reg[1]_0 ));
  FDCE \mtime_hi_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_7 ),
        .Q(\mtime_hi_reg[20]_0 ));
  FDCE \mtime_hi_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_6 ),
        .Q(\mtime_hi_reg[21]_0 ));
  FDCE \mtime_hi_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_5 ),
        .Q(\mtime_hi_reg[22]_0 ));
  FDCE \mtime_hi_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_4 ),
        .Q(\mtime_hi_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[23]_i_1 
       (.CI(\mtime_hi_reg[19]_i_1_n_0 ),
        .CO({\mtime_hi_reg[23]_i_1_n_0 ,\mtime_hi_reg[23]_i_1_n_1 ,\mtime_hi_reg[23]_i_1_n_2 ,\mtime_hi_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[23]_i_1_n_4 ,\mtime_hi_reg[23]_i_1_n_5 ,\mtime_hi_reg[23]_i_1_n_6 ,\mtime_hi_reg[23]_i_1_n_7 }),
        .S({\mtime_hi[23]_i_2_n_0 ,\mtime_hi[23]_i_3_n_0 ,\mtime_hi[23]_i_4_n_0 ,\mtime_hi[23]_i_5_n_0 }));
  FDCE \mtime_hi_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_7 ),
        .Q(\mtime_hi_reg[24]_0 ));
  FDCE \mtime_hi_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_6 ),
        .Q(\mtime_hi_reg[25]_0 ));
  FDCE \mtime_hi_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_5 ),
        .Q(\mtime_hi_reg[26]_0 ));
  FDCE \mtime_hi_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_4 ),
        .Q(\mtime_hi_reg[27]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[27]_i_1 
       (.CI(\mtime_hi_reg[23]_i_1_n_0 ),
        .CO({\mtime_hi_reg[27]_i_1_n_0 ,\mtime_hi_reg[27]_i_1_n_1 ,\mtime_hi_reg[27]_i_1_n_2 ,\mtime_hi_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[27]_i_1_n_4 ,\mtime_hi_reg[27]_i_1_n_5 ,\mtime_hi_reg[27]_i_1_n_6 ,\mtime_hi_reg[27]_i_1_n_7 }),
        .S({\mtime_hi[27]_i_2_n_0 ,\mtime_hi[27]_i_3_n_0 ,\mtime_hi[27]_i_4_n_0 ,\mtime_hi[27]_i_5_n_0 }));
  FDCE \mtime_hi_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_7 ),
        .Q(\mtime_hi_reg[28]_0 ));
  FDCE \mtime_hi_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_6 ),
        .Q(\mtime_hi_reg[29]_0 ));
  FDCE \mtime_hi_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_5 ),
        .Q(\mtime_hi_reg[2]_0 ));
  FDCE \mtime_hi_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_5 ),
        .Q(\mtime_hi_reg[30]_0 ));
  FDCE \mtime_hi_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_4 ),
        .Q(\mtime_hi_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[31]_i_1 
       (.CI(\mtime_hi_reg[27]_i_1_n_0 ),
        .CO({\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED [3],\mtime_hi_reg[31]_i_1_n_1 ,\mtime_hi_reg[31]_i_1_n_2 ,\mtime_hi_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[31]_i_1_n_4 ,\mtime_hi_reg[31]_i_1_n_5 ,\mtime_hi_reg[31]_i_1_n_6 ,\mtime_hi_reg[31]_i_1_n_7 }),
        .S({\mtime_hi[31]_i_2_n_0 ,\mtime_hi[31]_i_3_n_0 ,\mtime_hi[31]_i_4_n_0 ,\mtime_hi[31]_i_5_n_0 }));
  FDCE \mtime_hi_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_4 ),
        .Q(\mtime_hi_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mtime_hi_reg[3]_i_1_n_0 ,\mtime_hi_reg[3]_i_1_n_1 ,\mtime_hi_reg[3]_i_1_n_2 ,\mtime_hi_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mtime_hi[3]_i_2_n_0 }),
        .O({\mtime_hi_reg[3]_i_1_n_4 ,\mtime_hi_reg[3]_i_1_n_5 ,\mtime_hi_reg[3]_i_1_n_6 ,\mtime_hi_reg[3]_i_1_n_7 }),
        .S({\mtime_hi[3]_i_3_n_0 ,\mtime_hi[3]_i_4_n_0 ,\mtime_hi[3]_i_5_n_0 ,\mtime_hi[3]_i_6_n_0 }));
  FDCE \mtime_hi_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_7 ),
        .Q(\mtime_hi_reg[4]_0 ));
  FDCE \mtime_hi_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_6 ),
        .Q(\mtime_hi_reg[5]_0 ));
  FDCE \mtime_hi_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_5 ),
        .Q(\mtime_hi_reg[6]_0 ));
  FDCE \mtime_hi_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_4 ),
        .Q(\mtime_hi_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[7]_i_1 
       (.CI(\mtime_hi_reg[3]_i_1_n_0 ),
        .CO({\mtime_hi_reg[7]_i_1_n_0 ,\mtime_hi_reg[7]_i_1_n_1 ,\mtime_hi_reg[7]_i_1_n_2 ,\mtime_hi_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[7]_i_1_n_4 ,\mtime_hi_reg[7]_i_1_n_5 ,\mtime_hi_reg[7]_i_1_n_6 ,\mtime_hi_reg[7]_i_1_n_7 }),
        .S({\mtime_hi[7]_i_2_n_0 ,\mtime_hi[7]_i_3_n_0 ,\mtime_hi[7]_i_4_n_0 ,\mtime_hi[7]_i_5_n_0 }));
  FDCE \mtime_hi_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_7 ),
        .Q(\mtime_hi_reg[8]_0 ));
  FDCE \mtime_hi_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_6 ),
        .Q(\mtime_hi_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \mtime_lo[0]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [0]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\mtime_lo[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[10]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_6),
        .O(\mtime_lo[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[11]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_5),
        .O(\mtime_lo[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[12]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_4),
        .O(\mtime_lo[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[13]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_7),
        .O(\mtime_lo[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[14]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_6),
        .O(\mtime_lo[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[15]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_5),
        .O(\mtime_lo[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[16]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_4),
        .O(\mtime_lo[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[17]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_7),
        .O(\mtime_lo[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[18]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_6),
        .O(\mtime_lo[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[19]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_5),
        .O(\mtime_lo[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[1]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_7),
        .O(\mtime_lo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[20]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_4),
        .O(\mtime_lo[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[21]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_7),
        .O(\mtime_lo[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[22]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_6),
        .O(\mtime_lo[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[23]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_5),
        .O(\mtime_lo[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[24]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_4),
        .O(\mtime_lo[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[25]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_7),
        .O(\mtime_lo[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[26]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_6),
        .O(\mtime_lo[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[27]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_5),
        .O(\mtime_lo[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[28]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_4),
        .O(\mtime_lo[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[29]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_7),
        .O(\mtime_lo[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[2]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_6),
        .O(\mtime_lo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[30]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_6),
        .O(\mtime_lo[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[31]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_5),
        .O(\mtime_lo[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[3]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_5),
        .O(\mtime_lo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[4]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_4),
        .O(\mtime_lo[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[5]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_7),
        .O(\mtime_lo[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[6]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_6),
        .O(\mtime_lo[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[7]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_5),
        .O(\mtime_lo[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[8]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_4),
        .O(\mtime_lo[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[9]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_7),
        .O(\mtime_lo[9]_i_1_n_0 ));
  FDCE \mtime_lo_cry_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(mtime_lo_cry));
  FDCE \mtime_lo_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \mtime_lo_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \mtime_lo_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \mtime_lo_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \mtime_lo_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \mtime_lo_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \mtime_lo_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE \mtime_lo_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE \mtime_lo_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE \mtime_lo_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE \mtime_lo_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE \mtime_lo_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \mtime_lo_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE \mtime_lo_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE \mtime_lo_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE \mtime_lo_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE \mtime_lo_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE \mtime_lo_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE \mtime_lo_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE \mtime_lo_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE \mtime_lo_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE \mtime_lo_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE \mtime_lo_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \mtime_lo_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE \mtime_lo_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[31]_i_1_n_0 ),
        .Q(Q[31]));
  FDCE \mtime_lo_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \mtime_lo_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \mtime_lo_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \mtime_lo_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \mtime_lo_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \mtime_lo_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \mtime_lo_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[9]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE \mtime_we_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\mtime_we_reg_n_0_[0] ));
  FDCE \mtime_we_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(load));
  FDCE \mtimecmp_hi_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_hi_reg_n_0_[0] ));
  FDCE \mtimecmp_hi_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_hi_reg_n_0_[10] ));
  FDCE \mtimecmp_hi_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_hi_reg_n_0_[11] ));
  FDCE \mtimecmp_hi_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_hi_reg_n_0_[12] ));
  FDCE \mtimecmp_hi_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_hi_reg_n_0_[13] ));
  FDCE \mtimecmp_hi_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_hi_reg_n_0_[14] ));
  FDCE \mtimecmp_hi_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_hi_reg_n_0_[15] ));
  FDCE \mtimecmp_hi_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_hi_reg_n_0_[16] ));
  FDCE \mtimecmp_hi_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_hi_reg_n_0_[17] ));
  FDCE \mtimecmp_hi_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_hi_reg_n_0_[18] ));
  FDCE \mtimecmp_hi_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_hi_reg_n_0_[19] ));
  FDCE \mtimecmp_hi_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_hi_reg_n_0_[1] ));
  FDCE \mtimecmp_hi_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_hi_reg_n_0_[20] ));
  FDCE \mtimecmp_hi_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_hi_reg_n_0_[21] ));
  FDCE \mtimecmp_hi_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_hi_reg_n_0_[22] ));
  FDCE \mtimecmp_hi_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_hi_reg_n_0_[23] ));
  FDCE \mtimecmp_hi_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_hi_reg_n_0_[24] ));
  FDCE \mtimecmp_hi_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_hi_reg_n_0_[25] ));
  FDCE \mtimecmp_hi_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_hi_reg_n_0_[26] ));
  FDCE \mtimecmp_hi_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_hi_reg_n_0_[27] ));
  FDCE \mtimecmp_hi_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_hi_reg_n_0_[28] ));
  FDCE \mtimecmp_hi_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_hi_reg_n_0_[29] ));
  FDCE \mtimecmp_hi_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_hi_reg_n_0_[2] ));
  FDCE \mtimecmp_hi_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_hi_reg_n_0_[30] ));
  FDCE \mtimecmp_hi_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_hi_reg_n_0_[31] ));
  FDCE \mtimecmp_hi_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_hi_reg_n_0_[3] ));
  FDCE \mtimecmp_hi_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_hi_reg_n_0_[4] ));
  FDCE \mtimecmp_hi_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_hi_reg_n_0_[5] ));
  FDCE \mtimecmp_hi_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_hi_reg_n_0_[6] ));
  FDCE \mtimecmp_hi_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_hi_reg_n_0_[7] ));
  FDCE \mtimecmp_hi_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_hi_reg_n_0_[8] ));
  FDCE \mtimecmp_hi_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_hi_reg_n_0_[9] ));
  FDCE \mtimecmp_lo_reg[0] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_lo_reg_n_0_[0] ));
  FDCE \mtimecmp_lo_reg[10] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_lo_reg_n_0_[10] ));
  FDCE \mtimecmp_lo_reg[11] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_lo_reg_n_0_[11] ));
  FDCE \mtimecmp_lo_reg[12] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_lo_reg_n_0_[12] ));
  FDCE \mtimecmp_lo_reg[13] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_lo_reg_n_0_[13] ));
  FDCE \mtimecmp_lo_reg[14] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_lo_reg_n_0_[14] ));
  FDCE \mtimecmp_lo_reg[15] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_lo_reg_n_0_[15] ));
  FDCE \mtimecmp_lo_reg[16] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_lo_reg_n_0_[16] ));
  FDCE \mtimecmp_lo_reg[17] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_lo_reg_n_0_[17] ));
  FDCE \mtimecmp_lo_reg[18] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_lo_reg_n_0_[18] ));
  FDCE \mtimecmp_lo_reg[19] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_lo_reg_n_0_[19] ));
  FDCE \mtimecmp_lo_reg[1] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_lo_reg_n_0_[1] ));
  FDCE \mtimecmp_lo_reg[20] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_lo_reg_n_0_[20] ));
  FDCE \mtimecmp_lo_reg[21] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_lo_reg_n_0_[21] ));
  FDCE \mtimecmp_lo_reg[22] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_lo_reg_n_0_[22] ));
  FDCE \mtimecmp_lo_reg[23] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_lo_reg_n_0_[23] ));
  FDCE \mtimecmp_lo_reg[24] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_lo_reg_n_0_[24] ));
  FDCE \mtimecmp_lo_reg[25] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_lo_reg_n_0_[25] ));
  FDCE \mtimecmp_lo_reg[26] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_lo_reg_n_0_[26] ));
  FDCE \mtimecmp_lo_reg[27] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_lo_reg_n_0_[27] ));
  FDCE \mtimecmp_lo_reg[28] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_lo_reg_n_0_[28] ));
  FDCE \mtimecmp_lo_reg[29] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_lo_reg_n_0_[29] ));
  FDCE \mtimecmp_lo_reg[2] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_lo_reg_n_0_[2] ));
  FDCE \mtimecmp_lo_reg[30] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_lo_reg_n_0_[30] ));
  FDCE \mtimecmp_lo_reg[31] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_lo_reg_n_0_[31] ));
  FDCE \mtimecmp_lo_reg[3] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_lo_reg_n_0_[3] ));
  FDCE \mtimecmp_lo_reg[4] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_lo_reg_n_0_[4] ));
  FDCE \mtimecmp_lo_reg[5] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_lo_reg_n_0_[5] ));
  FDCE \mtimecmp_lo_reg[6] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_lo_reg_n_0_[6] ));
  FDCE \mtimecmp_lo_reg[7] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_lo_reg_n_0_[7] ));
  FDCE \mtimecmp_lo_reg[8] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_lo_reg_n_0_[8] ));
  FDCE \mtimecmp_lo_reg[9] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_lo_reg_n_0_[9] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(Q[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(Q[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(Q[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(Q[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(Q[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(Q[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({p_0_in,NLW_plusOp_carry__6_CO_UNCONNECTED[2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S({1'b1,Q[31:29]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo
   (\iodev_rsp[1][ack] ,
    Q,
    \bus_rsp_o_reg[ack]_0 ,
    clk,
    rstn_sys,
    D);
  output \iodev_rsp[1][ack] ;
  output [4:0]Q;
  input \bus_rsp_o_reg[ack]_0 ;
  input clk;
  input rstn_sys;
  input [4:0]D;

  wire [4:0]D;
  wire [4:0]Q;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire clk;
  wire \iodev_rsp[1][ack] ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_0 ),
        .Q(\iodev_rsp[1][ack] ));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(Q[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top
   (Q,
    uart0_txd_o,
    uart0_rts_o,
    resetn_0,
    m_axi_rready,
    \mar_reg[26] ,
    \mar_reg[29] ,
    \mar_reg[28] ,
    \mar_reg[30] ,
    sel,
    \mar_reg[2] ,
    m_axi_wstrb,
    m_axi_awready_0,
    m_axi_wready_0,
    m_axi_arready_0,
    gpio_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    clk,
    xirq_i,
    m_axi_awready,
    m_axi_awvalid_0,
    m_axi_wready,
    \axi_ctrl_reg[wdat_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    resetn,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_rdata,
    D);
  output [31:0]Q;
  output uart0_txd_o;
  output uart0_rts_o;
  output resetn_0;
  output m_axi_rready;
  output \mar_reg[26] ;
  output \mar_reg[29] ;
  output \mar_reg[28] ;
  output \mar_reg[30] ;
  output [12:0]sel;
  output \mar_reg[2] ;
  output [3:0]m_axi_wstrb;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output m_axi_arready_0;
  output [7:0]gpio_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_bready;
  output [13:0]m_axi_araddr;
  input clk;
  input [0:0]xirq_i;
  input m_axi_awready;
  input m_axi_awvalid_0;
  input m_axi_wready;
  input \axi_ctrl_reg[wdat_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input resetn;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [1:0]D;

  wire [1:0]D;
  wire \FSM_sequential_execute_engine[state][3]_i_10_n_0 ;
  wire [31:0]Q;
  wire and_reduce_f__0;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:1]\arbiter_reg[state] ;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire cg_en_9;
  wire clk;
  wire \core_complex.neorv32_core_bus_switch_inst_n_1 ;
  wire \core_complex.neorv32_core_bus_switch_inst_n_3 ;
  wire \core_complex.neorv32_cpu_inst_n_1 ;
  wire \core_complex.neorv32_cpu_inst_n_100 ;
  wire \core_complex.neorv32_cpu_inst_n_105 ;
  wire \core_complex.neorv32_cpu_inst_n_106 ;
  wire \core_complex.neorv32_cpu_inst_n_107 ;
  wire \core_complex.neorv32_cpu_inst_n_108 ;
  wire \core_complex.neorv32_cpu_inst_n_109 ;
  wire \core_complex.neorv32_cpu_inst_n_110 ;
  wire \core_complex.neorv32_cpu_inst_n_111 ;
  wire \core_complex.neorv32_cpu_inst_n_113 ;
  wire \core_complex.neorv32_cpu_inst_n_115 ;
  wire \core_complex.neorv32_cpu_inst_n_116 ;
  wire \core_complex.neorv32_cpu_inst_n_117 ;
  wire \core_complex.neorv32_cpu_inst_n_118 ;
  wire \core_complex.neorv32_cpu_inst_n_119 ;
  wire \core_complex.neorv32_cpu_inst_n_120 ;
  wire \core_complex.neorv32_cpu_inst_n_121 ;
  wire \core_complex.neorv32_cpu_inst_n_122 ;
  wire \core_complex.neorv32_cpu_inst_n_125 ;
  wire \core_complex.neorv32_cpu_inst_n_128 ;
  wire \core_complex.neorv32_cpu_inst_n_129 ;
  wire \core_complex.neorv32_cpu_inst_n_130 ;
  wire \core_complex.neorv32_cpu_inst_n_131 ;
  wire \core_complex.neorv32_cpu_inst_n_132 ;
  wire \core_complex.neorv32_cpu_inst_n_133 ;
  wire \core_complex.neorv32_cpu_inst_n_134 ;
  wire \core_complex.neorv32_cpu_inst_n_135 ;
  wire \core_complex.neorv32_cpu_inst_n_136 ;
  wire \core_complex.neorv32_cpu_inst_n_137 ;
  wire \core_complex.neorv32_cpu_inst_n_138 ;
  wire \core_complex.neorv32_cpu_inst_n_139 ;
  wire \core_complex.neorv32_cpu_inst_n_140 ;
  wire \core_complex.neorv32_cpu_inst_n_141 ;
  wire \core_complex.neorv32_cpu_inst_n_142 ;
  wire \core_complex.neorv32_cpu_inst_n_143 ;
  wire \core_complex.neorv32_cpu_inst_n_144 ;
  wire \core_complex.neorv32_cpu_inst_n_145 ;
  wire \core_complex.neorv32_cpu_inst_n_146 ;
  wire \core_complex.neorv32_cpu_inst_n_147 ;
  wire \core_complex.neorv32_cpu_inst_n_148 ;
  wire \core_complex.neorv32_cpu_inst_n_149 ;
  wire \core_complex.neorv32_cpu_inst_n_150 ;
  wire \core_complex.neorv32_cpu_inst_n_151 ;
  wire \core_complex.neorv32_cpu_inst_n_152 ;
  wire \core_complex.neorv32_cpu_inst_n_153 ;
  wire \core_complex.neorv32_cpu_inst_n_154 ;
  wire \core_complex.neorv32_cpu_inst_n_155 ;
  wire \core_complex.neorv32_cpu_inst_n_156 ;
  wire \core_complex.neorv32_cpu_inst_n_157 ;
  wire \core_complex.neorv32_cpu_inst_n_158 ;
  wire \core_complex.neorv32_cpu_inst_n_159 ;
  wire \core_complex.neorv32_cpu_inst_n_160 ;
  wire \core_complex.neorv32_cpu_inst_n_161 ;
  wire \core_complex.neorv32_cpu_inst_n_178 ;
  wire \core_complex.neorv32_cpu_inst_n_179 ;
  wire \core_complex.neorv32_cpu_inst_n_180 ;
  wire \core_complex.neorv32_cpu_inst_n_181 ;
  wire \core_complex.neorv32_cpu_inst_n_183 ;
  wire \core_complex.neorv32_cpu_inst_n_20 ;
  wire \core_complex.neorv32_cpu_inst_n_21 ;
  wire \core_complex.neorv32_cpu_inst_n_23 ;
  wire \core_complex.neorv32_cpu_inst_n_27 ;
  wire \core_complex.neorv32_cpu_inst_n_36 ;
  wire \core_complex.neorv32_cpu_inst_n_6 ;
  wire \core_complex.neorv32_cpu_inst_n_7 ;
  wire \core_complex.neorv32_cpu_inst_n_72 ;
  wire \core_complex.neorv32_cpu_inst_n_73 ;
  wire \core_complex.neorv32_cpu_inst_n_74 ;
  wire \core_complex.neorv32_cpu_inst_n_75 ;
  wire \core_complex.neorv32_cpu_inst_n_76 ;
  wire \core_complex.neorv32_cpu_inst_n_77 ;
  wire \core_complex.neorv32_cpu_inst_n_78 ;
  wire \core_complex.neorv32_cpu_inst_n_79 ;
  wire \core_complex.neorv32_cpu_inst_n_80 ;
  wire \core_complex.neorv32_cpu_inst_n_81 ;
  wire \core_complex.neorv32_cpu_inst_n_82 ;
  wire \core_complex.neorv32_cpu_inst_n_83 ;
  wire \core_complex.neorv32_cpu_inst_n_84 ;
  wire \core_complex.neorv32_cpu_inst_n_85 ;
  wire \core_complex.neorv32_cpu_inst_n_86 ;
  wire \core_complex.neorv32_cpu_inst_n_87 ;
  wire \core_complex.neorv32_cpu_inst_n_88 ;
  wire \core_complex.neorv32_cpu_inst_n_89 ;
  wire \core_complex.neorv32_cpu_inst_n_90 ;
  wire \core_complex.neorv32_cpu_inst_n_91 ;
  wire \core_complex.neorv32_cpu_inst_n_92 ;
  wire \core_complex.neorv32_cpu_inst_n_93 ;
  wire \core_complex.neorv32_cpu_inst_n_94 ;
  wire \core_complex.neorv32_cpu_inst_n_95 ;
  wire \core_complex.neorv32_cpu_inst_n_96 ;
  wire \core_complex.neorv32_cpu_inst_n_97 ;
  wire \core_complex.neorv32_cpu_inst_n_98 ;
  wire \core_complex.neorv32_cpu_inst_n_99 ;
  wire [1:1]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [8:2]cpu_firq;
  wire \cpu_i_rsp[err] ;
  wire \ctrl[alu_op][1]_i_3_n_0 ;
  wire [0:0]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]din;
  wire \dmem_rsp[ack] ;
  wire \generators.clk_div_ff_reg_n_0_[0] ;
  wire \generators.clk_div_ff_reg_n_0_[11] ;
  wire [11:0]\generators.clk_div_reg ;
  wire \generators.clk_div_reg_n_0_[3] ;
  wire \generators.clk_div_reg_n_0_[4] ;
  wire \generators.clk_div_reg_n_0_[7] ;
  wire \generators.clk_div_reg_n_0_[8] ;
  wire \generators.rstn_sys_sreg_reg_n_0_[0] ;
  wire \generators.rstn_sys_sreg_reg_n_0_[3] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire [25:5]\imem_rom.rdata_reg ;
  wire \imem_rsp[ack] ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_65 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_65 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_66 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_67 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 ;
  wire \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[10][ack] ;
  wire [31:0]\iodev_rsp[10][data] ;
  wire [31:0]\iodev_rsp[11][data] ;
  wire \iodev_rsp[12][ack] ;
  wire \iodev_rsp[1][ack] ;
  wire [18:1]\iodev_rsp[1][data] ;
  wire \iodev_rsp[3][ack] ;
  wire [7:0]\iodev_rsp[3][data] ;
  wire \keeper_reg[busy]__0 ;
  wire [13:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar_reg[26] ;
  wire \mar_reg[28] ;
  wire \mar_reg[29] ;
  wire \mar_reg[2] ;
  wire \mar_reg[30] ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_1 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_2 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_38 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_39 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_40 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_41 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_42 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_43 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_44 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_45 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_46 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ;
  wire mtime_irq;
  wire [31:0]mtime_time;
  wire [63:0]mtime_time_o;
  wire mtimecmp_hi;
  wire mtimecmp_lo;
  wire neorv32_bus_gateway_inst_n_4;
  wire neorv32_bus_gateway_inst_n_5;
  wire \neorv32_cpu_lsu_inst/misaligned ;
  wire [7:7]p_0_in;
  wire p_0_in_0;
  wire [16:4]p_0_in_1;
  wire p_10_in;
  wire p_12_in;
  wire p_1_in;
  wire [1:0]p_1_out;
  wire p_2_in;
  wire [0:0]p_2_in_2;
  wire [0:0]p_3_in;
  wire p_4_in;
  wire p_6_in;
  wire p_8_in;
  wire pending;
  wire port_sel_reg;
  wire r_pnt;
  wire [31:0]rdata_reg;
  wire rden;
  wire rden0;
  wire resetn;
  wire resetn_0;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [12:0]sel;
  wire [6:6]timeout_cnt_reg;
  wire \tx_engine_fifo_inst/we ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire w_pnt;
  wire \wb_core[we] ;
  wire [0:0]xirq_i;
  wire [3:3]\NLW_i_/i_/i__carry__1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_execute_engine[state][3]_i_10 
       (.I0(\ctrl[ir_funct3] ),
        .I1(\core_complex.neorv32_cpu_inst_n_1 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    and_reduce_f
       (.I0(\generators.rstn_sys_sreg_reg_n_0_[0] ),
        .I1(\generators.rstn_sys_sreg_reg_n_0_[3] ),
        .I2(p_0_in_0),
        .I3(p_1_in),
        .O(and_reduce_f__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch \core_complex.neorv32_core_bus_switch_inst 
       (.\FSM_onehot_arbiter_reg[state][2]_0 (\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .\FSM_onehot_arbiter_reg[state][2]_1 (\arbiter_reg[state] ),
        .\FSM_onehot_arbiter_reg[state][2]_2 (\core_complex.neorv32_core_bus_switch_inst_n_3 ),
        .\FSM_onehot_arbiter_reg[state][2]_3 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .arbiter_err_reg(\core_complex.neorv32_cpu_inst_n_179 ),
        .arbiter_err_reg_0(\core_complex.neorv32_cpu_inst_n_183 ),
        .arbiter_err_reg_1(\core_complex.neorv32_cpu_inst_n_180 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .clk(clk),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\keeper_reg[busy] (\core_complex.neorv32_cpu_inst_n_178 ),
        .\main_rsp[err] (\main_rsp[err] ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu \core_complex.neorv32_cpu_inst 
       (.ADDRARDADDR({sel[12:1],\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_21 }),
        .D({\core_complex.neorv32_cpu_inst_n_23 ,p_0_in_1[16],p_0_in_1[8],p_0_in_1[4],\core_complex.neorv32_cpu_inst_n_27 }),
        .E(mtimecmp_hi),
        .\FSM_sequential_execute_engine_reg[state][3] (\FSM_sequential_execute_engine[state][3]_i_10_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\core_complex.neorv32_cpu_inst_n_179 ),
        .Q(Q),
        .WEA(\core_complex.neorv32_cpu_inst_n_100 ),
        .\arbiter_reg[b_req] (\arbiter_reg[state] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .arbiter_req_reg(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .\bus_req_o_reg[ben][0] (\core_complex.neorv32_cpu_inst_n_107 ),
        .\bus_req_o_reg[ben][1] (\core_complex.neorv32_cpu_inst_n_106 ),
        .\bus_req_o_reg[ben][2] (\core_complex.neorv32_cpu_inst_n_105 ),
        .\bus_req_o_reg[data][0] (\core_complex.neorv32_cpu_inst_n_36 ),
        .\bus_req_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_72 ),
        .\bus_req_o_reg[rw] (p_0_in),
        .\bus_req_o_reg[rw]_0 (mtimecmp_lo),
        .\bus_req_o_reg[rw]_1 ({\core_complex.neorv32_cpu_inst_n_128 ,\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_130 ,\core_complex.neorv32_cpu_inst_n_131 ,\core_complex.neorv32_cpu_inst_n_132 ,\core_complex.neorv32_cpu_inst_n_133 ,\core_complex.neorv32_cpu_inst_n_134 ,\core_complex.neorv32_cpu_inst_n_135 ,\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_139 ,\core_complex.neorv32_cpu_inst_n_140 ,\core_complex.neorv32_cpu_inst_n_141 ,\core_complex.neorv32_cpu_inst_n_142 ,\core_complex.neorv32_cpu_inst_n_143 ,\core_complex.neorv32_cpu_inst_n_144 ,\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 }),
        .\bus_rsp_o[data][18]_i_2 (\core_complex.neorv32_cpu_inst_n_160 ),
        .\bus_rsp_o_reg[data][0] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ),
        .\bus_rsp_o_reg[data][10] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ),
        .\bus_rsp_o_reg[data][11] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ),
        .\bus_rsp_o_reg[data][12] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ),
        .\bus_rsp_o_reg[data][13] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ),
        .\bus_rsp_o_reg[data][14] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ),
        .\bus_rsp_o_reg[data][15] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_66 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_67 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 }),
        .\bus_rsp_o_reg[data][15]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ),
        .\bus_rsp_o_reg[data][16] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ),
        .\bus_rsp_o_reg[data][17] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ),
        .\bus_rsp_o_reg[data][18] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ),
        .\bus_rsp_o_reg[data][19] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ),
        .\bus_rsp_o_reg[data][1] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ),
        .\bus_rsp_o_reg[data][20] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ),
        .\bus_rsp_o_reg[data][21] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ),
        .\bus_rsp_o_reg[data][22] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ),
        .\bus_rsp_o_reg[data][23] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ),
        .\bus_rsp_o_reg[data][24] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ),
        .\bus_rsp_o_reg[data][25] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ),
        .\bus_rsp_o_reg[data][26] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_65 ),
        .\bus_rsp_o_reg[data][27] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ),
        .\bus_rsp_o_reg[data][28] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ),
        .\bus_rsp_o_reg[data][29] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ),
        .\bus_rsp_o_reg[data][2] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ),
        .\bus_rsp_o_reg[data][30] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ),
        .\bus_rsp_o_reg[data][30]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ),
        .\bus_rsp_o_reg[data][31] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ),
        .\bus_rsp_o_reg[data][31]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ),
        .\bus_rsp_o_reg[data][31]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ),
        .\bus_rsp_o_reg[data][3] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ),
        .\bus_rsp_o_reg[data][4] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ),
        .\bus_rsp_o_reg[data][5] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 }),
        .\bus_rsp_o_reg[data][5]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ),
        .\bus_rsp_o_reg[data][6] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ),
        .\bus_rsp_o_reg[data][7] (din),
        .\bus_rsp_o_reg[data][7]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 }),
        .\bus_rsp_o_reg[data][7]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ),
        .\bus_rsp_o_reg[data][8] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ),
        .\bus_rsp_o_reg[data][9] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl_reg[alu_op][1] (\ctrl[alu_op][1]_i_3_n_0 ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dout_reg[7] ({\core_complex.neorv32_cpu_inst_n_115 ,\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 ,\core_complex.neorv32_cpu_inst_n_118 ,\core_complex.neorv32_cpu_inst_n_119 ,\core_complex.neorv32_cpu_inst_n_120 ,\core_complex.neorv32_cpu_inst_n_121 ,\core_complex.neorv32_cpu_inst_n_122 }),
        .\execute_engine_reg[ir] (\ctrl[ir_funct3] ),
        .\execute_engine_reg[ir][13]_rep (\core_complex.neorv32_cpu_inst_n_1 ),
        .\execute_engine_reg[ir][13]_rep__0 (\core_complex.neorv32_cpu_inst_n_181 ),
        .\fetch_engine_reg[pc][15] (\core_complex.neorv32_cpu_inst_n_6 ),
        .\fifo_read_sync.half_o_reg ({\core_complex.neorv32_cpu_inst_n_73 ,\core_complex.neorv32_cpu_inst_n_74 ,\core_complex.neorv32_cpu_inst_n_75 ,\core_complex.neorv32_cpu_inst_n_76 ,\core_complex.neorv32_cpu_inst_n_77 ,\core_complex.neorv32_cpu_inst_n_78 ,\core_complex.neorv32_cpu_inst_n_79 ,\core_complex.neorv32_cpu_inst_n_80 ,\core_complex.neorv32_cpu_inst_n_81 ,\core_complex.neorv32_cpu_inst_n_82 ,\core_complex.neorv32_cpu_inst_n_83 ,\core_complex.neorv32_cpu_inst_n_84 ,\core_complex.neorv32_cpu_inst_n_85 ,\core_complex.neorv32_cpu_inst_n_86 ,\core_complex.neorv32_cpu_inst_n_87 ,\core_complex.neorv32_cpu_inst_n_88 ,\core_complex.neorv32_cpu_inst_n_89 ,\core_complex.neorv32_cpu_inst_n_90 ,\core_complex.neorv32_cpu_inst_n_91 ,\core_complex.neorv32_cpu_inst_n_92 ,\core_complex.neorv32_cpu_inst_n_93 ,\core_complex.neorv32_cpu_inst_n_94 ,\core_complex.neorv32_cpu_inst_n_95 ,\core_complex.neorv32_cpu_inst_n_96 ,\core_complex.neorv32_cpu_inst_n_97 ,\core_complex.neorv32_cpu_inst_n_98 ,\core_complex.neorv32_cpu_inst_n_99 }),
        .firq_i({cpu_firq[8],cpu_firq[3:2]}),
        .gpio_o(gpio_o),
        .\imem_rom.rdata_reg_9 (\core_complex.neorv32_core_bus_switch_inst_n_3 ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\irq_enable_reg[0] (\core_complex.neorv32_cpu_inst_n_161 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_2 ),
        .m_axi_bresp(m_axi_bresp),
        .\m_axi_bresp[0]_0 (\core_complex.neorv32_cpu_inst_n_110 ),
        .m_axi_bresp_0_sp_1(\core_complex.neorv32_cpu_inst_n_109 ),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wstrb(m_axi_wstrb),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[1] (\cpu_d_req[addr] ),
        .\mar_reg[26] (\mar_reg[26] ),
        .\mar_reg[28] (\mar_reg[28] ),
        .\mar_reg[29] (\mar_reg[29] ),
        .\mar_reg[2] (\core_complex.neorv32_cpu_inst_n_7 ),
        .\mar_reg[2]_0 (\mar_reg[2] ),
        .\mar_reg[2]_1 (\core_complex.neorv32_cpu_inst_n_125 ),
        .\mar_reg[30] (\mar_reg[30] ),
        .\mar_reg[31] (\core_complex.neorv32_cpu_inst_n_113 ),
        .\mar_reg[3] (sel[0]),
        .\mar_reg[3]_0 (p_1_out),
        .mem_ram_b0_reg_1(\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .mti_i(mtime_irq),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_reg(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .pending_reg_0(timeout_cnt_reg),
        .pending_reg_1(neorv32_bus_gateway_inst_n_4),
        .port_sel_reg(port_sel_reg),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\tx_engine_fifo_inst/we ),
        .\r_pnt_reg[1] (\core_complex.neorv32_cpu_inst_n_178 ),
        .\rdata_o_reg[23] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_46 ),
        .\rdata_o_reg[30] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_45 ),
        .rden0(rden0),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\timeout_cnt_reg[6] (\core_complex.neorv32_cpu_inst_n_108 ),
        .\trap_ctrl_reg[irq_pnd][2] (D),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_111 ),
        .\w_pnt_reg[0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ),
        .\w_pnt_reg[1] (\core_complex.neorv32_cpu_inst_n_180 ),
        .\w_pnt_reg[1]_0 (\core_complex.neorv32_cpu_inst_n_183 ),
        .\wb_core[we] (\wb_core[we] ),
        .wdata_i(\cpu_i_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ctrl[alu_op][1]_i_3 
       (.I0(\core_complex.neorv32_cpu_inst_n_181 ),
        .I1(\ctrl[ir_funct3] ),
        .O(\ctrl[alu_op][1]_i_3_n_0 ));
  FDCE \generators.clk_div_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [0]),
        .Q(\generators.clk_div_ff_reg_n_0_[0] ));
  FDCE \generators.clk_div_ff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [10]),
        .Q(p_12_in));
  FDCE \generators.clk_div_ff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [11]),
        .Q(\generators.clk_div_ff_reg_n_0_[11] ));
  FDCE \generators.clk_div_ff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [1]),
        .Q(p_2_in));
  FDCE \generators.clk_div_ff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [2]),
        .Q(p_4_in));
  FDCE \generators.clk_div_ff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [5]),
        .Q(p_6_in));
  FDCE \generators.clk_div_ff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [6]),
        .Q(p_8_in));
  FDCE \generators.clk_div_ff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [9]),
        .Q(p_10_in));
  FDCE \generators.clk_div_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(\generators.clk_div_reg [0]));
  FDCE \generators.clk_div_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(\generators.clk_div_reg [10]));
  FDCE \generators.clk_div_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(\generators.clk_div_reg [11]));
  FDCE \generators.clk_div_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(\generators.clk_div_reg [1]));
  FDCE \generators.clk_div_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(\generators.clk_div_reg [2]));
  FDCE \generators.clk_div_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[3] ));
  FDCE \generators.clk_div_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[4] ));
  FDCE \generators.clk_div_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(\generators.clk_div_reg [5]));
  FDCE \generators.clk_div_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(\generators.clk_div_reg [6]));
  FDCE \generators.clk_div_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[7] ));
  FDCE \generators.clk_div_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[8] ));
  FDCE \generators.clk_div_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(\generators.clk_div_reg [9]));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_reg_inv 
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f__0),
        .PRE(resetn_0),
        .Q(rstn_sys));
  LUT1 #(
    .INIT(2'h1)) 
    \generators.rstn_sys_sreg[3]_i_1 
       (.I0(resetn),
        .O(resetn_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(1'b1),
        .Q(\generators.rstn_sys_sreg_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\generators.rstn_sys_sreg_reg_n_0_[0] ),
        .Q(p_1_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_1_in),
        .Q(p_0_in_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_0_in_0),
        .Q(\generators.rstn_sys_sreg_reg_n_0_[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 }),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\NLW_i_/i_/i__carry__1_CO_UNCONNECTED [3],\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_115 ,\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 ,\core_complex.neorv32_cpu_inst_n_118 ,\core_complex.neorv32_cpu_inst_n_119 ,\core_complex.neorv32_cpu_inst_n_120 ,\core_complex.neorv32_cpu_inst_n_121 ,\core_complex.neorv32_cpu_inst_n_122 }),
        .E(p_0_in),
        .Q(din),
        .\bus_req_i[data] (Q[7:0]),
        .\bus_rsp_o_reg[data][7]_0 (\iodev_rsp[3][data] ),
        .clk(clk),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .rstn_sys(rstn_sys));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[0]),
        .Q(mtime_time_o[0]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[10]),
        .Q(mtime_time_o[10]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[11]),
        .Q(mtime_time_o[11]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[12]),
        .Q(mtime_time_o[12]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[13]),
        .Q(mtime_time_o[13]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[14]),
        .Q(mtime_time_o[14]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[15]),
        .Q(mtime_time_o[15]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[16]),
        .Q(mtime_time_o[16]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[17]),
        .Q(mtime_time_o[17]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[18]),
        .Q(mtime_time_o[18]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[19]),
        .Q(mtime_time_o[19]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[1]),
        .Q(mtime_time_o[1]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[20]),
        .Q(mtime_time_o[20]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[21]),
        .Q(mtime_time_o[21]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[22]),
        .Q(mtime_time_o[22]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[23]),
        .Q(mtime_time_o[23]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[24]),
        .Q(mtime_time_o[24]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[25]),
        .Q(mtime_time_o[25]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[26]),
        .Q(mtime_time_o[26]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[27]),
        .Q(mtime_time_o[27]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[28]),
        .Q(mtime_time_o[28]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[29]),
        .Q(mtime_time_o[29]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[2]),
        .Q(mtime_time_o[2]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[30]),
        .Q(mtime_time_o[30]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[31]),
        .Q(mtime_time_o[31]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[3]),
        .Q(mtime_time_o[3]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[4]),
        .Q(mtime_time_o[4]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[5]),
        .Q(mtime_time_o[5]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[6]),
        .Q(mtime_time_o[6]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[7]),
        .Q(mtime_time_o[7]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[8]),
        .Q(mtime_time_o[8]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[9]),
        .Q(mtime_time_o[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst 
       (.ADDRARDADDR(\core_complex.neorv32_cpu_inst_n_20 ),
        .D(p_1_out),
        .E(mtimecmp_hi),
        .Q(mtime_time),
        .\bus_rsp_o_reg[ack]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ),
        .\bus_rsp_o_reg[data][26]_0 (\mar_reg[2] ),
        .\bus_rsp_o_reg[data][2]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[11][data] [31:4],\iodev_rsp[11][data] [1:0]}),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_128 ,\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_130 ,\core_complex.neorv32_cpu_inst_n_131 ,\core_complex.neorv32_cpu_inst_n_132 ,\core_complex.neorv32_cpu_inst_n_133 ,\core_complex.neorv32_cpu_inst_n_134 ,\core_complex.neorv32_cpu_inst_n_135 ,\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_139 ,\core_complex.neorv32_cpu_inst_n_140 ,\core_complex.neorv32_cpu_inst_n_141 ,\core_complex.neorv32_cpu_inst_n_142 ,\core_complex.neorv32_cpu_inst_n_143 ,\core_complex.neorv32_cpu_inst_n_144 ,\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 }),
        .\bus_rsp_o_reg[data][3]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ),
        .\bus_rsp_o_reg[data][8]_0 (sel[0]),
        .clk(clk),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_rsp[12][ack] (\iodev_rsp[12][ack] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 (\iodev_rsp[10][data] [3:2]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 (\iodev_rsp[3][data] [3:2]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 (\iodev_rsp[1][data] [1]),
        .mti_i(mtime_irq),
        .\mtime_hi_reg[0]_0 (mtime_time_o[32]),
        .\mtime_hi_reg[0]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ),
        .\mtime_hi_reg[10]_0 (mtime_time_o[42]),
        .\mtime_hi_reg[10]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ),
        .\mtime_hi_reg[11]_0 (mtime_time_o[43]),
        .\mtime_hi_reg[11]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ),
        .\mtime_hi_reg[12]_0 (mtime_time_o[44]),
        .\mtime_hi_reg[13]_0 (mtime_time_o[45]),
        .\mtime_hi_reg[13]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ),
        .\mtime_hi_reg[14]_0 (mtime_time_o[46]),
        .\mtime_hi_reg[14]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ),
        .\mtime_hi_reg[15]_0 (mtime_time_o[47]),
        .\mtime_hi_reg[16]_0 (mtime_time_o[48]),
        .\mtime_hi_reg[17]_0 (mtime_time_o[49]),
        .\mtime_hi_reg[17]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ),
        .\mtime_hi_reg[18]_0 (mtime_time_o[50]),
        .\mtime_hi_reg[18]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ),
        .\mtime_hi_reg[19]_0 (mtime_time_o[51]),
        .\mtime_hi_reg[1]_0 (mtime_time_o[33]),
        .\mtime_hi_reg[20]_0 (mtime_time_o[52]),
        .\mtime_hi_reg[20]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ),
        .\mtime_hi_reg[21]_0 (mtime_time_o[53]),
        .\mtime_hi_reg[22]_0 (mtime_time_o[54]),
        .\mtime_hi_reg[22]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ),
        .\mtime_hi_reg[23]_0 (mtime_time_o[55]),
        .\mtime_hi_reg[24]_0 (mtime_time_o[56]),
        .\mtime_hi_reg[25]_0 (mtime_time_o[57]),
        .\mtime_hi_reg[25]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ),
        .\mtime_hi_reg[26]_0 (mtime_time_o[58]),
        .\mtime_hi_reg[26]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_65 ),
        .\mtime_hi_reg[27]_0 (mtime_time_o[59]),
        .\mtime_hi_reg[28]_0 (mtime_time_o[60]),
        .\mtime_hi_reg[28]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ),
        .\mtime_hi_reg[29]_0 (mtime_time_o[61]),
        .\mtime_hi_reg[29]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ),
        .\mtime_hi_reg[2]_0 (mtime_time_o[34]),
        .\mtime_hi_reg[30]_0 (mtime_time_o[62]),
        .\mtime_hi_reg[30]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ),
        .\mtime_hi_reg[31]_0 (mtime_time_o[63]),
        .\mtime_hi_reg[31]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ),
        .\mtime_hi_reg[3]_0 (mtime_time_o[35]),
        .\mtime_hi_reg[4]_0 (mtime_time_o[36]),
        .\mtime_hi_reg[4]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ),
        .\mtime_hi_reg[5]_0 (mtime_time_o[37]),
        .\mtime_hi_reg[5]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ),
        .\mtime_hi_reg[6]_0 (mtime_time_o[38]),
        .\mtime_hi_reg[6]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ),
        .\mtime_hi_reg[7]_0 (mtime_time_o[39]),
        .\mtime_hi_reg[8]_0 (mtime_time_o[40]),
        .\mtime_hi_reg[8]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ),
        .\mtime_hi_reg[9]_0 (mtime_time_o[41]),
        .\mtime_hi_reg[9]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ),
        .\mtime_lo_reg[12]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ),
        .\mtime_lo_reg[15]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ),
        .\mtime_lo_reg[16]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ),
        .\mtime_lo_reg[19]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ),
        .\mtime_lo_reg[1]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ),
        .\mtime_lo_reg[21]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ),
        .\mtime_lo_reg[23]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ),
        .\mtime_lo_reg[24]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ),
        .\mtime_lo_reg[27]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ),
        .\mtime_lo_reg[2]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ),
        .\mtime_lo_reg[3]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ),
        .\mtime_lo_reg[7]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ),
        .\mtimecmp_hi_reg[31]_0 (Q),
        .\mtimecmp_lo_reg[31]_0 (mtimecmp_lo),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo \io_system.neorv32_sysinfo_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_23 ,p_0_in_1[16],p_0_in_1[8],p_0_in_1[4],\core_complex.neorv32_cpu_inst_n_27 }),
        .Q({\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [4],\iodev_rsp[1][data] [1]}),
        .\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_160 ),
        .clk(clk),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst 
       (.D({\generators.clk_div_reg [11:9],\generators.clk_div_reg [6:5],\generators.clk_div_reg [2:0]}),
        .E(\tx_engine_fifo_inst/we ),
        .Q({Q[26:22],Q[15:0]}),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 }),
        .addr(\core_complex.neorv32_cpu_inst_n_21 ),
        .\bus_rsp_o_reg[data][1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_65 ),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:5],\iodev_rsp[10][data] [3:2],\iodev_rsp[10][data] [0]}),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_73 ,\core_complex.neorv32_cpu_inst_n_74 ,\core_complex.neorv32_cpu_inst_n_75 ,\core_complex.neorv32_cpu_inst_n_76 ,\core_complex.neorv32_cpu_inst_n_77 ,\core_complex.neorv32_cpu_inst_n_78 ,\core_complex.neorv32_cpu_inst_n_79 ,\core_complex.neorv32_cpu_inst_n_80 ,\core_complex.neorv32_cpu_inst_n_81 ,\core_complex.neorv32_cpu_inst_n_82 ,\core_complex.neorv32_cpu_inst_n_83 ,\core_complex.neorv32_cpu_inst_n_84 ,\core_complex.neorv32_cpu_inst_n_85 ,\core_complex.neorv32_cpu_inst_n_86 ,\core_complex.neorv32_cpu_inst_n_87 ,\core_complex.neorv32_cpu_inst_n_88 ,\core_complex.neorv32_cpu_inst_n_89 ,\core_complex.neorv32_cpu_inst_n_90 ,\core_complex.neorv32_cpu_inst_n_91 ,\core_complex.neorv32_cpu_inst_n_92 ,\core_complex.neorv32_cpu_inst_n_93 ,\core_complex.neorv32_cpu_inst_n_94 ,\core_complex.neorv32_cpu_inst_n_95 ,\core_complex.neorv32_cpu_inst_n_96 ,\core_complex.neorv32_cpu_inst_n_97 ,\core_complex.neorv32_cpu_inst_n_98 ,\core_complex.neorv32_cpu_inst_n_99 }),
        .\bus_rsp_o_reg[data][4]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\ctrl_reg[baud][9]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_66 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_67 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 }),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[prsc][2]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 }),
        .\ctrl_reg[prsc][2]_1 (\core_complex.neorv32_cpu_inst_n_7 ),
        .\ctrl_reg[sim_mode]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 }),
        .firq_i(cpu_firq[3:2]),
        .\generators.clk_div_reg[11] (\generators.clk_div_reg_n_0_[8] ),
        .\generators.clk_div_reg[3] (\generators.clk_div_reg_n_0_[3] ),
        .\generators.clk_div_reg[7] (\generators.clk_div_reg_n_0_[4] ),
        .\generators.clk_div_reg[7]_0 (\generators.clk_div_reg_n_0_[7] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_rsp[10][ack] (\iodev_rsp[10][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ({\iodev_rsp[3][data] [4],\iodev_rsp[3][data] [1]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ({\iodev_rsp[1][data] [4],\iodev_rsp[1][data] [1]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ({\iodev_rsp[11][data] [4],\iodev_rsp[11][data] [1]}),
        .r_pnt(r_pnt),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\tx_engine[baudcnt][9]_i_3_0 ({\generators.clk_div_ff_reg_n_0_[11] ,p_12_in,p_10_in,p_8_in,p_6_in,p_4_in,p_2_in,\generators.clk_div_ff_reg_n_0_[0] }),
        .\tx_engine_reg[state][0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ),
        .\tx_engine_reg[state][1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ),
        .\tx_engine_reg[state][2]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ),
        .\tx_engine_reg[state][2]_1 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 }),
        .\tx_engine_reg[state][2]_2 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 }),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_111 ),
        .\wb_core[we] (\wb_core[we] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst 
       (.\bus_rsp_o_reg[data][0]_0 (\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ),
        .\bus_rsp_o_reg[data][0]_1 (\core_complex.neorv32_cpu_inst_n_161 ),
        .clk(clk),
        .firq_i(cpu_firq[8]),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_rsp[12][ack] (\iodev_rsp[12][ack] ),
        .irq_active_reg_0(\core_complex.neorv32_cpu_inst_n_125 ),
        .\irq_enable_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_36 ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 (\iodev_rsp[11][data] [0]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 (\iodev_rsp[10][data] [0]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 (\iodev_rsp[3][data] [0]),
        .\nclr_pending_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_72 ),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .rstn_sys(rstn_sys),
        .\wb_core[we] (\wb_core[we] ),
        .xirq_i(xirq_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst 
       (.ADDRARDADDR(\core_complex.neorv32_cpu_inst_n_20 ),
        .Q(Q),
        .WEA(\core_complex.neorv32_cpu_inst_n_100 ),
        .addr({sel[11:0],\core_complex.neorv32_cpu_inst_n_21 }),
        .\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_6 ),
        .clk(clk),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .mem_ram_b0_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .mem_ram_b0_reg_1_1(\core_complex.neorv32_cpu_inst_n_107 ),
        .mem_ram_b1_reg_1_0(\core_complex.neorv32_cpu_inst_n_106 ),
        .mem_ram_b2_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .mem_ram_b2_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .mem_ram_b2_reg_1_1(\core_complex.neorv32_cpu_inst_n_105 ),
        .mem_ram_b3_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ),
        .mem_ram_b3_reg_1_0({rdata_reg[31:26],rdata_reg[24:23],rdata_reg[21:17],rdata_reg[15:6],rdata_reg[4:0]}),
        .out({\imem_rom.rdata_reg [25],\imem_rom.rdata_reg [22],\imem_rom.rdata_reg [16],\imem_rom.rdata_reg [5]}),
        .rden(rden),
        .rden0(rden0),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst 
       (.ADDRARDADDR({sel[12:1],\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_21 }),
        .Q(\iodev_rsp[1][data] [1]),
        .clk(clk),
        .\imem_rom.rdata_reg_10_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .\imem_rom.rdata_reg_10_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .\imem_rom.rdata_reg_11_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .\imem_rom.rdata_reg_12_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .\imem_rom.rdata_reg_13_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .\imem_rom.rdata_reg_13_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .\imem_rom.rdata_reg_15_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_1 ),
        .\imem_rom.rdata_reg_15_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .\imem_rom.rdata_reg_15_2 (sel[0]),
        .\imem_rom.rdata_reg_3_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\imem_rom.rdata_reg_3_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\imem_rom.rdata_reg_4_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\imem_rom.rdata_reg_4_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\imem_rom.rdata_reg_5_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\imem_rom.rdata_reg_5_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\imem_rom.rdata_reg_6_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\imem_rom.rdata_reg_6_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\imem_rom.rdata_reg_7_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\imem_rom.rdata_reg_7_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\imem_rom.rdata_reg_8_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .\imem_rom.rdata_reg_9_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .\imem_rom.rdata_reg_9_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\main_rsp[data] ({\main_rsp[data] [29:28],\main_rsp[data] [4:0]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [19],\iodev_rsp[10][data] [12]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ({\iodev_rsp[11][data] [31:27],\iodev_rsp[11][data] [19],\iodev_rsp[11][data] [12]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ({rdata_reg[31:26],rdata_reg[24:23],rdata_reg[21:17],rdata_reg[15:6],rdata_reg[4:0]}),
        .out({\imem_rom.rdata_reg [25],\imem_rom.rdata_reg [22],\imem_rom.rdata_reg [16],\imem_rom.rdata_reg [5]}),
        .\rdata_o_reg[0] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_38 ),
        .\rdata_o_reg[0]_0 (\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ),
        .\rdata_o_reg[12] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_43 ),
        .\rdata_o_reg[13] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_44 ),
        .\rdata_o_reg[1] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_39 ),
        .\rdata_o_reg[1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_65 ),
        .\rdata_o_reg[2] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_40 ),
        .\rdata_o_reg[2]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ),
        .\rdata_o_reg[3] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_41 ),
        .\rdata_o_reg[3]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ),
        .\rdata_o_reg[4] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_42 ),
        .\rdata_o_reg[4]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ),
        .rden(rden),
        .rden_reg_0(\core_complex.neorv32_cpu_inst_n_113 ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst 
       (.Q(timeout_cnt_reg),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received] ),
        .clk(clk),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .\iodev_rsp[10][ack] (\iodev_rsp[10][ack] ),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\keeper_reg[busy] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ),
        .\keeper_reg[busy]_0 (\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .\keeper_reg[busy]_1 (\core_complex.neorv32_cpu_inst_n_109 ),
        .\keeper_reg[busy]_2 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[err] (\core_complex.neorv32_cpu_inst_n_110 ),
        .\keeper_reg[err]_0 (neorv32_bus_gateway_inst_n_5),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(m_axi_arready_0),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(m_axi_awvalid_0),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rdata_0_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_38 ),
        .m_axi_rdata_1_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_39 ),
        .m_axi_rdata_28_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_43 ),
        .m_axi_rdata_29_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_44 ),
        .m_axi_rdata_2_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_40 ),
        .m_axi_rdata_3_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_41 ),
        .m_axi_rdata_4_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_42 ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wvalid(m_axi_wvalid),
        .\main_rsp[data] ({\main_rsp[data] [31:30],\main_rsp[data] [27:5]}),
        .\mar_reg[1] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_45 ),
        .\mar_reg[1]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_46 ),
        .pending(pending),
        .pending_reg_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ),
        .pending_reg_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_2 ),
        .pending_reg_2(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .pending_reg_3(\core_complex.neorv32_cpu_inst_n_108 ),
        .port_sel_reg(port_sel_reg),
        .\rdata_o_reg[10] ({\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:13],\iodev_rsp[10][data] [11:5]}),
        .\rdata_o_reg[10]_0 ({\iodev_rsp[11][data] [26:20],\iodev_rsp[11][data] [18:13],\iodev_rsp[11][data] [11:5]}),
        .\rdata_o_reg[10]_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\rdata_o_reg[10]_2 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .\rdata_o_reg[11] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\rdata_o_reg[11]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .\rdata_o_reg[12] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\rdata_o_reg[13] ({\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [4],\iodev_rsp[1][data] [1]}),
        .\rdata_o_reg[13]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\rdata_o_reg[14] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\rdata_o_reg[14]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .\rdata_o_reg[15] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_1 ),
        .\rdata_o_reg[16] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .\rdata_o_reg[17] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .\rdata_o_reg[18] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .\rdata_o_reg[19] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .\rdata_o_reg[20] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .\rdata_o_reg[21] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .\rdata_o_reg[22] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .\rdata_o_reg[23] (\iodev_rsp[3][data] [7:5]),
        .\rdata_o_reg[23]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\rdata_o_reg[23]_1 (\cpu_d_req[addr] ),
        .\rdata_o_reg[31] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\rdata_o_reg[5] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .\rdata_o_reg[6] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\rdata_o_reg[7] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .\rdata_o_reg[8] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\rdata_o_reg[8]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .\rdata_o_reg[9] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\rdata_o_reg[9]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ),
        .rstn_sys(rstn_sys),
        .\timeout_cnt_reg[4]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .\wb_core[we] (\wb_core[we] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway neorv32_bus_gateway_inst
       (.arbiter_err_reg(\core_complex.neorv32_core_bus_switch_inst_n_3 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\keeper_reg[busy]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[cnt][4]_0 (neorv32_bus_gateway_inst_n_5),
        .\keeper_reg[err]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rresp_1_sp_1(neorv32_bus_gateway_inst_n_4),
        .\main_rsp[err] (\main_rsp[err] ),
        .port_sel_reg(port_sel_reg),
        .rstn_sys(rstn_sys),
        .wdata_i(\cpu_i_rsp[err] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    cg_en_9,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \iodev_rsp[10][ack] ,
    uart0_txd_o,
    uart0_rts_o,
    firq_i,
    \tx_engine_reg[state][2]_0 ,
    w_pnt,
    r_pnt,
    \rx_engine_reg[over]_0 ,
    \tx_engine_reg[state][1]_0 ,
    \tx_engine_reg[state][0]_0 ,
    \ctrl_reg[sim_mode]_0 ,
    \ctrl_reg[prsc][2]_0 ,
    S,
    \tx_engine_reg[state][2]_1 ,
    \tx_engine_reg[state][2]_2 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][1]_0 ,
    \ctrl_reg[baud][9]_0 ,
    \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ,
    clk,
    rstn_sys,
    \ctrl_reg[prsc][2]_1 ,
    Q,
    \iodev_req[10][stb] ,
    \w_pnt_reg[0] ,
    addr,
    \wb_core[we] ,
    \tx_engine[baudcnt][9]_i_3_0 ,
    D,
    \generators.clk_div_reg[3] ,
    \generators.clk_div_reg[7] ,
    \generators.clk_div_reg[7]_0 ,
    \generators.clk_div_reg[11] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ,
    uart0_cts_i,
    uart0_rxd_i,
    \bus_rsp_o_reg[data][31]_1 ,
    E);
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output cg_en_9;
  output \ctrl_reg[sim_mode]__0 ;
  output \ctrl_reg[hwfc_en]__0 ;
  output \ctrl_reg[irq_rx_nempty]__0 ;
  output \ctrl_reg[irq_rx_half]__0 ;
  output \ctrl_reg[irq_rx_full]__0 ;
  output \ctrl_reg[irq_tx_empty]__0 ;
  output \ctrl_reg[irq_tx_nhalf]__0 ;
  output \iodev_rsp[10][ack] ;
  output uart0_txd_o;
  output uart0_rts_o;
  output [1:0]firq_i;
  output \tx_engine_reg[state][2]_0 ;
  output w_pnt;
  output r_pnt;
  output \rx_engine_reg[over]_0 ;
  output \tx_engine_reg[state][1]_0 ;
  output \tx_engine_reg[state][0]_0 ;
  output \ctrl_reg[sim_mode]_0 ;
  output [2:0]\ctrl_reg[prsc][2]_0 ;
  output [3:0]S;
  output [3:0]\tx_engine_reg[state][2]_1 ;
  output [3:0]\tx_engine_reg[state][2]_2 ;
  output \bus_rsp_o_reg[data][4]_0 ;
  output [24:0]\bus_rsp_o_reg[data][31]_0 ;
  output \bus_rsp_o_reg[data][1]_0 ;
  output [9:0]\ctrl_reg[baud][9]_0 ;
  output [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ;
  input clk;
  input rstn_sys;
  input \ctrl_reg[prsc][2]_1 ;
  input [20:0]Q;
  input \iodev_req[10][stb] ;
  input \w_pnt_reg[0] ;
  input [0:0]addr;
  input \wb_core[we] ;
  input [7:0]\tx_engine[baudcnt][9]_i_3_0 ;
  input [7:0]D;
  input \generators.clk_div_reg[3] ;
  input \generators.clk_div_reg[7] ;
  input \generators.clk_div_reg[7]_0 ;
  input \generators.clk_div_reg[11] ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [26:0]\bus_rsp_o_reg[data][31]_1 ;
  input [0:0]E;

  wire [7:0]D;
  wire [0:0]E;
  wire [20:0]Q;
  wire [3:0]S;
  wire [0:0]addr;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire [24:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [26:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][4]_0 ;
  wire cg_en_9;
  wire clk;
  wire [9:0]\ctrl_reg[baud][9]_0 ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire [2:0]\ctrl_reg[prsc][2]_0 ;
  wire \ctrl_reg[prsc][2]_1 ;
  wire \ctrl_reg[sim_mode]_0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ;
  wire [1:0]firq_i;
  wire \generators.clk_div_reg[11] ;
  wire \generators.clk_div_reg[3] ;
  wire \generators.clk_div_reg[7] ;
  wire \generators.clk_div_reg[7]_0 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_rsp[10][ack] ;
  wire [4:1]\iodev_rsp[10][data] ;
  wire irq_rx_o0;
  wire irq_tx_o0;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  wire p_0_in;
  wire [9:0]p_1_in;
  wire r_pnt;
  wire rstn_sys;
  wire \rx_engine[baudcnt][0]_i_1_n_0 ;
  wire \rx_engine[baudcnt][1]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_2_n_0 ;
  wire \rx_engine[baudcnt][3]_i_1_n_0 ;
  wire \rx_engine[baudcnt][3]_i_2_n_0 ;
  wire \rx_engine[baudcnt][4]_i_1_n_0 ;
  wire \rx_engine[baudcnt][4]_i_2_n_0 ;
  wire \rx_engine[baudcnt][5]_i_1_n_0 ;
  wire \rx_engine[baudcnt][5]_i_2_n_0 ;
  wire \rx_engine[baudcnt][6]_i_1_n_0 ;
  wire \rx_engine[baudcnt][6]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_1_n_0 ;
  wire \rx_engine[baudcnt][7]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_3_n_0 ;
  wire \rx_engine[baudcnt][8]_i_1_n_0 ;
  wire \rx_engine[baudcnt][8]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_3_n_0 ;
  wire \rx_engine[bitcnt][0]_i_1_n_0 ;
  wire \rx_engine[bitcnt][1]_i_1_n_0 ;
  wire \rx_engine[bitcnt][2]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_2_n_0 ;
  wire \rx_engine[done]_i_1_n_0 ;
  wire \rx_engine[sreg][8]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_2_n_0 ;
  wire \rx_engine[sync][0]_i_1_n_0 ;
  wire \rx_engine[sync][1]_i_1_n_0 ;
  wire rx_engine_fifo_inst_n_2;
  wire rx_engine_fifo_inst_n_3;
  wire [9:0]\rx_engine_reg[baudcnt] ;
  wire [3:0]\rx_engine_reg[bitcnt] ;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over]_0 ;
  wire [8:0]\rx_engine_reg[sreg] ;
  wire \rx_engine_reg[state_n_0_][0] ;
  wire [2:2]\rx_engine_reg[sync] ;
  wire \rx_engine_reg[sync_n_0_][0] ;
  wire \rx_engine_reg[sync_n_0_][1] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \tx_engine[baudcnt][4]_i_2_n_0 ;
  wire \tx_engine[baudcnt][5]_i_2_n_0 ;
  wire \tx_engine[baudcnt][8]_i_2_n_0 ;
  wire \tx_engine[baudcnt][9]_i_1_n_0 ;
  wire [7:0]\tx_engine[baudcnt][9]_i_3_0 ;
  wire \tx_engine[baudcnt][9]_i_3_n_0 ;
  wire \tx_engine[baudcnt][9]_i_4_n_0 ;
  wire \tx_engine[baudcnt][9]_i_5_n_0 ;
  wire \tx_engine[baudcnt][9]_i_6_n_0 ;
  wire \tx_engine[baudcnt][9]_i_7_n_0 ;
  wire \tx_engine[baudcnt][9]_i_8_n_0 ;
  wire \tx_engine[baudcnt][9]_i_9_n_0 ;
  wire \tx_engine[bitcnt][0]_i_1_n_0 ;
  wire \tx_engine[bitcnt][1]_i_1_n_0 ;
  wire \tx_engine[bitcnt][2]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_2_n_0 ;
  wire \tx_engine[bitcnt][3]_i_3_n_0 ;
  wire \tx_engine[sreg][0]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_2_n_0 ;
  wire \tx_engine[state][1]_i_3_n_0 ;
  wire \tx_engine[txd]_i_1_n_0 ;
  wire tx_engine_fifo_inst_n_10;
  wire tx_engine_fifo_inst_n_11;
  wire tx_engine_fifo_inst_n_12;
  wire tx_engine_fifo_inst_n_13;
  wire tx_engine_fifo_inst_n_14;
  wire tx_engine_fifo_inst_n_6;
  wire tx_engine_fifo_inst_n_7;
  wire tx_engine_fifo_inst_n_8;
  wire tx_engine_fifo_inst_n_9;
  wire [9:0]\tx_engine_reg[baudcnt] ;
  wire [3:0]\tx_engine_reg[bitcnt] ;
  wire \tx_engine_reg[cts_sync_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][2] ;
  wire \tx_engine_reg[sreg_n_0_][3] ;
  wire \tx_engine_reg[sreg_n_0_][4] ;
  wire \tx_engine_reg[sreg_n_0_][5] ;
  wire \tx_engine_reg[sreg_n_0_][6] ;
  wire \tx_engine_reg[sreg_n_0_][7] ;
  wire \tx_engine_reg[sreg_n_0_][8] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[state][1]_0 ;
  wire \tx_engine_reg[state][2]_0 ;
  wire [3:0]\tx_engine_reg[state][2]_1 ;
  wire [3:0]\tx_engine_reg[state][2]_2 ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \wb_core[we] ;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[10][stb] ),
        .Q(\iodev_rsp[10][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\iodev_rsp[10][data] [1]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\iodev_rsp[10][data] [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \ctrl_reg[baud][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[6]),
        .Q(\ctrl_reg[baud][9]_0 [0]));
  FDCE \ctrl_reg[baud][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[7]),
        .Q(\ctrl_reg[baud][9]_0 [1]));
  FDCE \ctrl_reg[baud][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[8]),
        .Q(\ctrl_reg[baud][9]_0 [2]));
  FDCE \ctrl_reg[baud][3] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[9]),
        .Q(\ctrl_reg[baud][9]_0 [3]));
  FDCE \ctrl_reg[baud][4] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[10]),
        .Q(\ctrl_reg[baud][9]_0 [4]));
  FDCE \ctrl_reg[baud][5] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[11]),
        .Q(\ctrl_reg[baud][9]_0 [5]));
  FDCE \ctrl_reg[baud][6] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[12]),
        .Q(\ctrl_reg[baud][9]_0 [6]));
  FDCE \ctrl_reg[baud][7] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[13]),
        .Q(\ctrl_reg[baud][9]_0 [7]));
  FDCE \ctrl_reg[baud][8] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[14]),
        .Q(\ctrl_reg[baud][9]_0 [8]));
  FDCE \ctrl_reg[baud][9] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[15]),
        .Q(\ctrl_reg[baud][9]_0 [9]));
  FDCE \ctrl_reg[enable] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[0]),
        .Q(cg_en_9));
  FDCE \ctrl_reg[hwfc_en] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[2]),
        .Q(\ctrl_reg[hwfc_en]__0 ));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[18]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_half] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[17]),
        .Q(\ctrl_reg[irq_rx_half]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[19]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nhalf] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[20]),
        .Q(\ctrl_reg[irq_tx_nhalf]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[3]),
        .Q(\ctrl_reg[prsc][2]_0 [0]));
  FDCE \ctrl_reg[prsc][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[4]),
        .Q(\ctrl_reg[prsc][2]_0 [1]));
  FDCE \ctrl_reg[prsc][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[5]),
        .Q(\ctrl_reg[prsc][2]_0 [2]));
  FDCE \ctrl_reg[sim_mode] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[1]),
        .Q(\ctrl_reg[sim_mode]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7]_0 ),
        .O(\tx_engine_reg[state][2]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[4]),
        .O(\tx_engine_reg[state][2]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[3]),
        .O(\tx_engine_reg[state][2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7] ),
        .O(\tx_engine_reg[state][2]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[7]),
        .O(\tx_engine_reg[state][2]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[6]),
        .O(\tx_engine_reg[state][2]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[5]),
        .O(\tx_engine_reg[state][2]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[11] ),
        .O(\tx_engine_reg[state][2]_2 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[3] ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h4)) 
    i__carry_i_4__0
       (.I0(D[0]),
        .I1(\tx_engine_reg[state][2]_0 ),
        .O(S[0]));
  FDCE irq_rx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_rx_o0),
        .Q(firq_i[0]));
  FDCE irq_tx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_tx_o0),
        .Q(firq_i[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_19 
       (.I0(\iodev_rsp[10][data] [4]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [1]),
        .O(\bus_rsp_o_reg[data][4]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9__0 
       (.I0(\iodev_rsp[10][data] [1]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [0]),
        .O(\bus_rsp_o_reg[data][1]_0 ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \rx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [0]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [0]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\ctrl_reg[baud][9]_0 [1]),
        .O(\rx_engine[baudcnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \rx_engine[baudcnt][1]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [1]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [2]),
        .O(\rx_engine[baudcnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][2]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [2]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .I3(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(\rx_engine[baudcnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rx_engine[baudcnt][2]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [1]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][3]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [3]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [3]),
        .I3(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(\rx_engine[baudcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rx_engine[baudcnt][3]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [0]),
        .I1(\rx_engine_reg[baudcnt] [1]),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .O(\rx_engine[baudcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \rx_engine[baudcnt][4]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [4]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [4]),
        .I3(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [5]),
        .O(\rx_engine[baudcnt][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][4]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][5]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [5]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [5]),
        .I3(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [6]),
        .O(\rx_engine[baudcnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rx_engine[baudcnt][5]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [4]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [2]),
        .I4(\rx_engine_reg[baudcnt] [3]),
        .O(\rx_engine[baudcnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][6]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [6]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .I3(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [7]),
        .O(\rx_engine[baudcnt][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rx_engine[baudcnt][6]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[baudcnt] [4]),
        .I5(\rx_engine_reg[baudcnt] [5]),
        .O(\rx_engine[baudcnt][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][7]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [7]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .I3(\rx_engine[baudcnt][7]_i_3_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [8]),
        .O(\rx_engine[baudcnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \rx_engine[baudcnt][7]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [8]),
        .I1(\rx_engine_reg[baudcnt] [6]),
        .I2(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [7]),
        .I4(\rx_engine_reg[baudcnt] [9]),
        .O(\rx_engine[baudcnt][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[baudcnt][7]_i_3 
       (.I0(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I1(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3C2CFFFF3C2C0000)) 
    \rx_engine[baudcnt][8]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [8]),
        .I1(\rx_engine_reg[baudcnt] [8]),
        .I2(\rx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [9]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [9]),
        .O(\rx_engine[baudcnt][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rx_engine[baudcnt][8]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .O(\rx_engine[baudcnt][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \rx_engine[baudcnt][9]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[baudcnt][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2808)) 
    \rx_engine[baudcnt][9]_i_2 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[baudcnt] [9]),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [9]),
        .O(\rx_engine[baudcnt][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rx_engine[baudcnt][9]_i_3 
       (.I0(\rx_engine_reg[baudcnt] [7]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .I3(\rx_engine_reg[baudcnt] [8]),
        .O(\rx_engine[baudcnt][9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[bitcnt][0]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .O(\rx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \rx_engine[bitcnt][1]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .O(\rx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \rx_engine[bitcnt][2]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \rx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \rx_engine[bitcnt][3]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [0]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rx_engine[done]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [3]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .I3(\rx_engine_reg[bitcnt] [2]),
        .I4(\tx_engine_reg[state][2]_0 ),
        .I5(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[done]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \rx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[sreg][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0400F400)) 
    \rx_engine[state][0]_i_1 
       (.I0(\rx_engine_reg[sync_n_0_][1] ),
        .I1(\rx_engine_reg[sync_n_0_][0] ),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[state][2]_0 ),
        .I4(\rx_engine[state][0]_i_2_n_0 ),
        .O(\rx_engine[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_engine[state][0]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [2]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .O(\rx_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rx_engine[sync][0]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(\rx_engine_reg[sync_n_0_][1] ),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .O(\rx_engine[sync][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rx_engine[sync][1]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(\rx_engine_reg[sync] ),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .O(\rx_engine[sync][1]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0 rx_engine_fifo_inst
       (.Q(\rx_engine_reg[sreg] [7:0]),
        .addr(addr),
        .clk(clk),
        .\ctrl_reg[hwfc_en] (rx_engine_fifo_inst_n_3),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 (\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ),
        .\fifo_read_sync.free_o_reg_0 (rx_engine_fifo_inst_n_2),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .irq_rx_o0(irq_rx_o0),
        .irq_rx_o_reg(cg_en_9),
        .\r_pnt_reg[0]_0 (\ctrl_reg[sim_mode]_0 ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[done]__0 (\rx_engine_reg[done]__0 ),
        .\rx_engine_reg[over] (\rx_engine_reg[over]_0 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\wb_core[we] (\wb_core[we] ));
  FDCE \rx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [0]));
  FDCE \rx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [1]));
  FDCE \rx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [2]));
  FDCE \rx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][3]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [3]));
  FDCE \rx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][4]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [4]));
  FDCE \rx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][5]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [5]));
  FDCE \rx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][6]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [6]));
  FDCE \rx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][7]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [7]));
  FDCE \rx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][8]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [8]));
  FDCE \rx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][9]_i_2_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [9]));
  FDCE \rx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [0]));
  FDCE \rx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [1]));
  FDCE \rx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [2]));
  FDCE \rx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [3]));
  FDCE \rx_engine_reg[done] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[done]_i_1_n_0 ),
        .Q(\rx_engine_reg[done]__0 ));
  FDCE \rx_engine_reg[over] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_2),
        .Q(\rx_engine_reg[over]_0 ));
  FDCE \rx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [1]),
        .Q(\rx_engine_reg[sreg] [0]));
  FDCE \rx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [2]),
        .Q(\rx_engine_reg[sreg] [1]));
  FDCE \rx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [3]),
        .Q(\rx_engine_reg[sreg] [2]));
  FDCE \rx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [4]),
        .Q(\rx_engine_reg[sreg] [3]));
  FDCE \rx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [5]),
        .Q(\rx_engine_reg[sreg] [4]));
  FDCE \rx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [6]),
        .Q(\rx_engine_reg[sreg] [5]));
  FDCE \rx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [7]),
        .Q(\rx_engine_reg[sreg] [6]));
  FDCE \rx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [8]),
        .Q(\rx_engine_reg[sreg] [7]));
  FDCE \rx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sync] ),
        .Q(\rx_engine_reg[sreg] [8]));
  FDCE \rx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[state][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[state_n_0_][0] ));
  FDCE \rx_engine_reg[sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][0] ));
  FDCE \rx_engine_reg[sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][1] ));
  FDCE \rx_engine_reg[sync][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_rxd_i),
        .Q(\rx_engine_reg[sync] ));
  LUT3 #(
    .INIT(8'h3A)) 
    \tx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [0]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hE00EEEEE)) 
    \tx_engine[baudcnt][1]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I1(\ctrl_reg[baud][9]_0 [1]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[state][1]_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \tx_engine[baudcnt][2]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [2]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \tx_engine[baudcnt][3]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hAAA6FFFFAAA60000)) 
    \tx_engine[baudcnt][4]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine[baudcnt][4]_i_2_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [2]),
        .I3(\tx_engine_reg[baudcnt] [3]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tx_engine[baudcnt][4]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [1]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .O(\tx_engine[baudcnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \tx_engine[baudcnt][5]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [5]),
        .I1(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tx_engine[baudcnt][5]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [2]),
        .I4(\tx_engine_reg[baudcnt] [3]),
        .O(\tx_engine[baudcnt][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \tx_engine[baudcnt][6]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \tx_engine[baudcnt][7]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [7]),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \tx_engine[baudcnt][8]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [8]),
        .I1(\tx_engine_reg[baudcnt] [7]),
        .I2(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\tx_engine_reg[baudcnt] [6]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_engine[baudcnt][8]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[baudcnt] [4]),
        .I5(\tx_engine_reg[baudcnt] [5]),
        .O(\tx_engine[baudcnt][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0282)) 
    \tx_engine[baudcnt][9]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\tx_engine_reg[state][1]_0 ),
        .I3(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \tx_engine[baudcnt][9]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [9]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [9]),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \tx_engine[baudcnt][9]_i_3 
       (.I0(\tx_engine[baudcnt][9]_i_6_n_0 ),
        .I1(\tx_engine[baudcnt][9]_i_7_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_8_n_0 ),
        .I3(\ctrl_reg[prsc][2]_0 [1]),
        .I4(\tx_engine[baudcnt][9]_i_9_n_0 ),
        .I5(\ctrl_reg[prsc][2]_0 [2]),
        .O(\tx_engine[baudcnt][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \tx_engine[baudcnt][9]_i_4 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .O(\tx_engine[baudcnt][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \tx_engine[baudcnt][9]_i_5 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .I3(\tx_engine_reg[baudcnt] [9]),
        .I4(\tx_engine_reg[baudcnt] [6]),
        .I5(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_6 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [3]),
        .I1(D[3]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [2]),
        .I4(D[2]),
        .O(\tx_engine[baudcnt][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_7 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [1]),
        .I1(D[1]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [0]),
        .I4(D[0]),
        .O(\tx_engine[baudcnt][9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_8 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [7]),
        .I1(D[7]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [6]),
        .I4(D[6]),
        .O(\tx_engine[baudcnt][9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_9 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [5]),
        .I1(D[5]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [4]),
        .I4(D[4]),
        .O(\tx_engine[baudcnt][9]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tx_engine[bitcnt][0]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .O(\tx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \tx_engine[bitcnt][1]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [1]),
        .O(\tx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \tx_engine[bitcnt][2]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[state][1]_0 ),
        .O(\tx_engine[bitcnt][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02820202)) 
    \tx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\tx_engine_reg[state][1]_0 ),
        .I3(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I4(\tx_engine[bitcnt][3]_i_3_n_0 ),
        .O(\tx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \tx_engine[bitcnt][3]_i_2 
       (.I0(\tx_engine_reg[bitcnt] [0]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .I4(\tx_engine_reg[state][1]_0 ),
        .O(\tx_engine[bitcnt][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tx_engine[bitcnt][3]_i_3 
       (.I0(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine_reg[baudcnt] [9]),
        .I3(\tx_engine_reg[baudcnt] [7]),
        .I4(\tx_engine_reg[baudcnt] [8]),
        .O(\tx_engine[bitcnt][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_engine[sreg][0]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[sreg_n_0_][1] ),
        .O(\tx_engine[sreg][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0020A020)) 
    \tx_engine[state][1]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[state][1]_i_2_n_0 ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][1]_0 ),
        .I4(\tx_engine[state][1]_i_3_n_0 ),
        .O(\tx_engine[state][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \tx_engine[state][1]_i_2 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(p_0_in),
        .I2(\ctrl_reg[hwfc_en]__0 ),
        .O(\tx_engine[state][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tx_engine[state][1]_i_3 
       (.I0(\tx_engine_reg[bitcnt] [2]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .O(\tx_engine[state][1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \tx_engine[txd]_i_1 
       (.I0(\tx_engine_reg[sreg_n_0_][0] ),
        .I1(\tx_engine_reg[state][1]_0 ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][2]_0 ),
        .O(\tx_engine[txd]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0 tx_engine_fifo_inst
       (.D({tx_engine_fifo_inst_n_6,tx_engine_fifo_inst_n_7,tx_engine_fifo_inst_n_8,tx_engine_fifo_inst_n_9,tx_engine_fifo_inst_n_10,tx_engine_fifo_inst_n_11,tx_engine_fifo_inst_n_12,tx_engine_fifo_inst_n_13}),
        .E(E),
        .Q({\tx_engine_reg[sreg_n_0_][8] ,\tx_engine_reg[sreg_n_0_][7] ,\tx_engine_reg[sreg_n_0_][6] ,\tx_engine_reg[sreg_n_0_][5] ,\tx_engine_reg[sreg_n_0_][4] ,\tx_engine_reg[sreg_n_0_][3] ,\tx_engine_reg[sreg_n_0_][2] }),
        .clk(clk),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode] (\ctrl_reg[sim_mode]_0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .irq_tx_o0(irq_tx_o0),
        .irq_tx_o_reg(cg_en_9),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 (Q[7:0]),
        .\r_pnt_reg[0]_0 (r_pnt),
        .rstn_sys(rstn_sys),
        .\tx_engine_reg[state][0] (\tx_engine_reg[state][2]_0 ),
        .\tx_engine_reg[state][0]_0 (\tx_engine_reg[state][0]_0 ),
        .\tx_engine_reg[state][0]_1 (\tx_engine_reg[state][1]_0 ),
        .\tx_engine_reg[state][0]_2 (\tx_engine[state][1]_i_3_n_0 ),
        .\tx_engine_reg[state][2] (tx_engine_fifo_inst_n_14),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0]_0 (w_pnt),
        .\w_pnt_reg[0]_1 (\w_pnt_reg[0] ));
  FDCE \tx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[0]),
        .Q(\tx_engine_reg[baudcnt] [0]));
  FDCE \tx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[1]),
        .Q(\tx_engine_reg[baudcnt] [1]));
  FDCE \tx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[2]),
        .Q(\tx_engine_reg[baudcnt] [2]));
  FDCE \tx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[3]),
        .Q(\tx_engine_reg[baudcnt] [3]));
  FDCE \tx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[4]),
        .Q(\tx_engine_reg[baudcnt] [4]));
  FDCE \tx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[5]),
        .Q(\tx_engine_reg[baudcnt] [5]));
  FDCE \tx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[6]),
        .Q(\tx_engine_reg[baudcnt] [6]));
  FDCE \tx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[7]),
        .Q(\tx_engine_reg[baudcnt] [7]));
  FDCE \tx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[8]),
        .Q(\tx_engine_reg[baudcnt] [8]));
  FDCE \tx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[9]),
        .Q(\tx_engine_reg[baudcnt] [9]));
  FDCE \tx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [0]));
  FDCE \tx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [1]));
  FDCE \tx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [2]));
  FDCE \tx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [3]));
  FDCE \tx_engine_reg[cts_sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_cts_i),
        .Q(\tx_engine_reg[cts_sync_n_0_][0] ));
  FDCE \tx_engine_reg[cts_sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine_reg[cts_sync_n_0_][0] ),
        .Q(p_0_in));
  FDCE \tx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[sreg][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[sreg_n_0_][0] ));
  FDCE \tx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_13),
        .Q(\tx_engine_reg[sreg_n_0_][1] ));
  FDCE \tx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_12),
        .Q(\tx_engine_reg[sreg_n_0_][2] ));
  FDCE \tx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_11),
        .Q(\tx_engine_reg[sreg_n_0_][3] ));
  FDCE \tx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_10),
        .Q(\tx_engine_reg[sreg_n_0_][4] ));
  FDCE \tx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_9),
        .Q(\tx_engine_reg[sreg_n_0_][5] ));
  FDCE \tx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_8),
        .Q(\tx_engine_reg[sreg_n_0_][6] ));
  FDCE \tx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_7),
        .Q(\tx_engine_reg[sreg_n_0_][7] ));
  FDCE \tx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_6),
        .Q(\tx_engine_reg[sreg_n_0_][8] ));
  FDCE \tx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_14),
        .Q(\tx_engine_reg[state][0]_0 ));
  FDCE \tx_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine[state][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[state][1]_0 ));
  FDCE \tx_engine_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cg_en_9),
        .Q(\tx_engine_reg[state][2]_0 ));
  FDPE \tx_engine_reg[txd] 
       (.C(clk),
        .CE(1'b1),
        .D(\tx_engine[txd]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(uart0_txd_o));
  FDCE uart_rts_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_3),
        .Q(uart0_rts_o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip
   (m_axi_rready,
    \mar_reg[26] ,
    \mar_reg[29] ,
    \mar_reg[28] ,
    \mar_reg[30] ,
    \mar_reg[3] ,
    \mar_reg[2] ,
    \dbus_req_o[data] ,
    m_axi_wstrb,
    ADDRARDADDR,
    gpio_o,
    uart0_txd_o,
    uart0_rts_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    clk,
    mext_irq_i,
    msw_irq_i,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    xirq_i,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    resetn);
  output m_axi_rready;
  output \mar_reg[26] ;
  output \mar_reg[29] ;
  output \mar_reg[28] ;
  output \mar_reg[30] ;
  output \mar_reg[3] ;
  output \mar_reg[2] ;
  output [31:0]\dbus_req_o[data] ;
  output [3:0]m_axi_wstrb;
  output [11:0]ADDRARDADDR;
  output [7:0]gpio_o;
  output uart0_txd_o;
  output uart0_rts_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_bready;
  output [13:0]m_axi_araddr;
  input clk;
  input mext_irq_i;
  input msw_irq_i;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [0:0]xirq_i;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input resetn;

  wire [11:0]ADDRARDADDR;
  wire \axi_ctrl_reg[radr_received_n_0_] ;
  wire \axi_ctrl_reg[wadr_received_n_0_] ;
  wire \axi_ctrl_reg[wdat_received_n_0_] ;
  wire clk;
  wire [31:0]\dbus_req_o[data] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire [13:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \mar_reg[26] ;
  wire \mar_reg[28] ;
  wire \mar_reg[29] ;
  wire \mar_reg[2] ;
  wire \mar_reg[30] ;
  wire \mar_reg[3] ;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire neorv32_top_inst_n_34;
  wire neorv32_top_inst_n_58;
  wire neorv32_top_inst_n_59;
  wire neorv32_top_inst_n_60;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [0:0]xirq_i;

  FDCE \axi_ctrl_reg[radr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_34),
        .D(neorv32_top_inst_n_60),
        .Q(\axi_ctrl_reg[radr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wadr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_34),
        .D(neorv32_top_inst_n_58),
        .Q(\axi_ctrl_reg[wadr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wdat_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_34),
        .D(neorv32_top_inst_n_59),
        .Q(\axi_ctrl_reg[wdat_received_n_0_] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top neorv32_top_inst
       (.D({mext_irq_i,msw_irq_i}),
        .Q(\dbus_req_o[data] ),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received_n_0_] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received_n_0_] ),
        .clk(clk),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(neorv32_top_inst_n_60),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(neorv32_top_inst_n_58),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(\axi_ctrl_reg[wadr_received_n_0_] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(neorv32_top_inst_n_59),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\mar_reg[26] (\mar_reg[26] ),
        .\mar_reg[28] (\mar_reg[28] ),
        .\mar_reg[29] (\mar_reg[29] ),
        .\mar_reg[2] (\mar_reg[2] ),
        .\mar_reg[30] (\mar_reg[30] ),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .resetn_0(neorv32_top_inst_n_34),
        .sel({ADDRARDADDR,\mar_reg[3] }),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus
   (pending,
    pending_reg_0,
    pending_reg_1,
    Q,
    \timeout_cnt_reg[4]_0 ,
    \keeper_reg[busy] ,
    pending_reg_2,
    m_axi_awready_0,
    m_axi_wready_0,
    m_axi_arready_0,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wvalid,
    \main_rsp[data] ,
    m_axi_rdata_0_sp_1,
    m_axi_rdata_1_sp_1,
    m_axi_rdata_2_sp_1,
    m_axi_rdata_3_sp_1,
    m_axi_rdata_4_sp_1,
    m_axi_rdata_28_sp_1,
    m_axi_rdata_29_sp_1,
    \mar_reg[1] ,
    \mar_reg[1]_0 ,
    \wb_core[we] ,
    clk,
    rstn_sys,
    pending_reg_3,
    \keeper_reg[err] ,
    \keeper_reg[err]_0 ,
    \keeper_reg[busy]__0 ,
    \keeper_reg[busy]_0 ,
    port_sel_reg,
    m_axi_awready,
    m_axi_awvalid_0,
    m_axi_wready,
    \axi_ctrl_reg[wdat_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    \keeper_reg[busy]_1 ,
    \keeper_reg[busy]_2 ,
    \iodev_rsp[10][ack] ,
    \iodev_rsp[1][ack] ,
    \dmem_rsp[ack] ,
    m_axi_rdata,
    \rdata_o_reg[15] ,
    \rdata_o_reg[5] ,
    \rdata_o_reg[10] ,
    \rdata_o_reg[10]_0 ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[6] ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[8] ,
    \rdata_o_reg[13] ,
    \rdata_o_reg[9] ,
    \rdata_o_reg[10]_1 ,
    \rdata_o_reg[11] ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[13]_0 ,
    \rdata_o_reg[14] ,
    \rdata_o_reg[31] ,
    \rdata_o_reg[16] ,
    \rdata_o_reg[17] ,
    \rdata_o_reg[18] ,
    \rdata_o_reg[19] ,
    \rdata_o_reg[20] ,
    \rdata_o_reg[21] ,
    \rdata_o_reg[22] ,
    \rdata_o_reg[7] ,
    \rdata_o_reg[8]_0 ,
    \rdata_o_reg[9]_0 ,
    \rdata_o_reg[10]_2 ,
    \rdata_o_reg[11]_0 ,
    \rdata_o_reg[14]_0 ,
    \rdata_o_reg[23]_1 );
  output pending;
  output pending_reg_0;
  output pending_reg_1;
  output [0:0]Q;
  output \timeout_cnt_reg[4]_0 ;
  output \keeper_reg[busy] ;
  output pending_reg_2;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output m_axi_arready_0;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output [24:0]\main_rsp[data] ;
  output m_axi_rdata_0_sp_1;
  output m_axi_rdata_1_sp_1;
  output m_axi_rdata_2_sp_1;
  output m_axi_rdata_3_sp_1;
  output m_axi_rdata_4_sp_1;
  output m_axi_rdata_28_sp_1;
  output m_axi_rdata_29_sp_1;
  output \mar_reg[1] ;
  output \mar_reg[1]_0 ;
  input \wb_core[we] ;
  input clk;
  input rstn_sys;
  input pending_reg_3;
  input \keeper_reg[err] ;
  input \keeper_reg[err]_0 ;
  input \keeper_reg[busy]__0 ;
  input \keeper_reg[busy]_0 ;
  input port_sel_reg;
  input m_axi_awready;
  input m_axi_awvalid_0;
  input m_axi_wready;
  input \axi_ctrl_reg[wdat_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input \keeper_reg[busy]_1 ;
  input \keeper_reg[busy]_2 ;
  input \iodev_rsp[10][ack] ;
  input \iodev_rsp[1][ack] ;
  input \dmem_rsp[ack] ;
  input [31:0]m_axi_rdata;
  input \rdata_o_reg[15] ;
  input \rdata_o_reg[5] ;
  input [18:0]\rdata_o_reg[10] ;
  input [19:0]\rdata_o_reg[10]_0 ;
  input [2:0]\rdata_o_reg[23] ;
  input \rdata_o_reg[6] ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[8] ;
  input [4:0]\rdata_o_reg[13] ;
  input \rdata_o_reg[9] ;
  input \rdata_o_reg[10]_1 ;
  input \rdata_o_reg[11] ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[13]_0 ;
  input \rdata_o_reg[14] ;
  input \rdata_o_reg[31] ;
  input \rdata_o_reg[16] ;
  input \rdata_o_reg[17] ;
  input \rdata_o_reg[18] ;
  input \rdata_o_reg[19] ;
  input \rdata_o_reg[20] ;
  input \rdata_o_reg[21] ;
  input \rdata_o_reg[22] ;
  input \rdata_o_reg[7] ;
  input \rdata_o_reg[8]_0 ;
  input \rdata_o_reg[9]_0 ;
  input \rdata_o_reg[10]_2 ;
  input \rdata_o_reg[11]_0 ;
  input \rdata_o_reg[14]_0 ;
  input [0:0]\rdata_o_reg[23]_1 ;

  wire [0:0]Q;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire bus_rw;
  wire clk;
  wire \dmem_rsp[ack] ;
  wire \iodev_rsp[10][ack] ;
  wire \iodev_rsp[1][ack] ;
  wire \keeper[busy]_i_2_n_0 ;
  wire \keeper[err]_i_2_n_0 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]_1 ;
  wire \keeper_reg[busy]_2 ;
  wire \keeper_reg[busy]__0 ;
  wire \keeper_reg[err] ;
  wire \keeper_reg[err]_0 ;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire [31:0]m_axi_rdata;
  wire m_axi_rdata_0_sn_1;
  wire m_axi_rdata_1_sn_1;
  wire m_axi_rdata_28_sn_1;
  wire m_axi_rdata_29_sn_1;
  wire m_axi_rdata_2_sn_1;
  wire m_axi_rdata_3_sn_1;
  wire m_axi_rdata_4_sn_1;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire m_axi_wvalid;
  wire [24:0]\main_rsp[data] ;
  wire \mar_reg[1] ;
  wire \mar_reg[1]_0 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ;
  wire [1:0]p_0_in__0;
  wire pending;
  wire pending_reg_0;
  wire pending_reg_1;
  wire pending_reg_2;
  wire pending_reg_3;
  wire port_sel_reg;
  wire [18:0]\rdata_o_reg[10] ;
  wire [19:0]\rdata_o_reg[10]_0 ;
  wire \rdata_o_reg[10]_1 ;
  wire \rdata_o_reg[10]_2 ;
  wire \rdata_o_reg[11] ;
  wire \rdata_o_reg[11]_0 ;
  wire \rdata_o_reg[12] ;
  wire [4:0]\rdata_o_reg[13] ;
  wire \rdata_o_reg[13]_0 ;
  wire \rdata_o_reg[14] ;
  wire \rdata_o_reg[14]_0 ;
  wire \rdata_o_reg[15] ;
  wire \rdata_o_reg[16] ;
  wire \rdata_o_reg[17] ;
  wire \rdata_o_reg[18] ;
  wire \rdata_o_reg[19] ;
  wire \rdata_o_reg[20] ;
  wire \rdata_o_reg[21] ;
  wire \rdata_o_reg[22] ;
  wire [2:0]\rdata_o_reg[23] ;
  wire \rdata_o_reg[23]_0 ;
  wire [0:0]\rdata_o_reg[23]_1 ;
  wire \rdata_o_reg[31] ;
  wire \rdata_o_reg[5] ;
  wire \rdata_o_reg[6] ;
  wire \rdata_o_reg[7] ;
  wire \rdata_o_reg[8] ;
  wire \rdata_o_reg[8]_0 ;
  wire \rdata_o_reg[9] ;
  wire \rdata_o_reg[9]_0 ;
  wire rstn_sys;
  wire \timeout_cnt[2]_i_1_n_0 ;
  wire \timeout_cnt[3]_i_1_n_0 ;
  wire \timeout_cnt[4]_i_1_n_0 ;
  wire \timeout_cnt[5]_i_1_n_0 ;
  wire \timeout_cnt[5]_i_2_n_0 ;
  wire \timeout_cnt[6]_i_1_n_0 ;
  wire [5:0]timeout_cnt_reg;
  wire \timeout_cnt_reg[4]_0 ;
  wire \wb_core[we] ;

  assign m_axi_rdata_0_sp_1 = m_axi_rdata_0_sn_1;
  assign m_axi_rdata_1_sp_1 = m_axi_rdata_1_sn_1;
  assign m_axi_rdata_28_sp_1 = m_axi_rdata_28_sn_1;
  assign m_axi_rdata_29_sp_1 = m_axi_rdata_29_sn_1;
  assign m_axi_rdata_2_sp_1 = m_axi_rdata_2_sn_1;
  assign m_axi_rdata_3_sp_1 = m_axi_rdata_3_sn_1;
  assign m_axi_rdata_4_sp_1 = m_axi_rdata_4_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h5510)) 
    \axi_ctrl[radr_received]_i_1 
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_arready),
        .I3(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arready_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi_ctrl[wadr_received]_i_1 
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_awready),
        .I3(m_axi_awvalid_0),
        .O(m_axi_awready_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi_ctrl[wdat_received]_i_1 
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_wready),
        .I3(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wready_0));
  FDCE bus_rw_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\wb_core[we] ),
        .Q(bus_rw));
  LUT4 #(
    .INIT(16'h30AA)) 
    \keeper[busy]_i_1 
       (.I0(\keeper_reg[busy]_0 ),
        .I1(\keeper[busy]_i_2_n_0 ),
        .I2(pending_reg_2),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper_reg[busy] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hEEAE)) 
    \keeper[busy]_i_2 
       (.I0(\keeper_reg[err]_0 ),
        .I1(pending),
        .I2(\keeper_reg[err] ),
        .I3(\keeper[err]_i_2_n_0 ),
        .O(\keeper[busy]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAB0000000000)) 
    \keeper[err]_i_1 
       (.I0(\keeper[err]_i_2_n_0 ),
        .I1(pending_reg_1),
        .I2(\keeper_reg[err] ),
        .I3(pending),
        .I4(\keeper_reg[err]_0 ),
        .I5(\keeper_reg[busy]__0 ),
        .O(pending_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \keeper[err]_i_2 
       (.I0(\timeout_cnt_reg[4]_0 ),
        .I1(Q),
        .O(\keeper[err]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_arvalid_INST_0
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h04)) 
    m_axi_awvalid_INST_0
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_awvalid_0),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h15)) 
    m_axi_awvalid_INST_0_i_1
       (.I0(pending),
        .I1(\keeper_reg[busy]_0 ),
        .I2(port_sel_reg),
        .O(pending_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h04)) 
    m_axi_wvalid_INST_0
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10 
       (.I0(m_axi_rdata[0]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12 
       (.I0(m_axi_rdata[3]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14 
       (.I0(m_axi_rdata[2]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_2_sn_1));
  LUT2 #(
    .INIT(4'hB)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16 
       (.I0(bus_rw),
        .I1(pending),
        .O(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_18 
       (.I0(m_axi_rdata[4]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_4_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[17]),
        .I2(\rdata_o_reg[17] ),
        .I3(\rdata_o_reg[10] [10]),
        .I4(\rdata_o_reg[10]_0 [11]),
        .I5(\rdata_o_reg[13] [0]),
        .O(\main_rsp[data] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[16]),
        .I2(\rdata_o_reg[16] ),
        .I3(\rdata_o_reg[10] [10]),
        .I4(\rdata_o_reg[10]_0 [10]),
        .I5(\rdata_o_reg[13] [3]),
        .O(\main_rsp[data] [11]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[19]),
        .I3(\rdata_o_reg[19] ),
        .O(\main_rsp[data] [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[18]),
        .I2(\rdata_o_reg[18] ),
        .I3(\rdata_o_reg[10] [11]),
        .I4(\rdata_o_reg[10]_0 [12]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[5]),
        .I2(\rdata_o_reg[5] ),
        .I3(\rdata_o_reg[10] [0]),
        .I4(\rdata_o_reg[10]_0 [0]),
        .I5(\rdata_o_reg[23] [0]),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[21]),
        .I2(\rdata_o_reg[21] ),
        .I3(\rdata_o_reg[10] [13]),
        .I4(\rdata_o_reg[10]_0 [14]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[20]),
        .I2(\rdata_o_reg[20] ),
        .I3(\rdata_o_reg[10] [12]),
        .I4(\rdata_o_reg[10]_0 [13]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [15]));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8 
       (.I0(pending),
        .I1(\keeper_reg[busy]_1 ),
        .I2(\keeper_reg[busy]_2 ),
        .I3(\iodev_rsp[10][ack] ),
        .I4(\iodev_rsp[1][ack] ),
        .I5(\dmem_rsp[ack] ),
        .O(pending_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8__0 
       (.I0(m_axi_rdata[1]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_1_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[13]),
        .I2(\rdata_o_reg[13]_0 ),
        .I3(\rdata_o_reg[13] [4]),
        .I4(\rdata_o_reg[10]_0 [7]),
        .I5(\rdata_o_reg[10] [7]),
        .O(\main_rsp[data] [8]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[12]),
        .I3(\rdata_o_reg[12] ),
        .O(\main_rsp[data] [7]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[31]),
        .I3(\rdata_o_reg[15] ),
        .O(\main_rsp[data] [24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[15]),
        .I2(\rdata_o_reg[31] ),
        .I3(\rdata_o_reg[13] [3]),
        .I4(\rdata_o_reg[10]_0 [9]),
        .I5(\rdata_o_reg[10] [9]),
        .O(\main_rsp[data] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[14]),
        .I2(\rdata_o_reg[14] ),
        .I3(\rdata_o_reg[10] [8]),
        .I4(\rdata_o_reg[10]_0 [8]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [9]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[30]),
        .I3(\rdata_o_reg[14]_0 ),
        .O(\main_rsp[data] [23]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5__0 
       (.I0(m_axi_rdata[29]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_29_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6 
       (.I0(m_axi_rdata[28]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_28_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[7]),
        .I2(\rdata_o_reg[23]_0 ),
        .I3(\rdata_o_reg[10]_0 [2]),
        .I4(\rdata_o_reg[10] [2]),
        .I5(\rdata_o_reg[23] [2]),
        .O(\main_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[23]),
        .I2(\rdata_o_reg[7] ),
        .I3(\rdata_o_reg[10] [15]),
        .I4(\rdata_o_reg[10]_0 [16]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[6]),
        .I2(\rdata_o_reg[6] ),
        .I3(\rdata_o_reg[10]_0 [1]),
        .I4(\rdata_o_reg[10] [1]),
        .I5(\rdata_o_reg[23] [1]),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[22]),
        .I2(\rdata_o_reg[22] ),
        .I3(\rdata_o_reg[10] [14]),
        .I4(\rdata_o_reg[10]_0 [15]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[9]),
        .I2(\rdata_o_reg[9] ),
        .I3(\rdata_o_reg[10] [4]),
        .I4(\rdata_o_reg[10]_0 [4]),
        .I5(\rdata_o_reg[13] [1]),
        .O(\main_rsp[data] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[25]),
        .I2(\rdata_o_reg[9]_0 ),
        .I3(\rdata_o_reg[10] [17]),
        .I4(\rdata_o_reg[10]_0 [18]),
        .I5(\rdata_o_reg[13] [1]),
        .O(\main_rsp[data] [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[8]),
        .I2(\rdata_o_reg[8] ),
        .I3(\rdata_o_reg[10]_0 [3]),
        .I4(\rdata_o_reg[13] [2]),
        .I5(\rdata_o_reg[10] [3]),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[24]),
        .I2(\rdata_o_reg[8]_0 ),
        .I3(\rdata_o_reg[10] [16]),
        .I4(\rdata_o_reg[10]_0 [17]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[11]),
        .I2(\rdata_o_reg[11] ),
        .I3(\rdata_o_reg[10] [6]),
        .I4(\rdata_o_reg[10]_0 [6]),
        .I5(\rdata_o_reg[13] [1]),
        .O(\main_rsp[data] [6]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[27]),
        .I3(\rdata_o_reg[11]_0 ),
        .O(\main_rsp[data] [22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[10]),
        .I2(\rdata_o_reg[10]_1 ),
        .I3(\rdata_o_reg[10] [5]),
        .I4(\rdata_o_reg[10]_0 [5]),
        .I5(\rdata_o_reg[13] [1]),
        .O(\main_rsp[data] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[26]),
        .I2(\rdata_o_reg[10]_2 ),
        .I3(\rdata_o_reg[10] [18]),
        .I4(\rdata_o_reg[10]_0 [19]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [21]));
  FDCE pending_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(pending_reg_3),
        .Q(pending));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[23]_i_3 
       (.I0(\main_rsp[data] [24]),
        .I1(\rdata_o_reg[23]_1 ),
        .I2(\main_rsp[data] [10]),
        .O(\mar_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[30]_i_3 
       (.I0(\main_rsp[data] [18]),
        .I1(\rdata_o_reg[23]_1 ),
        .I2(\main_rsp[data] [2]),
        .O(\mar_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_cnt[0]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \timeout_cnt[1]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \timeout_cnt[2]_i_1 
       (.I0(timeout_cnt_reg[0]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[2]),
        .I3(pending),
        .O(\timeout_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \timeout_cnt[3]_i_1 
       (.I0(timeout_cnt_reg[1]),
        .I1(timeout_cnt_reg[0]),
        .I2(timeout_cnt_reg[2]),
        .I3(timeout_cnt_reg[3]),
        .I4(pending),
        .O(\timeout_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \timeout_cnt[4]_i_1 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[0]),
        .I2(timeout_cnt_reg[1]),
        .I3(timeout_cnt_reg[3]),
        .I4(timeout_cnt_reg[4]),
        .I5(pending),
        .O(\timeout_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \timeout_cnt[5]_i_1 
       (.I0(\timeout_cnt[5]_i_2_n_0 ),
        .I1(timeout_cnt_reg[5]),
        .I2(pending),
        .O(\timeout_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \timeout_cnt[5]_i_2 
       (.I0(timeout_cnt_reg[3]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(timeout_cnt_reg[2]),
        .I4(timeout_cnt_reg[4]),
        .O(\timeout_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \timeout_cnt[6]_i_1 
       (.I0(\timeout_cnt_reg[4]_0 ),
        .I1(Q),
        .I2(pending),
        .O(\timeout_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timeout_cnt[6]_i_2 
       (.I0(timeout_cnt_reg[4]),
        .I1(timeout_cnt_reg[2]),
        .I2(timeout_cnt_reg[0]),
        .I3(timeout_cnt_reg[1]),
        .I4(timeout_cnt_reg[3]),
        .I5(timeout_cnt_reg[5]),
        .O(\timeout_cnt_reg[4]_0 ));
  FDCE \timeout_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[0]),
        .Q(timeout_cnt_reg[0]));
  FDCE \timeout_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[1]),
        .Q(timeout_cnt_reg[1]));
  FDCE \timeout_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[2]_i_1_n_0 ),
        .Q(timeout_cnt_reg[2]));
  FDCE \timeout_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[3]_i_1_n_0 ),
        .Q(timeout_cnt_reg[3]));
  FDCE \timeout_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[4]_i_1_n_0 ),
        .Q(timeout_cnt_reg[4]));
  FDCE \timeout_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[5]_i_1_n_0 ),
        .Q(timeout_cnt_reg[5]));
  FDCE \timeout_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[6]_i_1_n_0 ),
        .Q(Q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq
   (p_2_in,
    \iodev_rsp[12][ack] ,
    p_3_in,
    firq_i,
    \bus_rsp_o_reg[data][0]_0 ,
    \nclr_pending_reg[0]_0 ,
    clk,
    rstn_sys,
    xirq_i,
    \bus_rsp_o_reg[data][0]_1 ,
    \iodev_req[12][stb] ,
    \irq_enable_reg[0]_0 ,
    \wb_core[we] ,
    irq_active_reg_0,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 );
  output [0:0]p_2_in;
  output \iodev_rsp[12][ack] ;
  output [0:0]p_3_in;
  output [0:0]firq_i;
  output \bus_rsp_o_reg[data][0]_0 ;
  input \nclr_pending_reg[0]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]xirq_i;
  input \bus_rsp_o_reg[data][0]_1 ;
  input \iodev_req[12][stb] ;
  input \irq_enable_reg[0]_0 ;
  input \wb_core[we] ;
  input irq_active_reg_0;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 ;

  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][0]_1 ;
  wire clk;
  wire [0:0]firq_i;
  wire \iodev_req[12][stb] ;
  wire \iodev_rsp[12][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire irq_active_i_1_n_0;
  wire irq_active_reg_0;
  wire \irq_enable_reg[0]_0 ;
  wire \irq_pending[0]_i_1_n_0 ;
  wire irq_sync;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 ;
  wire nclr_pending;
  wire \nclr_pending_reg[0]_0 ;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire rstn_sys;
  wire \wb_core[we] ;
  wire [0:0]xirq_i;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[12][stb] ),
        .Q(\iodev_rsp[12][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][0]_1 ),
        .Q(\iodev_rsp[12][data] ));
  LUT6 #(
    .INIT(64'hFF0F8888FFFF8888)) 
    irq_active_i_1
       (.I0(p_2_in),
        .I1(p_3_in),
        .I2(\wb_core[we] ),
        .I3(irq_active_reg_0),
        .I4(firq_i),
        .I5(\iodev_req[12][stb] ),
        .O(irq_active_i_1_n_0));
  FDCE irq_active_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_active_i_1_n_0),
        .Q(firq_i));
  FDCE \irq_enable_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_enable_reg[0]_0 ),
        .Q(p_3_in));
  LUT3 #(
    .INIT(8'hEA)) 
    \irq_pending[0]_i_1 
       (.I0(irq_sync),
        .I1(nclr_pending),
        .I2(p_2_in),
        .O(\irq_pending[0]_i_1_n_0 ));
  FDCE \irq_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_pending[0]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \irq_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(xirq_i),
        .Q(irq_sync));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11__0 
       (.I0(\iodev_rsp[12][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 ),
        .O(\bus_rsp_o_reg[data][0]_0 ));
  FDCE \nclr_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\nclr_pending_reg[0]_0 ),
        .Q(nclr_pending));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
