{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745984259927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745984259927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 04:37:39 2025 " "Processing started: Wed Apr 30 04:37:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745984259927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984259927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picoMIPS -c picoMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off picoMIPS -c picoMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984259927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745984260415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745984260415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conv_unit.sv(108) " "Verilog HDL information at conv_unit.sv(108): always construct contains both blocking and non-blocking assignments" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1745984269384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/conv_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/conv_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_unit " "Found entity 1: conv_unit" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/picomips.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/picomips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picoMIPS " "Found entity 1: picoMIPS" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/waveform_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/waveform_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveform_rom " "Found entity 1: waveform_rom" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "sv/regs.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/regs.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/program_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/program_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "sv/program_memory.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/program_memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/opcodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file sv/opcodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/field_extract.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/field_extract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 field_extract " "Found entity 1: field_extract" {  } { { "sv/field_extract.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/field_extract.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "sv/decoder.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/decoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/cpu_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file sv/cpu_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_pkg (SystemVerilog) " "Found design unit 1: cpu_pkg (SystemVerilog)" {  } { { "sv/cpu_pkg.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "sv/counter.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "sv/alu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "sv/pc.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984269417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picoMIPS " "Elaborating entity \"picoMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745984269537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:clk_div " "Elaborating entity \"counter\" for hierarchy \"counter:clk_div\"" {  } { { "sv/picoMIPS.sv" "clk_div" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_inst\"" {  } { { "sv/picoMIPS.sv" "cpu_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory cpu:cpu_inst\|program_memory:prog_mem " "Elaborating entity \"program_memory\" for hierarchy \"cpu:cpu_inst\|program_memory:prog_mem\"" {  } { { "sv/cpu.sv" "prog_mem" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269669 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 63 program_memory.sv(15) " "Verilog HDL warning at program_memory.sv(15): number of words (6) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "sv/program_memory.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/program_memory.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1745984269671 "|picoMIPS|cpu:cpu_inst|program_memory:prog_mem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem program_memory.sv(14) " "Verilog HDL warning at program_memory.sv(14): initial value for variable mem should be constant" {  } { { "sv/program_memory.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/program_memory.sv" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1745984269671 "|picoMIPS|cpu:cpu_inst|program_memory:prog_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:cpu_inst\|pc:pc_inst " "Elaborating entity \"pc\" for hierarchy \"cpu:cpu_inst\|pc:pc_inst\"" {  } { { "sv/cpu.sv" "pc_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs cpu:cpu_inst\|regs:regs_inst " "Elaborating entity \"regs\" for hierarchy \"cpu:cpu_inst\|regs:regs_inst\"" {  } { { "sv/cpu.sv" "regs_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_rom cpu:cpu_inst\|waveform_rom:waveform_inst " "Elaborating entity \"waveform_rom\" for hierarchy \"cpu:cpu_inst\|waveform_rom:waveform_inst\"" {  } { { "sv/cpu.sv" "waveform_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269788 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "waveform_rom: wave.hex loaded, rom\[0\]=00 waveform_rom.sv(28) " "Verilog HDL Display System Task info at waveform_rom.sv(28): waveform_rom: wave.hex loaded, rom\[0\]=00" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984269796 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 waveform_rom.sv(11) " "Net \"rom.data_a\" at waveform_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745984269797 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 waveform_rom.sv(11) " "Net \"rom.waddr_a\" at waveform_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745984269797 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 waveform_rom.sv(11) " "Net \"rom.we_a\" at waveform_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sv/waveform_rom.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/waveform_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745984269798 "|picoMIPS|cpu:cpu_inst|waveform_rom:waveform_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu_inst\|alu:alu_inst\"" {  } { { "sv/cpu.sv" "alu_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_unit cpu:cpu_inst\|conv_unit:conv_inst " "Elaborating entity \"conv_unit\" for hierarchy \"cpu:cpu_inst\|conv_unit:conv_inst\"" {  } { { "sv/cpu.sv" "conv_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269852 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kernel.data_a 0 conv_unit.sv(17) " "Net \"kernel.data_a\" at conv_unit.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745984269853 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kernel.waddr_a 0 conv_unit.sv(17) " "Net \"kernel.waddr_a\" at conv_unit.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745984269854 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kernel.we_a 0 conv_unit.sv(17) " "Net \"kernel.we_a\" at conv_unit.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sv/conv_unit.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745984269854 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "field_extract cpu:cpu_inst\|field_extract:extract_inst " "Elaborating entity \"field_extract\" for hierarchy \"cpu:cpu_inst\|field_extract:extract_inst\"" {  } { { "sv/cpu.sv" "extract_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:cpu_inst\|decoder:decoder_inst " "Elaborating entity \"decoder\" for hierarchy \"cpu:cpu_inst\|decoder:decoder_inst\"" {  } { { "sv/cpu.sv" "decoder_inst" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984269855 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu_inst\|conv_unit:conv_inst\|samples_rtl_0 " "Inferred RAM node \"cpu:cpu_inst\|conv_unit:conv_inst\|samples_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745984270589 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:cpu_inst\|conv_unit:conv_inst\|kernel " "RAM logic \"cpu:cpu_inst\|conv_unit:conv_inst\|kernel\" is uninferred due to inappropriate RAM size" {  } { { "sv/conv_unit.sv" "kernel" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/conv_unit.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745984270591 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1745984270591 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 D:/University_of_Southampton/Semester2/picoMIPS/db/picoMIPS.ram0_conv_unit_eab59c9f.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"D:/University_of_Southampton/Semester2/picoMIPS/db/picoMIPS.ram0_conv_unit_eab59c9f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1745984270592 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu_inst\|conv_unit:conv_inst\|samples_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu_inst\|conv_unit:conv_inst\|samples_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5 " "Parameter NUMWORDS_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 5 " "Parameter NUMWORDS_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu_inst\|waveform_rom:waveform_inst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu_inst\|waveform_rom:waveform_inst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/picoMIPS.ram0_waveform_rom_747824ed.hdl.mif " "Parameter INIT_FILE set to db/picoMIPS.ram0_waveform_rom_747824ed.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745984270634 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745984270634 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745984270634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984270713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0 " "Instantiated megafunction \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5 " "Parameter \"NUMWORDS_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 5 " "Parameter \"NUMWORDS_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270713 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745984270713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eim1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eim1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eim1 " "Found entity 1: altsyncram_eim1" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984270778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984270778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984270800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/picoMIPS.ram0_waveform_rom_747824ed.hdl.mif " "Parameter \"INIT_FILE\" = \"db/picoMIPS.ram0_waveform_rom_747824ed.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745984270800 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745984270800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_slf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_slf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_slf1 " "Found entity 1: altsyncram_slf1" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745984270880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984270880 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a0 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984271007 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a1 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984271007 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a2 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984271007 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a3 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984271007 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a4 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984271007 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a5 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984271007 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a6 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984271007 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a7 " "Synthesized away node \"cpu:cpu_inst\|conv_unit:conv_inst\|altsyncram:samples_rtl_0\|altsyncram_eim1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_eim1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_eim1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 81 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984271007 "|picoMIPS|cpu:cpu_inst|conv_unit:conv_inst|altsyncram:samples_rtl_0|altsyncram_eim1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1745984271007 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1745984271007 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745984271066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745984271197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "195 " "195 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745984271477 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"cpu:cpu_inst\|waveform_rom:waveform_inst\|altsyncram:rom_rtl_0\|altsyncram_slf1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_slf1.tdf" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/db/altsyncram_slf1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sv/cpu.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/cpu.sv" 77 0 0 } } { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 38 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984271483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University_of_Southampton/Semester2/picoMIPS/output_files/picoMIPS.map.smsg " "Generated suppressed messages file D:/University_of_Southampton/Semester2/picoMIPS/output_files/picoMIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984271570 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745984271864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745984271864 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984272073 "|picoMIPS|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984272073 "|picoMIPS|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984272073 "|picoMIPS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984272073 "|picoMIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984272073 "|picoMIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984272073 "|picoMIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984272073 "|picoMIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984272073 "|picoMIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "sv/picoMIPS.sv" "" { Text "D:/University_of_Southampton/Semester2/picoMIPS/sv/picoMIPS.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745984272073 "|picoMIPS|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745984272073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745984272074 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745984272074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745984272074 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745984272074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745984272074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745984272243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 04:37:52 2025 " "Processing ended: Wed Apr 30 04:37:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745984272243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745984272243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745984272243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745984272243 ""}
