<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
<<<<<<< HEAD
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_249_p2" SOURCE="src/conv1.cpp:46" VARIABLE="sub_ln46" MODULE="conv1" LOOP="VITIS_LOOP_11_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_271_p2" SOURCE="src/conv1.cpp:40" VARIABLE="add_ln40" MODULE="conv1" LOOP="VITIS_LOOP_11_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln11_fu_277_p2" SOURCE="src/conv1.cpp:11" VARIABLE="icmp_ln11" MODULE="conv1" LOOP="VITIS_LOOP_11_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_283_p2" SOURCE="src/conv1.cpp:11" VARIABLE="add_ln11" MODULE="conv1" LOOP="VITIS_LOOP_11_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_297_p2" SOURCE="src/conv1.cpp:46" VARIABLE="add_ln46" MODULE="conv1" LOOP="VITIS_LOOP_12_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_1_fu_318_p2" SOURCE="src/conv1.cpp:46" VARIABLE="sub_ln46_1" MODULE="conv1" LOOP="VITIS_LOOP_12_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln12_fu_328_p2" SOURCE="src/conv1.cpp:12" VARIABLE="icmp_ln12" MODULE="conv1" LOOP="VITIS_LOOP_12_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_334_p2" SOURCE="src/conv1.cpp:12" VARIABLE="add_ln12" MODULE="conv1" LOOP="VITIS_LOOP_12_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_348_p2" SOURCE="src/conv1.cpp:46" VARIABLE="add_ln46_1" MODULE="conv1" LOOP="VITIS_LOOP_13_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln13_fu_362_p2" SOURCE="src/conv1.cpp:13" VARIABLE="icmp_ln13" MODULE="conv1" LOOP="VITIS_LOOP_13_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_368_p2" SOURCE="src/conv1.cpp:13" VARIABLE="add_ln13" MODULE="conv1" LOOP="VITIS_LOOP_13_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_378_p2" SOURCE="src/conv1.cpp:40" VARIABLE="add_ln40_1" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_399_p2" SOURCE="src/conv1.cpp:40" VARIABLE="add_ln40_2" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_405_p2" SOURCE="src/conv1.cpp:18" VARIABLE="icmp_ln18" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_411_p2" SOURCE="src/conv1.cpp:18" VARIABLE="add_ln18" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_417_p2" SOURCE="src/conv1.cpp:19" VARIABLE="add_ln19" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_427_p2" SOURCE="src/conv1.cpp:19" VARIABLE="add_ln19_1" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln23_fu_440_p2" SOURCE="src/conv1.cpp:23" VARIABLE="icmp_ln23" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_450_p2" SOURCE="src/conv1.cpp:23" VARIABLE="add_ln23" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_456_p3" SOURCE="src/conv1.cpp:21" VARIABLE="select_ln21" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln21_fu_464_p2" SOURCE="src/conv1.cpp:21" VARIABLE="or_ln21" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="iy_fu_470_p3" SOURCE="src/conv1.cpp:21" VARIABLE="iy" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_fu_490_p2" SOURCE="src/conv1.cpp:40" VARIABLE="sub_ln40" MODULE="conv1" LOOP="VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_500_p2" SOURCE="src/conv1.cpp:40" VARIABLE="add_ln40_3" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_510_p2" SOURCE="src/conv1.cpp:29" VARIABLE="icmp_ln29" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_516_p2" SOURCE="src/conv1.cpp:29" VARIABLE="add_ln29" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_522_p2" SOURCE="src/conv1.cpp:30" VARIABLE="add_ln30" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_532_p2" SOURCE="src/conv1.cpp:30" VARIABLE="add_ln30_1" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln34_fu_545_p2" SOURCE="src/conv1.cpp:34" VARIABLE="icmp_ln34" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_559_p3" SOURCE="src/conv1.cpp:32" VARIABLE="select_ln32" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_fu_567_p2" SOURCE="src/conv1.cpp:32" VARIABLE="or_ln32" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ix_fu_573_p3" SOURCE="src/conv1.cpp:32" VARIABLE="ix" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_4_fu_585_p2" SOURCE="src/conv1.cpp:40" VARIABLE="add_ln40_4" MODULE="conv1" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_fu_209_p2" SOURCE="src/conv2.cpp:20" VARIABLE="sub_ln20" MODULE="conv2" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_227_p2" SOURCE="src/conv2.cpp:10" VARIABLE="icmp_ln10" MODULE="conv2" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_233_p2" SOURCE="src/conv2.cpp:10" VARIABLE="add_ln10" MODULE="conv2" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_251_p2" SOURCE="src/conv2.cpp:20" VARIABLE="add_ln20" MODULE="conv2" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_1_fu_272_p2" SOURCE="src/conv2.cpp:20" VARIABLE="sub_ln20_1" MODULE="conv2" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln11_fu_278_p2" SOURCE="src/conv2.cpp:11" VARIABLE="icmp_ln11" MODULE="conv2" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_284_p2" SOURCE="src/conv2.cpp:11" VARIABLE="add_ln11" MODULE="conv2" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_302_p2" SOURCE="src/conv2.cpp:20" VARIABLE="add_ln20_2" MODULE="conv2" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln12_fu_312_p2" SOURCE="src/conv2.cpp:12" VARIABLE="icmp_ln12" MODULE="conv2" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_318_p2" SOURCE="src/conv2.cpp:12" VARIABLE="add_ln12" MODULE="conv2" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln17_fu_344_p2" SOURCE="src/conv2.cpp:17" VARIABLE="sub_ln17" MODULE="conv2" LOOP="VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_354_p2" SOURCE="src/conv2.cpp:17" VARIABLE="add_ln17" MODULE="conv2" LOOP="VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln17_1_fu_375_p2" SOURCE="src/conv2.cpp:17" VARIABLE="sub_ln17_1" MODULE="conv2" LOOP="VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln17_1_fu_381_p2" SOURCE="src/conv2.cpp:17" VARIABLE="add_ln17_1" MODULE="conv2" LOOP="VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_391_p2" SOURCE="src/conv2.cpp:17" VARIABLE="add_ln17_2" MODULE="conv2" LOOP="VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_401_p2" SOURCE="src/conv2.cpp:15" VARIABLE="icmp_ln15" MODULE="conv2" LOOP="VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_407_p2" SOURCE="src/conv2.cpp:15" VARIABLE="add_ln15" MODULE="conv2" LOOP="VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_239_p2" SOURCE="src/conv3.cpp:46" VARIABLE="sub_ln46" MODULE="conv3" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln13_fu_249_p2" SOURCE="src/conv3.cpp:13" VARIABLE="icmp_ln13" MODULE="conv3" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_255_p2" SOURCE="src/conv3.cpp:13" VARIABLE="add_ln13" MODULE="conv3" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_265_p2" SOURCE="src/conv3.cpp:46" VARIABLE="add_ln46" MODULE="conv3" LOOP="VITIS_LOOP_14_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_279_p2" SOURCE="src/conv3.cpp:14" VARIABLE="icmp_ln14" MODULE="conv3" LOOP="VITIS_LOOP_14_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_285_p2" SOURCE="src/conv3.cpp:14" VARIABLE="add_ln14" MODULE="conv3" LOOP="VITIS_LOOP_14_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_fu_315_p2" SOURCE="src/conv3.cpp:41" VARIABLE="sub_ln41" MODULE="conv3" LOOP="VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_337_p2" SOURCE="src/conv3.cpp:41" VARIABLE="add_ln41" MODULE="conv3" LOOP="VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_343_p2" SOURCE="src/conv3.cpp:18" VARIABLE="icmp_ln18" MODULE="conv3" LOOP="VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_349_p2" SOURCE="src/conv3.cpp:18" VARIABLE="add_ln18" MODULE="conv3" LOOP="VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_364_p2" SOURCE="src/conv3.cpp:41" VARIABLE="add_ln41_1" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_385_p2" SOURCE="src/conv3.cpp:41" VARIABLE="add_ln41_2" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln19_fu_391_p2" SOURCE="src/conv3.cpp:19" VARIABLE="icmp_ln19" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_397_p2" SOURCE="src/conv3.cpp:19" VARIABLE="add_ln19" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_403_p2" SOURCE="src/conv3.cpp:20" VARIABLE="add_ln20" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_413_p2" SOURCE="src/conv3.cpp:20" VARIABLE="add_ln20_1" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_426_p2" SOURCE="src/conv3.cpp:24" VARIABLE="icmp_ln24" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_440_p3" SOURCE="src/conv3.cpp:22" VARIABLE="select_ln22" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_fu_448_p2" SOURCE="src/conv3.cpp:22" VARIABLE="or_ln22" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="iy_fu_454_p3" SOURCE="src/conv3.cpp:22" VARIABLE="iy" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_466_p2" SOURCE="src/conv3.cpp:41" VARIABLE="add_ln41_3" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_1_fu_487_p2" SOURCE="src/conv3.cpp:41" VARIABLE="sub_ln41_1" MODULE="conv3" LOOP="VITIS_LOOP_19_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_497_p2" SOURCE="src/conv3.cpp:41" VARIABLE="add_ln41_4" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln30_fu_507_p2" SOURCE="src/conv3.cpp:30" VARIABLE="icmp_ln30" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_513_p2" SOURCE="src/conv3.cpp:30" VARIABLE="add_ln30" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_519_p2" SOURCE="src/conv3.cpp:31" VARIABLE="add_ln31" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_529_p2" SOURCE="src/conv3.cpp:31" VARIABLE="add_ln31_1" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln35_fu_542_p2" SOURCE="src/conv3.cpp:35" VARIABLE="icmp_ln35" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_fu_556_p3" SOURCE="src/conv3.cpp:33" VARIABLE="select_ln33" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_fu_564_p2" SOURCE="src/conv3.cpp:33" VARIABLE="or_ln33" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ix_fu_570_p3" SOURCE="src/conv3.cpp:33" VARIABLE="ix" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_582_p2" SOURCE="src/conv3.cpp:41" VARIABLE="add_ln41_5" MODULE="conv3" LOOP="VITIS_LOOP_30_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_260_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="sub_ln21" MODULE="srcnn" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_270_p2" SOURCE="src/srcnn.cpp:18" VARIABLE="icmp_ln18" MODULE="srcnn" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_276_p2" SOURCE="src/srcnn.cpp:18" VARIABLE="add_ln18" MODULE="srcnn" LOOP="VITIS_LOOP_18_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_291_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="add_ln21" MODULE="srcnn" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_1_fu_312_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="sub_ln21_1" MODULE="srcnn" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln19_fu_318_p2" SOURCE="src/srcnn.cpp:19" VARIABLE="icmp_ln19" MODULE="srcnn" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_324_p2" SOURCE="src/srcnn.cpp:19" VARIABLE="add_ln19" MODULE="srcnn" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_338_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="add_ln21_1" MODULE="srcnn" LOOP="VITIS_LOOP_20_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_348_p2" SOURCE="src/srcnn.cpp:20" VARIABLE="icmp_ln20" MODULE="srcnn" LOOP="VITIS_LOOP_20_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_354_p2" SOURCE="src/srcnn.cpp:20" VARIABLE="add_ln20" MODULE="srcnn" LOOP="VITIS_LOOP_20_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_378_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="icmp_ln21" MODULE="srcnn" LOOP="VITIS_LOOP_20_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_1_fu_384_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="icmp_ln21_1" MODULE="srcnn" LOOP="VITIS_LOOP_20_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln21_fu_390_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="or_ln21" MODULE="srcnn" LOOP="VITIS_LOOP_20_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U19" SOURCE="src/srcnn.cpp:21" VARIABLE="tmp_1" MODULE="srcnn" LOOP="VITIS_LOOP_20_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln21_fu_394_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="and_ln21" MODULE="srcnn" LOOP="VITIS_LOOP_20_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_419_p2" SOURCE="src/srcnn.cpp:33" VARIABLE="sub_ln33" MODULE="srcnn" LOOP="VITIS_LOOP_30_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln30_fu_429_p2" SOURCE="src/srcnn.cpp:30" VARIABLE="icmp_ln30" MODULE="srcnn" LOOP="VITIS_LOOP_30_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_435_p2" SOURCE="src/srcnn.cpp:30" VARIABLE="add_ln30" MODULE="srcnn" LOOP="VITIS_LOOP_30_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_450_p2" SOURCE="src/srcnn.cpp:33" VARIABLE="add_ln33" MODULE="srcnn" LOOP="VITIS_LOOP_31_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_1_fu_471_p2" SOURCE="src/srcnn.cpp:33" VARIABLE="sub_ln33_1" MODULE="srcnn" LOOP="VITIS_LOOP_31_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_477_p2" SOURCE="src/srcnn.cpp:31" VARIABLE="icmp_ln31" MODULE="srcnn" LOOP="VITIS_LOOP_31_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_483_p2" SOURCE="src/srcnn.cpp:31" VARIABLE="add_ln31" MODULE="srcnn" LOOP="VITIS_LOOP_31_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_497_p2" SOURCE="src/srcnn.cpp:33" VARIABLE="add_ln33_1" MODULE="srcnn" LOOP="VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_507_p2" SOURCE="src/srcnn.cpp:32" VARIABLE="icmp_ln32" MODULE="srcnn" LOOP="VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_513_p2" SOURCE="src/srcnn.cpp:32" VARIABLE="add_ln32" MODULE="srcnn" LOOP="VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln33_fu_537_p2" SOURCE="src/srcnn.cpp:33" VARIABLE="icmp_ln33" MODULE="srcnn" LOOP="VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln33_1_fu_543_p2" SOURCE="src/srcnn.cpp:33" VARIABLE="icmp_ln33_1" MODULE="srcnn" LOOP="VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_fu_549_p2" SOURCE="src/srcnn.cpp:33" VARIABLE="or_ln33" MODULE="srcnn" LOOP="VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U19" SOURCE="src/srcnn.cpp:33" VARIABLE="tmp_3" MODULE="srcnn" LOOP="VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln33_fu_553_p2" SOURCE="src/srcnn.cpp:33" VARIABLE="and_ln33" MODULE="srcnn" LOOP="VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat1_U" SOURCE="" VARIABLE="feat1" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="7374" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat2_U" SOURCE="" VARIABLE="feat2" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3690" URAM="0"/>
=======
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_211_p2" SOURCE="src/conv1.cpp:26" VARIABLE="add_ln26_1" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_221_p2" SOURCE="src/conv1.cpp:26" VARIABLE="add_ln26" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_fu_227_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200" VARIABLE="icmp_ln200" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln224_fu_233_p3" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="select_ln224" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_fu_245_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="iy_fu_251_p3" SOURCE="src/conv1.cpp:26" VARIABLE="iy" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_259_p2" SOURCE="src/conv1.cpp:24" VARIABLE="icmp_ln24" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_265_p2" SOURCE="src/conv1.cpp:24" VARIABLE="add_ln24_1" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_274_p2" SOURCE="src/conv1.cpp:24" VARIABLE="add_ln24" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_280_p2" SOURCE="src/conv1.cpp:27" VARIABLE="icmp_ln27" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_286_p3" SOURCE="src/conv1.cpp:24" VARIABLE="select_ln24" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_1_fu_294_p3" SOURCE="src/conv1.cpp:24" VARIABLE="select_ln24_1" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_306_p2" SOURCE="src/conv1.cpp:32" VARIABLE="add_ln32_1" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln32_2_fu_324_p2" SOURCE="src/conv1.cpp:32" VARIABLE="add_ln32_2" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_2_fu_330_p2" SOURCE="src/conv1.cpp:26" VARIABLE="add_ln26_2" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_3_fu_340_p2" SOURCE="src/conv1.cpp:26" VARIABLE="add_ln26_3" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_3_fu_346_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200" VARIABLE="icmp_ln200_3" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln224_3_fu_352_p3" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="select_ln224_3" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_4_fu_364_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224_4" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_370_p3" SOURCE="src/conv1.cpp:26" VARIABLE="select_ln26" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_2_fu_378_p3" SOURCE="src/conv1.cpp:24" VARIABLE="select_ln24_2" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln32_fu_398_p2" SOURCE="src/conv1.cpp:32" VARIABLE="sub_ln32" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln32_3_fu_408_p2" SOURCE="src/conv1.cpp:32" VARIABLE="add_ln32_3" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_419_p2" SOURCE="src/conv1.cpp:30" VARIABLE="add_ln30_1" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_429_p2" SOURCE="src/conv1.cpp:30" VARIABLE="add_ln30_2" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_439_p2" SOURCE="src/conv1.cpp:30" VARIABLE="add_ln30" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_2_fu_445_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200" VARIABLE="icmp_ln200_2" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln224_2_fu_451_p3" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="select_ln224_2" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_2_fu_463_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224_2" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ix_fu_469_p3" SOURCE="src/conv1.cpp:30" VARIABLE="ix" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln32_4_fu_481_p2" SOURCE="src/conv1.cpp:32" VARIABLE="add_ln32_4" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_492_p2" SOURCE="src/conv1.cpp:27" VARIABLE="add_ln27" MODULE="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9" LOOP="VITIS_LOOP_24_8_VITIS_LOOP_27_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_294_p2" SOURCE="src/conv1.cpp:18" VARIABLE="empty" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_16_fu_304_p2" SOURCE="src/conv1.cpp:19" VARIABLE="empty_16" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln13_fu_310_p2" SOURCE="src/conv1.cpp:13" VARIABLE="icmp_ln13" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_316_p2" SOURCE="src/conv1.cpp:13" VARIABLE="add_ln13_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_337_p2" SOURCE="src/conv1.cpp:13" VARIABLE="add_ln13" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_343_p2" SOURCE="src/conv1.cpp:14" VARIABLE="icmp_ln14" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_fu_349_p3" SOURCE="src/conv1.cpp:13" VARIABLE="select_ln13" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_1_fu_361_p3" SOURCE="src/conv1.cpp:13" VARIABLE="select_ln13_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_2_fu_369_p3" SOURCE="src/conv1.cpp:13" VARIABLE="select_ln13_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_3_fu_382_p3" SOURCE="src/conv1.cpp:13" VARIABLE="select_ln13_3" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln13_fu_390_p2" SOURCE="src/conv1.cpp:13" VARIABLE="xor_ln13" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_396_p2" SOURCE="src/conv1.cpp:20" VARIABLE="icmp_ln20" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln13_fu_402_p2" SOURCE="src/conv1.cpp:13" VARIABLE="and_ln13" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln19_fu_408_p2" SOURCE="src/conv1.cpp:19" VARIABLE="icmp_ln19" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln13_1_fu_414_p2" SOURCE="src/conv1.cpp:13" VARIABLE="and_ln13_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_420_p2" SOURCE="src/conv1.cpp:18" VARIABLE="icmp_ln18" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln13_2_fu_426_p2" SOURCE="src/conv1.cpp:13" VARIABLE="and_ln13_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_432_p2" SOURCE="src/conv1.cpp:15" VARIABLE="icmp_ln15" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln13_3_fu_438_p2" SOURCE="src/conv1.cpp:13" VARIABLE="and_ln13_3" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_4_fu_444_p3" SOURCE="src/conv1.cpp:13" VARIABLE="select_ln13_4" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_452_p2" SOURCE="src/conv1.cpp:14" VARIABLE="add_ln14" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_fu_458_p2" SOURCE="src/conv1.cpp:14" VARIABLE="or_ln14" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_862_p3" SOURCE="src/conv1.cpp:14" VARIABLE="select_ln14" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_2_fu_464_p3" SOURCE="src/conv1.cpp:14" VARIABLE="select_ln14_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_3_fu_481_p3" SOURCE="src/conv1.cpp:14" VARIABLE="select_ln14_3" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_4_fu_841_p3" SOURCE="src/conv1.cpp:14" VARIABLE="select_ln14_4" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_5_fu_493_p3" SOURCE="src/conv1.cpp:14" VARIABLE="select_ln14_5" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln14_fu_501_p2" SOURCE="src/conv1.cpp:14" VARIABLE="xor_ln14" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_1_fu_507_p2" SOURCE="src/conv1.cpp:14" VARIABLE="or_ln14_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln14_fu_513_p2" SOURCE="src/conv1.cpp:14" VARIABLE="and_ln14" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln14_1_fu_519_p2" SOURCE="src/conv1.cpp:14" VARIABLE="and_ln14_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln14_2_fu_525_p2" SOURCE="src/conv1.cpp:14" VARIABLE="and_ln14_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_869_p2" SOURCE="src/conv1.cpp:15" VARIABLE="add_ln15" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln15_fu_531_p2" SOURCE="src/conv1.cpp:15" VARIABLE="or_ln15" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln15_1_fu_537_p2" SOURCE="src/conv1.cpp:15" VARIABLE="or_ln15_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_fu_543_p3" SOURCE="src/conv1.cpp:15" VARIABLE="select_ln15" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_1_fu_875_p3" SOURCE="src/conv1.cpp:15" VARIABLE="select_ln15_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_2_fu_551_p3" SOURCE="src/conv1.cpp:15" VARIABLE="select_ln15_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_3_fu_848_p3" SOURCE="src/conv1.cpp:15" VARIABLE="select_ln15_3" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_4_fu_559_p3" SOURCE="src/conv1.cpp:15" VARIABLE="select_ln15_4" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_fu_567_p2" SOURCE="src/conv1.cpp:15" VARIABLE="xor_ln15" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln15_fu_573_p2" SOURCE="src/conv1.cpp:15" VARIABLE="and_ln15" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln15_1_fu_579_p2" SOURCE="src/conv1.cpp:15" VARIABLE="and_ln15_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_585_p2" SOURCE="src/conv1.cpp:18" VARIABLE="add_ln18" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_fu_591_p2" SOURCE="src/conv1.cpp:18" VARIABLE="or_ln18" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_2_fu_597_p2" SOURCE="src/conv1.cpp:18" VARIABLE="or_ln18_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_603_p3" SOURCE="src/conv1.cpp:18" VARIABLE="select_ln18" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid117_fu_615_p2" SOURCE="src/conv1.cpp:18" VARIABLE="p_mid117" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_1_fu_621_p3" SOURCE="src/conv1.cpp:18" VARIABLE="select_ln18_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_fu_917_p2" SOURCE="src/conv1.cpp:36" VARIABLE="sub_ln36" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_938_p2" SOURCE="src/conv1.cpp:32" VARIABLE="add_ln32" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_2_fu_886_p3" SOURCE="src/conv1.cpp:18" VARIABLE="select_ln18_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_3_fu_629_p3" SOURCE="src/conv1.cpp:18" VARIABLE="select_ln18_3" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_637_p2" SOURCE="src/conv1.cpp:18" VARIABLE="xor_ln18" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_1_fu_643_p2" SOURCE="src/conv1.cpp:18" VARIABLE="or_ln18_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_649_p2" SOURCE="src/conv1.cpp:18" VARIABLE="and_ln18" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_4_fu_655_p3" SOURCE="src/conv1.cpp:18" VARIABLE="select_ln18_4" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_663_p2" SOURCE="src/conv1.cpp:19" VARIABLE="add_ln19" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_fu_669_p2" SOURCE="src/conv1.cpp:19" VARIABLE="or_ln19" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_1_fu_675_p2" SOURCE="src/conv1.cpp:19" VARIABLE="or_ln19_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_2_fu_681_p2" SOURCE="src/conv1.cpp:19" VARIABLE="or_ln19_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_fu_687_p3" SOURCE="src/conv1.cpp:19" VARIABLE="select_ln19" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_699_p2" SOURCE="src/conv1.cpp:19" VARIABLE="p_mid1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_3_fu_705_p3" SOURCE="src/conv1.cpp:19" VARIABLE="select_ln19_3" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_948_p2" SOURCE="src/conv1.cpp:36" VARIABLE="add_ln36_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln36_1_fu_970_p2" SOURCE="src/conv1.cpp:36" VARIABLE="sub_ln36_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_4_fu_713_p3" SOURCE="src/conv1.cpp:19" VARIABLE="select_ln19_4" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_979_p2" SOURCE="src/conv1.cpp:36" VARIABLE="add_ln36" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln36_2_fu_989_p2" SOURCE="src/conv1.cpp:36" VARIABLE="add_ln36_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_721_p2" SOURCE="src/conv1.cpp:20" VARIABLE="add_ln20" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_3_fu_727_p2" SOURCE="src/conv1.cpp:19" VARIABLE="add_ln19_3" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_5_fu_733_p3" SOURCE="src/conv1.cpp:19" VARIABLE="select_ln19_5" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_3_fu_741_p2" SOURCE="src/conv1.cpp:18" VARIABLE="add_ln18_3" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_5_fu_747_p3" SOURCE="src/conv1.cpp:18" VARIABLE="select_ln18_5" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_755_p2" SOURCE="src/conv1.cpp:15" VARIABLE="add_ln15_1" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_5_fu_761_p3" SOURCE="src/conv1.cpp:15" VARIABLE="select_ln15_5" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_769_p2" SOURCE="src/conv1.cpp:14" VARIABLE="add_ln14_2" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_6_fu_775_p3" SOURCE="src/conv1.cpp:14" VARIABLE="select_ln14_6" MODULE="conv1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln19_fu_133_p2" SOURCE="src/srcnn.cpp:19" VARIABLE="icmp_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_139_p2" SOURCE="src/srcnn.cpp:19" VARIABLE="add_ln19_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_157_p2" SOURCE="src/srcnn.cpp:19" VARIABLE="add_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_163_p2" SOURCE="src/srcnn.cpp:20" VARIABLE="icmp_ln20" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_fu_169_p3" SOURCE="src/srcnn.cpp:19" VARIABLE="select_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_1_fu_177_p3" SOURCE="src/srcnn.cpp:19" VARIABLE="select_ln19_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln23_fu_201_p2" SOURCE="src/srcnn.cpp:23" VARIABLE="sub_ln23" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_211_p2" SOURCE="src/srcnn.cpp:19" VARIABLE="xor_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_217_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="icmp_ln21" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_fu_223_p2" SOURCE="src/srcnn.cpp:19" VARIABLE="and_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="src/srcnn.cpp:20" VARIABLE="add_ln20" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_235_p2" SOURCE="src/srcnn.cpp:20" VARIABLE="or_ln20" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_fu_241_p3" SOURCE="src/srcnn.cpp:20" VARIABLE="select_ln20" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_1_fu_249_p3" SOURCE="src/srcnn.cpp:20" VARIABLE="select_ln20_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_261_p2" SOURCE="src/srcnn.cpp:23" VARIABLE="add_ln23" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln23_1_fu_283_p2" SOURCE="src/srcnn.cpp:23" VARIABLE="sub_ln23_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_1_fu_293_p2" SOURCE="src/srcnn.cpp:23" VARIABLE="add_ln23_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_2_fu_366_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_3_fu_372_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224_3" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln224_fu_378_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="or_ln224" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln224_fu_384_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="and_ln224" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="feat1_d0" SOURCE="src/srcnn.cpp:23" VARIABLE="select_ln23" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_304_p2" SOURCE="src/srcnn.cpp:21" VARIABLE="add_ln21" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_310_p2" SOURCE="src/srcnn.cpp:20" VARIABLE="add_ln20_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_3_fu_316_p3" SOURCE="src/srcnn.cpp:20" VARIABLE="select_ln20_3" MODULE="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" LOOP="VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln11_fu_207_p2" SOURCE="src/conv2.cpp:11" VARIABLE="icmp_ln11" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_213_p2" SOURCE="src/conv2.cpp:11" VARIABLE="add_ln11_1" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_228_p2" SOURCE="src/conv2.cpp:11" VARIABLE="add_ln11" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln12_fu_234_p2" SOURCE="src/conv2.cpp:12" VARIABLE="icmp_ln12" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_fu_240_p3" SOURCE="src/conv2.cpp:11" VARIABLE="select_ln11" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_1_fu_447_p3" SOURCE="src/conv2.cpp:11" VARIABLE="select_ln11_1" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_2_fu_248_p3" SOURCE="src/conv2.cpp:11" VARIABLE="select_ln11_2" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_3_fu_468_p2" SOURCE="src/conv2.cpp:21" VARIABLE="add_ln21_3" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln21_1_fu_489_p2" SOURCE="src/conv2.cpp:21" VARIABLE="sub_ln21_1" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_fu_260_p2" SOURCE="src/conv2.cpp:11" VARIABLE="xor_ln11" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_266_p2" SOURCE="src/conv2.cpp:15" VARIABLE="icmp_ln15" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln11_fu_272_p2" SOURCE="src/conv2.cpp:11" VARIABLE="and_ln11" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_278_p2" SOURCE="src/conv2.cpp:12" VARIABLE="add_ln12" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_fu_284_p2" SOURCE="src/conv2.cpp:12" VARIABLE="or_ln12" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_fu_290_p3" SOURCE="src/conv2.cpp:12" VARIABLE="select_ln12" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_1_fu_453_p3" SOURCE="src/conv2.cpp:12" VARIABLE="select_ln12_1" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_2_fu_298_p3" SOURCE="src/conv2.cpp:12" VARIABLE="select_ln12_2" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln21_4_fu_498_p2" SOURCE="src/conv2.cpp:21" VARIABLE="add_ln21_4" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_330_p2" SOURCE="src/conv2.cpp:18" VARIABLE="sub_ln18" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_340_p2" SOURCE="src/conv2.cpp:18" VARIABLE="add_ln18" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln18_1_fu_362_p2" SOURCE="src/conv2.cpp:18" VARIABLE="sub_ln18_1" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_1_fu_368_p2" SOURCE="src/conv2.cpp:18" VARIABLE="add_ln18_1" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_2_fu_379_p2" SOURCE="src/conv2.cpp:18" VARIABLE="add_ln18_2" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_389_p2" SOURCE="src/conv2.cpp:15" VARIABLE="add_ln15" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_1_fu_395_p2" SOURCE="src/conv2.cpp:15" VARIABLE="icmp_ln15_1" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_1_fu_401_p2" SOURCE="src/conv2.cpp:12" VARIABLE="add_ln12_1" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_3_fu_407_p3" SOURCE="src/conv2.cpp:12" VARIABLE="select_ln12_3" MODULE="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" LOOP="VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln30_fu_133_p2" SOURCE="src/srcnn.cpp:30" VARIABLE="icmp_ln30" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_139_p2" SOURCE="src/srcnn.cpp:30" VARIABLE="add_ln30_1" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_157_p2" SOURCE="src/srcnn.cpp:30" VARIABLE="add_ln30" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_163_p2" SOURCE="src/srcnn.cpp:31" VARIABLE="icmp_ln31" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln30_fu_169_p3" SOURCE="src/srcnn.cpp:30" VARIABLE="select_ln30" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln30_1_fu_177_p3" SOURCE="src/srcnn.cpp:30" VARIABLE="select_ln30_1" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_201_p2" SOURCE="src/srcnn.cpp:34" VARIABLE="sub_ln34" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln30_fu_211_p2" SOURCE="src/srcnn.cpp:30" VARIABLE="xor_ln30" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_217_p2" SOURCE="src/srcnn.cpp:32" VARIABLE="icmp_ln32" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln30_fu_223_p2" SOURCE="src/srcnn.cpp:30" VARIABLE="and_ln30" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_229_p2" SOURCE="src/srcnn.cpp:31" VARIABLE="add_ln31" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln31_fu_235_p2" SOURCE="src/srcnn.cpp:31" VARIABLE="or_ln31" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_241_p3" SOURCE="src/srcnn.cpp:31" VARIABLE="select_ln31" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_1_fu_249_p3" SOURCE="src/srcnn.cpp:31" VARIABLE="select_ln31_1" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_261_p2" SOURCE="src/srcnn.cpp:34" VARIABLE="add_ln34" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln34_1_fu_283_p2" SOURCE="src/srcnn.cpp:34" VARIABLE="sub_ln34_1" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln34_1_fu_293_p2" SOURCE="src/srcnn.cpp:34" VARIABLE="add_ln34_1" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_fu_366_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_1_fu_372_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224_1" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln224_fu_378_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="or_ln224" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln224_fu_384_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="and_ln224" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="feat2_d0" SOURCE="src/srcnn.cpp:34" VARIABLE="select_ln34" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_304_p2" SOURCE="src/srcnn.cpp:32" VARIABLE="add_ln32" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_310_p2" SOURCE="src/srcnn.cpp:31" VARIABLE="add_ln31_1" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_2_fu_316_p3" SOURCE="src/srcnn.cpp:31" VARIABLE="select_ln31_2" MODULE="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_221_p2" SOURCE="src/conv3.cpp:21" VARIABLE="add_ln21" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="iy_raw_fu_231_p2" SOURCE="src/conv3.cpp:21" VARIABLE="iy_raw" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_fu_237_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200" VARIABLE="icmp_ln200" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln224_fu_243_p3" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="select_ln224" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_fu_255_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="iy_fu_261_p3" SOURCE="src/conv3.cpp:22" VARIABLE="iy" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln19_fu_269_p2" SOURCE="src/conv3.cpp:19" VARIABLE="icmp_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_275_p2" SOURCE="src/conv3.cpp:19" VARIABLE="add_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_290_p2" SOURCE="src/conv3.cpp:19" VARIABLE="add_ln19_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_296_p2" SOURCE="src/conv3.cpp:20" VARIABLE="icmp_ln20" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_fu_302_p3" SOURCE="src/conv3.cpp:19" VARIABLE="select_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_1_fu_310_p3" SOURCE="src/conv3.cpp:19" VARIABLE="select_ln19_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_fu_338_p2" SOURCE="src/conv3.cpp:28" VARIABLE="sub_ln28" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln28_fu_360_p2" SOURCE="src/conv3.cpp:28" VARIABLE="add_ln28" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_2_fu_366_p2" SOURCE="src/conv3.cpp:21" VARIABLE="add_ln21_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_2_fu_372_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_378_p3" SOURCE="src/conv3.cpp:22" VARIABLE="select_ln22" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_2_fu_386_p3" SOURCE="src/conv3.cpp:19" VARIABLE="select_ln19_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_394_p2" SOURCE="src/conv3.cpp:19" VARIABLE="xor_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln23_fu_400_p2" SOURCE="src/conv3.cpp:23" VARIABLE="icmp_ln23" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_fu_406_p2" SOURCE="src/conv3.cpp:19" VARIABLE="and_ln19" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_412_p2" SOURCE="src/conv3.cpp:20" VARIABLE="add_ln20" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_418_p2" SOURCE="src/conv3.cpp:20" VARIABLE="or_ln20" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_fu_424_p3" SOURCE="src/conv3.cpp:20" VARIABLE="select_ln20" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_1_fu_432_p3" SOURCE="src/conv3.cpp:20" VARIABLE="select_ln20_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln28_1_fu_444_p2" SOURCE="src/conv3.cpp:28" VARIABLE="add_ln28_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln28_2_fu_466_p2" SOURCE="src/conv3.cpp:28" VARIABLE="add_ln28_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_3_fu_472_p2" SOURCE="src/conv3.cpp:21" VARIABLE="add_ln21_3" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_4_fu_482_p2" SOURCE="src/conv3.cpp:21" VARIABLE="add_ln21_4" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_2_fu_488_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200" VARIABLE="icmp_ln200_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln224_2_fu_494_p3" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="select_ln224_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_3_fu_506_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224_3" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_1_fu_512_p3" SOURCE="src/conv3.cpp:22" VARIABLE="select_ln22_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_2_fu_520_p3" SOURCE="src/conv3.cpp:20" VARIABLE="select_ln20_2" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_3_fu_532_p2" SOURCE="src/conv3.cpp:28" VARIABLE="add_ln28_3" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln28_1_fu_554_p2" SOURCE="src/conv3.cpp:28" VARIABLE="sub_ln28_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln28_4_fu_564_p2" SOURCE="src/conv3.cpp:28" VARIABLE="add_ln28_4" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_575_p2" SOURCE="src/conv3.cpp:25" VARIABLE="add_ln25" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ix_raw_fu_585_p2" SOURCE="src/conv3.cpp:25" VARIABLE="ix_raw" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_1_fu_591_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200" VARIABLE="icmp_ln200_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln224_1_fu_597_p3" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="select_ln224_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_1_fu_609_p2" SOURCE="D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ix_fu_615_p3" SOURCE="src/conv3.cpp:26" VARIABLE="ix" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln28_5_fu_627_p2" SOURCE="src/conv3.cpp:28" VARIABLE="add_ln28_5" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_638_p2" SOURCE="src/conv3.cpp:23" VARIABLE="add_ln23" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_644_p2" SOURCE="src/conv3.cpp:20" VARIABLE="add_ln20_1" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln20_3_fu_650_p3" SOURCE="src/conv3.cpp:20" VARIABLE="select_ln20_3" MODULE="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" LOOP="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_207_p2" SOURCE="src/conv2.cpp:10" VARIABLE="icmp_ln10" MODULE="srcnn" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_213_p2" SOURCE="src/conv2.cpp:10" VARIABLE="add_ln10" MODULE="srcnn" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_258_p2" SOURCE="src/conv2.cpp:21" VARIABLE="sub_ln21" MODULE="srcnn" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_285_p2" SOURCE="src/conv3.cpp:14" VARIABLE="icmp_ln14" MODULE="srcnn" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_291_p2" SOURCE="src/conv3.cpp:14" VARIABLE="add_ln14_1" MODULE="srcnn" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_303_p2" SOURCE="src/conv3.cpp:14" VARIABLE="add_ln14" MODULE="srcnn" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_309_p2" SOURCE="src/conv3.cpp:15" VARIABLE="icmp_ln15" MODULE="srcnn" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_315_p3" SOURCE="src/conv3.cpp:14" VARIABLE="select_ln14" MODULE="srcnn" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_1_fu_323_p3" SOURCE="src/conv3.cpp:14" VARIABLE="select_ln14_1" MODULE="srcnn" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln33_fu_362_p2" SOURCE="src/conv3.cpp:33" VARIABLE="sub_ln33" MODULE="srcnn" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln33_fu_371_p2" SOURCE="src/conv3.cpp:33" VARIABLE="add_ln33" MODULE="srcnn" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U38" SOURCE="src/conv3.cpp:15" VARIABLE="add_ln15" MODULE="srcnn" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="feat1_U" SOURCE="" VARIABLE="feat1" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="7374" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="feat2_U" SOURCE="" VARIABLE="feat2" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3690" URAM="0"/>
>>>>>>> b41ed44 (Initial commit)
</BindInfo>
