// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "10/05/2023 11:45:16"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          Trans_Aff_CH
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module Trans_Aff_CH_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [6:0] NB_Face;
// wires                                               
wire [3:0] Id_Cent;
wire [3:0] Id_Diz;
wire [3:0] Id_Un;
wire [3:0] Id_d;

// assign statements (if any)                          
Trans_Aff_CH i1 (
// port map - connection between master ports and signals/registers   
	.Id_Cent(Id_Cent),
	.Id_Diz(Id_Diz),
	.Id_Un(Id_Un),
	.Id_d(Id_d),
	.NB_Face(NB_Face)
);
initial 
begin 
#1000000 $finish;
end 
// NB_Face[ 6 ]
initial
begin
	NB_Face[6] = 1'b0;
	NB_Face[6] = #650000 1'b1;
	NB_Face[6] = #90000 1'b0;
end 
// NB_Face[ 5 ]
initial
begin
	NB_Face[5] = 1'b0;
	NB_Face[5] = #650000 1'b1;
	NB_Face[5] = #90000 1'b0;
end 
// NB_Face[ 4 ]
initial
begin
	NB_Face[4] = 1'b0;
	NB_Face[4] = #500000 1'b1;
	NB_Face[4] = #150000 1'b0;
end 
// NB_Face[ 3 ]
initial
begin
	NB_Face[3] = 1'b0;
	NB_Face[3] = #200000 1'b1;
	NB_Face[3] = #300000 1'b0;
	NB_Face[3] = #80000 1'b1;
	NB_Face[3] = #70000 1'b0;
end 
// NB_Face[ 2 ]
initial
begin
	NB_Face[2] = 1'b1;
	NB_Face[2] = #200000 1'b0;
	NB_Face[2] = #220000 1'b1;
	NB_Face[2] = #320000 1'b0;
end 
// NB_Face[ 1 ]
initial
begin
	NB_Face[1] = 1'b0;
	NB_Face[1] = #110000 1'b1;
	NB_Face[1] = #90000 1'b0;
	NB_Face[1] = #110000 1'b1;
	NB_Face[1] = #110000 1'b0;
	NB_Face[1] = #160000 1'b1;
	NB_Face[1] = #70000 1'b0;
end 
// NB_Face[ 0 ]
initial
begin
	NB_Face[0] = 1'b0;
end 
endmodule

