$comment
	File created using the following command:
		vcd file ex_2.msim.vcd -direction
$end
$date
	Tue Jun 09 22:52:51 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ex_2_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " entrada $end
$var wire 1 # reset $end
$var wire 1 $ saida $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_clk $end
$var wire 1 / ww_reset $end
$var wire 1 0 ww_entrada $end
$var wire 1 1 ww_saida $end
$var wire 1 2 \saida~output_o\ $end
$var wire 1 3 \clk~input_o\ $end
$var wire 1 4 \reset~input_o\ $end
$var wire 1 5 \present_state~q\ $end
$var wire 1 6 \entrada~input_o\ $end
$var wire 1 7 \saida~0_combout\ $end
$var wire 1 8 \ALT_INV_reset~input_o\ $end
$var wire 1 9 \ALT_INV_entrada~input_o\ $end
$var wire 1 : \ALT_INV_present_state~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
10
11
12
03
04
05
16
17
18
09
1:
$end
#500
1!
1.
13
15
0:
07
02
01
0$
#1000
0!
0.
03
#1500
1!
1.
13
05
1:
17
12
11
1$
#2000
0!
0.
03
#2500
1!
1.
13
15
0:
07
02
01
0$
#3000
0!
0.
03
#3500
1!
1.
13
05
1:
17
12
11
1$
#4000
0!
0.
03
#4500
1!
1.
13
15
0:
07
02
01
0$
#5000
0!
0.
03
#5500
1!
1.
13
05
1:
17
12
11
1$
#6000
0!
0.
03
#6500
1!
1.
13
15
0:
07
02
01
0$
#7000
0!
0.
03
#7500
1!
1.
13
05
1:
17
12
11
1$
#8000
0!
0.
03
#8500
1!
1.
13
15
0:
07
02
01
0$
#9000
0!
0.
03
#9500
1!
1.
13
05
1:
17
12
11
1$
#10000
