// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "05/28/2025 16:58:39"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module signdiv (
	Quotient,
	Remainder,
	St,
	Dbus,
	CLK,
	rst,
	Rdy);
output 	[15:0] Quotient;
output 	[15:0] Remainder;
input 	St;
input 	[15:0] Dbus;
input 	CLK;
input 	rst;
output 	Rdy;

// Design Ports Information
// Quotient[0]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[2]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[3]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[4]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[5]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[6]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[8]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[9]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[10]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[11]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[12]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[13]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[14]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Quotient[15]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[5]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[6]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[7]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[8]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[10]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[11]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[12]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[13]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[14]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Remainder[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rdy	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[15]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[1]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[3]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[6]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[7]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[8]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[9]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[10]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[11]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[12]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[13]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dbus[14]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// St	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \Quotient[0]~output_o ;
wire \Quotient[1]~output_o ;
wire \Quotient[2]~output_o ;
wire \Quotient[3]~output_o ;
wire \Quotient[4]~output_o ;
wire \Quotient[5]~output_o ;
wire \Quotient[6]~output_o ;
wire \Quotient[7]~output_o ;
wire \Quotient[8]~output_o ;
wire \Quotient[9]~output_o ;
wire \Quotient[10]~output_o ;
wire \Quotient[11]~output_o ;
wire \Quotient[12]~output_o ;
wire \Quotient[13]~output_o ;
wire \Quotient[14]~output_o ;
wire \Quotient[15]~output_o ;
wire \Remainder[0]~output_o ;
wire \Remainder[1]~output_o ;
wire \Remainder[2]~output_o ;
wire \Remainder[3]~output_o ;
wire \Remainder[4]~output_o ;
wire \Remainder[5]~output_o ;
wire \Remainder[6]~output_o ;
wire \Remainder[7]~output_o ;
wire \Remainder[8]~output_o ;
wire \Remainder[9]~output_o ;
wire \Remainder[10]~output_o ;
wire \Remainder[11]~output_o ;
wire \Remainder[12]~output_o ;
wire \Remainder[13]~output_o ;
wire \Remainder[14]~output_o ;
wire \Remainder[15]~output_o ;
wire \Rdy~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \controller|sc[0]~12_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \controller|sc[1]~4_combout ;
wire \controller|sc[1]~5 ;
wire \controller|sc[2]~6_combout ;
wire \controller|sc[2]~7 ;
wire \controller|sc[3]~8_combout ;
wire \controller|Equal1~0_combout ;
wire \controller|sc[3]~9 ;
wire \controller|sc[4]~10_combout ;
wire \controller|Equal1~1_combout ;
wire \St~input_o ;
wire \controller|curr_state.load~q ;
wire \controller|lc[0]~1_combout ;
wire \dividend_unit|Equal0~0_combout ;
wire \controller|curr_state.reset~0_combout ;
wire \controller|curr_state.reset~q ;
wire \controller|Selector0~0_combout ;
wire \controller|lc[1]~0_combout ;
wire \dividend_unit|always0~0_combout ;
wire \Dbus[15]~input_o ;
wire \Dbus[14]~input_o ;
wire \dividend_unit|D[30]~17_combout ;
wire \Dbus[13]~input_o ;
wire \dividend_unit|D[30]~18_combout ;
wire \Dbus[12]~input_o ;
wire \Dbus[11]~input_o ;
wire \Dbus[10]~input_o ;
wire \Dbus[9]~input_o ;
wire \Dbus[8]~input_o ;
wire \Dbus[7]~input_o ;
wire \Dbus[6]~input_o ;
wire \Dbus[5]~input_o ;
wire \Dbus[4]~input_o ;
wire \Dbus[3]~input_o ;
wire \Dbus[2]~input_o ;
wire \Dbus[1]~input_o ;
wire \Dbus[0]~input_o ;
wire \divisor_unit|curr_divisor[0]~17 ;
wire \divisor_unit|curr_divisor[1]~19 ;
wire \divisor_unit|curr_divisor[2]~21 ;
wire \divisor_unit|curr_divisor[3]~23 ;
wire \divisor_unit|curr_divisor[4]~25 ;
wire \divisor_unit|curr_divisor[5]~27 ;
wire \divisor_unit|curr_divisor[6]~29 ;
wire \divisor_unit|curr_divisor[7]~30_combout ;
wire \divisor_unit|curr_divisor[6]~28_combout ;
wire \dividend_unit|dividend_sign~0_combout ;
wire \dividend_unit|dividend_sign~q ;
wire \dividend_unit|Add0~1_cout ;
wire \dividend_unit|Add0~3 ;
wire \dividend_unit|Add0~5 ;
wire \dividend_unit|Add0~7 ;
wire \dividend_unit|Add0~9 ;
wire \dividend_unit|Add0~11 ;
wire \dividend_unit|Add0~13 ;
wire \dividend_unit|Add0~15 ;
wire \dividend_unit|Add0~17 ;
wire \dividend_unit|Add0~19 ;
wire \dividend_unit|Add0~21 ;
wire \dividend_unit|Add0~23 ;
wire \dividend_unit|Add0~25 ;
wire \dividend_unit|Add0~27 ;
wire \dividend_unit|Add0~29 ;
wire \dividend_unit|Add0~30_combout ;
wire \dividend_unit|D[15]~14_combout ;
wire \dividend_unit|Add0~28_combout ;
wire \dividend_unit|D[14]~13_combout ;
wire \dividend_unit|Add0~26_combout ;
wire \dividend_unit|D[13]~12_combout ;
wire \dividend_unit|Add0~24_combout ;
wire \dividend_unit|D[12]~11_combout ;
wire \dividend_unit|Add0~22_combout ;
wire \dividend_unit|D[11]~10_combout ;
wire \dividend_unit|Add0~20_combout ;
wire \dividend_unit|D[10]~9_combout ;
wire \dividend_unit|Add0~18_combout ;
wire \dividend_unit|D[9]~8_combout ;
wire \dividend_unit|Add0~16_combout ;
wire \dividend_unit|D[8]~7_combout ;
wire \dividend_unit|Add0~14_combout ;
wire \dividend_unit|D[7]~6_combout ;
wire \dividend_unit|Add0~12_combout ;
wire \dividend_unit|D[6]~5_combout ;
wire \dividend_unit|Add0~10_combout ;
wire \dividend_unit|D[5]~4_combout ;
wire \dividend_unit|Add0~8_combout ;
wire \dividend_unit|D[4]~3_combout ;
wire \dividend_unit|Add0~6_combout ;
wire \dividend_unit|D[3]~2_combout ;
wire \dividend_unit|Add0~4_combout ;
wire \dividend_unit|D[2]~1_combout ;
wire \dividend_unit|Add0~2_combout ;
wire \dividend_unit|D[1]~0_combout ;
wire \dividend_unit|D[0]~15_combout ;
wire \dividend_unit|D[15]~16_combout ;
wire \dividend_unit|Add1~0_combout ;
wire \divisor_unit|curr_divisor[0]~16_combout ;
wire \sc_unit|curr_remainder[0]~0_combout ;
wire \dividend_unit|D~19_combout ;
wire \dividend_unit|D~20_combout ;
wire \dividend_unit|D~21_combout ;
wire \dividend_unit|D~24_combout ;
wire \dividend_unit|D~23_combout ;
wire \dividend_unit|Add0~31 ;
wire \dividend_unit|Add0~32_combout ;
wire \dividend_unit|D~26_combout ;
wire \dividend_unit|D~25_combout ;
wire \dividend_unit|D~27_combout ;
wire \dividend_unit|D~28_combout ;
wire \dividend_unit|D[30]~22_combout ;
wire \dividend_unit|D[30]~29_combout ;
wire \divisor_unit|curr_divisor[1]~18_combout ;
wire \sc_unit|curr_remainder[0]~1 ;
wire \sc_unit|curr_remainder[1]~2_combout ;
wire \dividend_unit|D~30_combout ;
wire \dividend_unit|Add1~1 ;
wire \dividend_unit|Add1~2_combout ;
wire \dividend_unit|D~31_combout ;
wire \dividend_unit|D~32_combout ;
wire \divisor_unit|curr_divisor[2]~20_combout ;
wire \sc_unit|curr_remainder[1]~3 ;
wire \sc_unit|curr_remainder[2]~4_combout ;
wire \dividend_unit|Add1~3 ;
wire \dividend_unit|Add1~4_combout ;
wire \dividend_unit|D~33_combout ;
wire \dividend_unit|D~34_combout ;
wire \dividend_unit|D~35_combout ;
wire \divisor_unit|curr_divisor[3]~22_combout ;
wire \sc_unit|curr_remainder[2]~5 ;
wire \sc_unit|curr_remainder[3]~6_combout ;
wire \dividend_unit|D~36_combout ;
wire \dividend_unit|Add1~5 ;
wire \dividend_unit|Add1~6_combout ;
wire \dividend_unit|D~37_combout ;
wire \dividend_unit|D~38_combout ;
wire \divisor_unit|curr_divisor[4]~24_combout ;
wire \sc_unit|curr_remainder[3]~7 ;
wire \sc_unit|curr_remainder[4]~8_combout ;
wire \dividend_unit|Add1~7 ;
wire \dividend_unit|Add1~8_combout ;
wire \dividend_unit|D~39_combout ;
wire \dividend_unit|D~40_combout ;
wire \dividend_unit|D~41_combout ;
wire \dividend_unit|Add1~9 ;
wire \dividend_unit|Add1~10_combout ;
wire \divisor_unit|curr_divisor[5]~26_combout ;
wire \sc_unit|curr_remainder[4]~9 ;
wire \sc_unit|curr_remainder[5]~10_combout ;
wire \dividend_unit|D~42_combout ;
wire \dividend_unit|D~43_combout ;
wire \dividend_unit|D~44_combout ;
wire \sc_unit|curr_remainder[5]~11 ;
wire \sc_unit|curr_remainder[6]~12_combout ;
wire \dividend_unit|Add1~11 ;
wire \dividend_unit|Add1~12_combout ;
wire \dividend_unit|D~45_combout ;
wire \dividend_unit|D~46_combout ;
wire \dividend_unit|D~47_combout ;
wire \sc_unit|curr_remainder[6]~13 ;
wire \sc_unit|curr_remainder[7]~14_combout ;
wire \dividend_unit|D~48_combout ;
wire \dividend_unit|Add1~13 ;
wire \dividend_unit|Add1~14_combout ;
wire \dividend_unit|D~49_combout ;
wire \dividend_unit|D~50_combout ;
wire \divisor_unit|curr_divisor[7]~31 ;
wire \divisor_unit|curr_divisor[8]~32_combout ;
wire \sc_unit|curr_remainder[7]~15 ;
wire \sc_unit|curr_remainder[8]~16_combout ;
wire \dividend_unit|Add1~15 ;
wire \dividend_unit|Add1~16_combout ;
wire \dividend_unit|D~51_combout ;
wire \dividend_unit|D~52_combout ;
wire \dividend_unit|D~53_combout ;
wire \divisor_unit|curr_divisor[8]~33 ;
wire \divisor_unit|curr_divisor[9]~34_combout ;
wire \sc_unit|curr_remainder[8]~17 ;
wire \sc_unit|curr_remainder[9]~18_combout ;
wire \dividend_unit|D~54_combout ;
wire \dividend_unit|Add1~17 ;
wire \dividend_unit|Add1~18_combout ;
wire \dividend_unit|D~55_combout ;
wire \dividend_unit|D~56_combout ;
wire \dividend_unit|Add1~19 ;
wire \dividend_unit|Add1~20_combout ;
wire \divisor_unit|curr_divisor[9]~35 ;
wire \divisor_unit|curr_divisor[10]~36_combout ;
wire \sc_unit|curr_remainder[9]~19 ;
wire \sc_unit|curr_remainder[10]~20_combout ;
wire \dividend_unit|D~57_combout ;
wire \dividend_unit|D~58_combout ;
wire \dividend_unit|D~59_combout ;
wire \divisor_unit|curr_divisor[10]~37 ;
wire \divisor_unit|curr_divisor[11]~38_combout ;
wire \sc_unit|curr_remainder[10]~21 ;
wire \sc_unit|curr_remainder[11]~22_combout ;
wire \dividend_unit|D~60_combout ;
wire \dividend_unit|Add1~21 ;
wire \dividend_unit|Add1~22_combout ;
wire \dividend_unit|D~61_combout ;
wire \dividend_unit|D~62_combout ;
wire \divisor_unit|curr_divisor[11]~39 ;
wire \divisor_unit|curr_divisor[12]~40_combout ;
wire \sc_unit|curr_remainder[11]~23 ;
wire \sc_unit|curr_remainder[12]~24_combout ;
wire \dividend_unit|Add1~23 ;
wire \dividend_unit|Add1~24_combout ;
wire \dividend_unit|D~63_combout ;
wire \dividend_unit|D~64_combout ;
wire \dividend_unit|D~65_combout ;
wire \dividend_unit|Add1~25 ;
wire \dividend_unit|Add1~26_combout ;
wire \divisor_unit|curr_divisor[12]~41 ;
wire \divisor_unit|curr_divisor[13]~42_combout ;
wire \sc_unit|curr_remainder[12]~25 ;
wire \sc_unit|curr_remainder[13]~26_combout ;
wire \dividend_unit|D~66_combout ;
wire \dividend_unit|D~67_combout ;
wire \dividend_unit|D~68_combout ;
wire \divisor_unit|curr_divisor[13]~43 ;
wire \divisor_unit|curr_divisor[14]~44_combout ;
wire \sc_unit|curr_remainder[13]~27 ;
wire \sc_unit|curr_remainder[14]~28_combout ;
wire \dividend_unit|Add1~27 ;
wire \dividend_unit|Add1~28_combout ;
wire \dividend_unit|D~69_combout ;
wire \dividend_unit|D~70_combout ;
wire \dividend_unit|D~71_combout ;
wire \dividend_unit|D~73_combout ;
wire \divisor_unit|curr_divisor[14]~45 ;
wire \divisor_unit|curr_divisor[15]~46_combout ;
wire \~GND~combout ;
wire \sc_unit|curr_remainder[14]~29 ;
wire \sc_unit|curr_remainder[15]~30_combout ;
wire \dividend_unit|D~74_combout ;
wire \dividend_unit|Add1~29 ;
wire \dividend_unit|Add1~30_combout ;
wire \dividend_unit|D~72_combout ;
wire \dividend_unit|D~75_combout ;
wire \dividend_unit|D[32]~76_combout ;
wire \sc_unit|curr_remainder[15]~31 ;
wire \sc_unit|curr_remainder[16]~32_combout ;
wire \dividend_unit|D[32]~77_combout ;
wire \dividend_unit|D[32]~78_combout ;
wire \controller|Selector1~2_combout ;
wire \controller|Selector1~1_combout ;
wire \sc_unit|LessThan0~1_cout ;
wire \sc_unit|LessThan0~3_cout ;
wire \sc_unit|LessThan0~5_cout ;
wire \sc_unit|LessThan0~7_cout ;
wire \sc_unit|LessThan0~9_cout ;
wire \sc_unit|LessThan0~11_cout ;
wire \sc_unit|LessThan0~13_cout ;
wire \sc_unit|LessThan0~15_cout ;
wire \sc_unit|LessThan0~17_cout ;
wire \sc_unit|LessThan0~19_cout ;
wire \sc_unit|LessThan0~21_cout ;
wire \sc_unit|LessThan0~23_cout ;
wire \sc_unit|LessThan0~25_cout ;
wire \sc_unit|LessThan0~27_cout ;
wire \sc_unit|LessThan0~29_cout ;
wire \sc_unit|LessThan0~30_combout ;
wire \controller|Selector1~3_combout ;
wire \controller|curr_state.shift~q ;
wire \controller|curr_state.shift_wait~q ;
wire \controller|next_state.update~0_combout ;
wire \controller|curr_state.update~q ;
wire \dividend_unit|D[0]~79_combout ;
wire \dividend_unit|D[0]~80_combout ;
wire \divisor_unit|divisor_sign~0_combout ;
wire \divisor_unit|divisor_sign~q ;
wire \out_unit|Add0~0_combout ;
wire \out_unit|Mux8~0_combout ;
wire \out_unit|Add0~1_combout ;
wire \out_unit|Add0~2 ;
wire \out_unit|Add0~3_combout ;
wire \out_unit|Add0~4 ;
wire \out_unit|Add0~5_combout ;
wire \out_unit|Add0~6 ;
wire \out_unit|Add0~7_combout ;
wire \out_unit|Add0~8 ;
wire \out_unit|Add0~9_combout ;
wire \out_unit|Add0~10 ;
wire \out_unit|Add0~11_combout ;
wire \out_unit|Add0~12 ;
wire \out_unit|Add0~13_combout ;
wire \out_unit|Add0~14 ;
wire \out_unit|Add0~15_combout ;
wire \out_unit|Add0~16 ;
wire \out_unit|Add0~17_combout ;
wire \out_unit|Add0~18 ;
wire \out_unit|Add0~19_combout ;
wire \out_unit|Add0~20 ;
wire \out_unit|Add0~21_combout ;
wire \out_unit|Add0~22 ;
wire \out_unit|Add0~23_combout ;
wire \out_unit|Add0~24 ;
wire \out_unit|Add0~25_combout ;
wire \out_unit|Add0~26 ;
wire \out_unit|Add0~27_combout ;
wire \out_unit|Add0~28 ;
wire \out_unit|Add0~29_combout ;
wire \out_unit|Add0~30 ;
wire \out_unit|Add0~31_combout ;
wire \out_unit|Add1~0_combout ;
wire \out_unit|Add1~1_combout ;
wire \out_unit|Add1~2 ;
wire \out_unit|Add1~3_combout ;
wire \out_unit|Add1~4 ;
wire \out_unit|Add1~5_combout ;
wire \out_unit|Add1~6 ;
wire \out_unit|Add1~7_combout ;
wire \out_unit|Add1~8 ;
wire \out_unit|Add1~9_combout ;
wire \out_unit|Add1~10 ;
wire \out_unit|Add1~11_combout ;
wire \out_unit|Add1~12 ;
wire \out_unit|Add1~13_combout ;
wire \out_unit|Add1~14 ;
wire \out_unit|Add1~15_combout ;
wire \out_unit|Add1~16 ;
wire \out_unit|Add1~17_combout ;
wire \out_unit|Add1~18 ;
wire \out_unit|Add1~19_combout ;
wire \out_unit|Add1~20 ;
wire \out_unit|Add1~21_combout ;
wire \out_unit|Add1~22 ;
wire \out_unit|Add1~23_combout ;
wire \out_unit|Add1~24 ;
wire \out_unit|Add1~25_combout ;
wire \out_unit|Add1~26 ;
wire \out_unit|Add1~27_combout ;
wire \out_unit|Add1~28 ;
wire \out_unit|Add1~29_combout ;
wire \out_unit|Add1~30 ;
wire \out_unit|Add1~31_combout ;
wire \controller|Selector1~0_combout ;
wire \controller|Selector2~0_combout ;
wire \controller|curr_state.done~q ;
wire [4:0] \controller|sc ;
wire [32:0] \dividend_unit|D ;
wire [15:0] \divisor_unit|curr_divisor ;
wire [1:0] \controller|lc ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y37_N23
fiftyfivenm_io_obuf \Quotient[0]~output (
	.i(\out_unit|Add0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[0]~output .bus_hold = "false";
defparam \Quotient[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \Quotient[1]~output (
	.i(\out_unit|Add0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[1]~output .bus_hold = "false";
defparam \Quotient[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
fiftyfivenm_io_obuf \Quotient[2]~output (
	.i(\out_unit|Add0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[2]~output .bus_hold = "false";
defparam \Quotient[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
fiftyfivenm_io_obuf \Quotient[3]~output (
	.i(\out_unit|Add0~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[3]~output .bus_hold = "false";
defparam \Quotient[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
fiftyfivenm_io_obuf \Quotient[4]~output (
	.i(\out_unit|Add0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[4]~output .bus_hold = "false";
defparam \Quotient[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \Quotient[5]~output (
	.i(\out_unit|Add0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[5]~output .bus_hold = "false";
defparam \Quotient[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
fiftyfivenm_io_obuf \Quotient[6]~output (
	.i(\out_unit|Add0~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[6]~output .bus_hold = "false";
defparam \Quotient[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
fiftyfivenm_io_obuf \Quotient[7]~output (
	.i(\out_unit|Add0~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[7]~output .bus_hold = "false";
defparam \Quotient[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
fiftyfivenm_io_obuf \Quotient[8]~output (
	.i(\out_unit|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[8]~output .bus_hold = "false";
defparam \Quotient[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
fiftyfivenm_io_obuf \Quotient[9]~output (
	.i(\out_unit|Add0~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[9]~output .bus_hold = "false";
defparam \Quotient[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
fiftyfivenm_io_obuf \Quotient[10]~output (
	.i(\out_unit|Add0~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[10]~output .bus_hold = "false";
defparam \Quotient[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N16
fiftyfivenm_io_obuf \Quotient[11]~output (
	.i(\out_unit|Add0~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[11]~output .bus_hold = "false";
defparam \Quotient[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
fiftyfivenm_io_obuf \Quotient[12]~output (
	.i(\out_unit|Add0~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[12]~output .bus_hold = "false";
defparam \Quotient[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
fiftyfivenm_io_obuf \Quotient[13]~output (
	.i(\out_unit|Add0~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[13]~output .bus_hold = "false";
defparam \Quotient[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \Quotient[14]~output (
	.i(\out_unit|Add0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[14]~output .bus_hold = "false";
defparam \Quotient[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
fiftyfivenm_io_obuf \Quotient[15]~output (
	.i(\out_unit|Add0~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Quotient[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Quotient[15]~output .bus_hold = "false";
defparam \Quotient[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N2
fiftyfivenm_io_obuf \Remainder[0]~output (
	.i(\out_unit|Add1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[0]~output .bus_hold = "false";
defparam \Remainder[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \Remainder[1]~output (
	.i(\out_unit|Add1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[1]~output .bus_hold = "false";
defparam \Remainder[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \Remainder[2]~output (
	.i(\out_unit|Add1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[2]~output .bus_hold = "false";
defparam \Remainder[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \Remainder[3]~output (
	.i(\out_unit|Add1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[3]~output .bus_hold = "false";
defparam \Remainder[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \Remainder[4]~output (
	.i(\out_unit|Add1~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[4]~output .bus_hold = "false";
defparam \Remainder[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \Remainder[5]~output (
	.i(\out_unit|Add1~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[5]~output .bus_hold = "false";
defparam \Remainder[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \Remainder[6]~output (
	.i(\out_unit|Add1~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[6]~output .bus_hold = "false";
defparam \Remainder[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \Remainder[7]~output (
	.i(\out_unit|Add1~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[7]~output .bus_hold = "false";
defparam \Remainder[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \Remainder[8]~output (
	.i(\out_unit|Add1~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[8]~output .bus_hold = "false";
defparam \Remainder[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \Remainder[9]~output (
	.i(\out_unit|Add1~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[9]~output .bus_hold = "false";
defparam \Remainder[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \Remainder[10]~output (
	.i(\out_unit|Add1~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[10]~output .bus_hold = "false";
defparam \Remainder[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \Remainder[11]~output (
	.i(\out_unit|Add1~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[11]~output .bus_hold = "false";
defparam \Remainder[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \Remainder[12]~output (
	.i(\out_unit|Add1~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[12]~output .bus_hold = "false";
defparam \Remainder[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \Remainder[13]~output (
	.i(\out_unit|Add1~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[13]~output .bus_hold = "false";
defparam \Remainder[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \Remainder[14]~output (
	.i(\out_unit|Add1~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[14]~output .bus_hold = "false";
defparam \Remainder[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \Remainder[15]~output (
	.i(\out_unit|Add1~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Remainder[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Remainder[15]~output .bus_hold = "false";
defparam \Remainder[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \Rdy~output (
	.i(\controller|curr_state.done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rdy~output_o ),
	.obar());
// synopsys translate_off
defparam \Rdy~output .bus_hold = "false";
defparam \Rdy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .listen_to_nsleep_signal = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N8
fiftyfivenm_lcell_comb \controller|sc[0]~12 (
// Equation(s):
// \controller|sc[0]~12_combout  = \controller|sc [0] $ (\controller|Selector1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|sc [0]),
	.datad(\controller|Selector1~3_combout ),
	.cin(gnd),
	.combout(\controller|sc[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \controller|sc[0]~12 .lut_mask = 16'h0FF0;
defparam \controller|sc[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X26_Y35_N9
dffeas \controller|sc[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|sc[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|sc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|sc[0] .is_wysiwyg = "true";
defparam \controller|sc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N10
fiftyfivenm_lcell_comb \controller|sc[1]~4 (
// Equation(s):
// \controller|sc[1]~4_combout  = (\controller|sc [1] & (\controller|sc [0] $ (VCC))) # (!\controller|sc [1] & (\controller|sc [0] & VCC))
// \controller|sc[1]~5  = CARRY((\controller|sc [1] & \controller|sc [0]))

	.dataa(\controller|sc [1]),
	.datab(\controller|sc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|sc[1]~4_combout ),
	.cout(\controller|sc[1]~5 ));
// synopsys translate_off
defparam \controller|sc[1]~4 .lut_mask = 16'h6688;
defparam \controller|sc[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N11
dffeas \controller|sc[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|sc[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|sc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|sc[1] .is_wysiwyg = "true";
defparam \controller|sc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N12
fiftyfivenm_lcell_comb \controller|sc[2]~6 (
// Equation(s):
// \controller|sc[2]~6_combout  = (\controller|sc [2] & (!\controller|sc[1]~5 )) # (!\controller|sc [2] & ((\controller|sc[1]~5 ) # (GND)))
// \controller|sc[2]~7  = CARRY((!\controller|sc[1]~5 ) # (!\controller|sc [2]))

	.dataa(\controller|sc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|sc[1]~5 ),
	.combout(\controller|sc[2]~6_combout ),
	.cout(\controller|sc[2]~7 ));
// synopsys translate_off
defparam \controller|sc[2]~6 .lut_mask = 16'h5A5F;
defparam \controller|sc[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y35_N13
dffeas \controller|sc[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|sc[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|sc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|sc[2] .is_wysiwyg = "true";
defparam \controller|sc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N14
fiftyfivenm_lcell_comb \controller|sc[3]~8 (
// Equation(s):
// \controller|sc[3]~8_combout  = (\controller|sc [3] & (\controller|sc[2]~7  $ (GND))) # (!\controller|sc [3] & (!\controller|sc[2]~7  & VCC))
// \controller|sc[3]~9  = CARRY((\controller|sc [3] & !\controller|sc[2]~7 ))

	.dataa(gnd),
	.datab(\controller|sc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|sc[2]~7 ),
	.combout(\controller|sc[3]~8_combout ),
	.cout(\controller|sc[3]~9 ));
// synopsys translate_off
defparam \controller|sc[3]~8 .lut_mask = 16'hC30C;
defparam \controller|sc[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y35_N15
dffeas \controller|sc[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|sc[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|sc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|sc[3] .is_wysiwyg = "true";
defparam \controller|sc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N30
fiftyfivenm_lcell_comb \controller|Equal1~0 (
// Equation(s):
// \controller|Equal1~0_combout  = (!\controller|sc [1] & (!\controller|sc [3] & (!\controller|sc [0] & !\controller|sc [2])))

	.dataa(\controller|sc [1]),
	.datab(\controller|sc [3]),
	.datac(\controller|sc [0]),
	.datad(\controller|sc [2]),
	.cin(gnd),
	.combout(\controller|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal1~0 .lut_mask = 16'h0001;
defparam \controller|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N16
fiftyfivenm_lcell_comb \controller|sc[4]~10 (
// Equation(s):
// \controller|sc[4]~10_combout  = \controller|sc[3]~9  $ (\controller|sc [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|sc [4]),
	.cin(\controller|sc[3]~9 ),
	.combout(\controller|sc[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \controller|sc[4]~10 .lut_mask = 16'h0FF0;
defparam \controller|sc[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y35_N17
dffeas \controller|sc[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|sc[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|Selector1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|sc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|sc[4] .is_wysiwyg = "true";
defparam \controller|sc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N6
fiftyfivenm_lcell_comb \controller|Equal1~1 (
// Equation(s):
// \controller|Equal1~1_combout  = (\controller|Equal1~0_combout  & \controller|sc [4])

	.dataa(\controller|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|sc [4]),
	.cin(gnd),
	.combout(\controller|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal1~1 .lut_mask = 16'hAA00;
defparam \controller|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N15
fiftyfivenm_io_ibuf \St~input (
	.i(St),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\St~input_o ));
// synopsys translate_off
defparam \St~input .bus_hold = "false";
defparam \St~input .listen_to_nsleep_signal = "false";
defparam \St~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y35_N17
dffeas \controller|curr_state.load (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|Selector0~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|curr_state.load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|curr_state.load .is_wysiwyg = "true";
defparam \controller|curr_state.load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N28
fiftyfivenm_lcell_comb \controller|lc[0]~1 (
// Equation(s):
// \controller|lc[0]~1_combout  = \controller|Selector0~0_combout  $ (\controller|lc [0])

	.dataa(gnd),
	.datab(\controller|Selector0~0_combout ),
	.datac(\controller|lc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|lc[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|lc[0]~1 .lut_mask = 16'h3C3C;
defparam \controller|lc[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N29
dffeas \controller|lc[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|lc[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|lc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|lc[0] .is_wysiwyg = "true";
defparam \controller|lc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N26
fiftyfivenm_lcell_comb \dividend_unit|Equal0~0 (
// Equation(s):
// \dividend_unit|Equal0~0_combout  = (\controller|lc [0] & \controller|lc [1])

	.dataa(gnd),
	.datab(\controller|lc [0]),
	.datac(\controller|lc [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dividend_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|Equal0~0 .lut_mask = 16'hC0C0;
defparam \dividend_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N18
fiftyfivenm_lcell_comb \controller|curr_state.reset~0 (
// Equation(s):
// \controller|curr_state.reset~0_combout  = (\St~input_o ) # (\controller|curr_state.reset~q )

	.dataa(\St~input_o ),
	.datab(gnd),
	.datac(\controller|curr_state.reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|curr_state.reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|curr_state.reset~0 .lut_mask = 16'hFAFA;
defparam \controller|curr_state.reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N19
dffeas \controller|curr_state.reset (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|curr_state.reset~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|curr_state.reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|curr_state.reset .is_wysiwyg = "true";
defparam \controller|curr_state.reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N4
fiftyfivenm_lcell_comb \controller|Selector0~0 (
// Equation(s):
// \controller|Selector0~0_combout  = (\St~input_o  & (((\controller|curr_state.load~q  & !\dividend_unit|Equal0~0_combout )) # (!\controller|curr_state.reset~q ))) # (!\St~input_o  & (\controller|curr_state.load~q  & (!\dividend_unit|Equal0~0_combout )))

	.dataa(\St~input_o ),
	.datab(\controller|curr_state.load~q ),
	.datac(\dividend_unit|Equal0~0_combout ),
	.datad(\controller|curr_state.reset~q ),
	.cin(gnd),
	.combout(\controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector0~0 .lut_mask = 16'h0CAE;
defparam \controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N22
fiftyfivenm_lcell_comb \controller|lc[1]~0 (
// Equation(s):
// \controller|lc[1]~0_combout  = \controller|lc [1] $ (((\controller|Selector0~0_combout  & \controller|lc [0])))

	.dataa(gnd),
	.datab(\controller|Selector0~0_combout ),
	.datac(\controller|lc [1]),
	.datad(\controller|lc [0]),
	.cin(gnd),
	.combout(\controller|lc[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|lc[1]~0 .lut_mask = 16'h3CF0;
defparam \controller|lc[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N23
dffeas \controller|lc[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|lc[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|lc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|lc[1] .is_wysiwyg = "true";
defparam \controller|lc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N24
fiftyfivenm_lcell_comb \dividend_unit|always0~0 (
// Equation(s):
// \dividend_unit|always0~0_combout  = (!\controller|lc [1] & (\controller|lc [0] & \controller|curr_state.load~q ))

	.dataa(\controller|lc [1]),
	.datab(\controller|lc [0]),
	.datac(\controller|curr_state.load~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dividend_unit|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|always0~0 .lut_mask = 16'h4040;
defparam \dividend_unit|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N29
fiftyfivenm_io_ibuf \Dbus[15]~input (
	.i(Dbus[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[15]~input_o ));
// synopsys translate_off
defparam \Dbus[15]~input .bus_hold = "false";
defparam \Dbus[15]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \Dbus[14]~input (
	.i(Dbus[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[14]~input_o ));
// synopsys translate_off
defparam \Dbus[14]~input .bus_hold = "false";
defparam \Dbus[14]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N2
fiftyfivenm_lcell_comb \dividend_unit|D[30]~17 (
// Equation(s):
// \dividend_unit|D[30]~17_combout  = (\controller|lc [1] & (\controller|curr_state.shift~q  & ((\controller|lc [0]) # (!\controller|curr_state.load~q )))) # (!\controller|lc [1] & ((\controller|curr_state.shift~q ) # ((\controller|lc [0] & 
// \controller|curr_state.load~q ))))

	.dataa(\controller|lc [1]),
	.datab(\controller|lc [0]),
	.datac(\controller|curr_state.shift~q ),
	.datad(\controller|curr_state.load~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[30]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[30]~17 .lut_mask = 16'hD4F0;
defparam \dividend_unit|D[30]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N1
fiftyfivenm_io_ibuf \Dbus[13]~input (
	.i(Dbus[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[13]~input_o ));
// synopsys translate_off
defparam \Dbus[13]~input .bus_hold = "false";
defparam \Dbus[13]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N20
fiftyfivenm_lcell_comb \dividend_unit|D[30]~18 (
// Equation(s):
// \dividend_unit|D[30]~18_combout  = (\controller|curr_state.load~q  & (\controller|lc [1] $ (\controller|lc [0])))

	.dataa(gnd),
	.datab(\controller|curr_state.load~q ),
	.datac(\controller|lc [1]),
	.datad(\controller|lc [0]),
	.cin(gnd),
	.combout(\dividend_unit|D[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[30]~18 .lut_mask = 16'h0CC0;
defparam \dividend_unit|D[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \Dbus[12]~input (
	.i(Dbus[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[12]~input_o ));
// synopsys translate_off
defparam \Dbus[12]~input .bus_hold = "false";
defparam \Dbus[12]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
fiftyfivenm_io_ibuf \Dbus[11]~input (
	.i(Dbus[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[11]~input_o ));
// synopsys translate_off
defparam \Dbus[11]~input .bus_hold = "false";
defparam \Dbus[11]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N8
fiftyfivenm_io_ibuf \Dbus[10]~input (
	.i(Dbus[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[10]~input_o ));
// synopsys translate_off
defparam \Dbus[10]~input .bus_hold = "false";
defparam \Dbus[10]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y39_N15
fiftyfivenm_io_ibuf \Dbus[9]~input (
	.i(Dbus[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[9]~input_o ));
// synopsys translate_off
defparam \Dbus[9]~input .bus_hold = "false";
defparam \Dbus[9]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N22
fiftyfivenm_io_ibuf \Dbus[8]~input (
	.i(Dbus[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[8]~input_o ));
// synopsys translate_off
defparam \Dbus[8]~input .bus_hold = "false";
defparam \Dbus[8]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N15
fiftyfivenm_io_ibuf \Dbus[7]~input (
	.i(Dbus[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[7]~input_o ));
// synopsys translate_off
defparam \Dbus[7]~input .bus_hold = "false";
defparam \Dbus[7]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N22
fiftyfivenm_io_ibuf \Dbus[6]~input (
	.i(Dbus[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[6]~input_o ));
// synopsys translate_off
defparam \Dbus[6]~input .bus_hold = "false";
defparam \Dbus[6]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
fiftyfivenm_io_ibuf \Dbus[5]~input (
	.i(Dbus[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[5]~input_o ));
// synopsys translate_off
defparam \Dbus[5]~input .bus_hold = "false";
defparam \Dbus[5]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
fiftyfivenm_io_ibuf \Dbus[4]~input (
	.i(Dbus[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[4]~input_o ));
// synopsys translate_off
defparam \Dbus[4]~input .bus_hold = "false";
defparam \Dbus[4]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
fiftyfivenm_io_ibuf \Dbus[3]~input (
	.i(Dbus[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[3]~input_o ));
// synopsys translate_off
defparam \Dbus[3]~input .bus_hold = "false";
defparam \Dbus[3]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \Dbus[2]~input (
	.i(Dbus[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[2]~input_o ));
// synopsys translate_off
defparam \Dbus[2]~input .bus_hold = "false";
defparam \Dbus[2]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
fiftyfivenm_io_ibuf \Dbus[1]~input (
	.i(Dbus[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[1]~input_o ));
// synopsys translate_off
defparam \Dbus[1]~input .bus_hold = "false";
defparam \Dbus[1]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N15
fiftyfivenm_io_ibuf \Dbus[0]~input (
	.i(Dbus[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Dbus[0]~input_o ));
// synopsys translate_off
defparam \Dbus[0]~input .bus_hold = "false";
defparam \Dbus[0]~input .listen_to_nsleep_signal = "false";
defparam \Dbus[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N0
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[0]~16 (
// Equation(s):
// \divisor_unit|curr_divisor[0]~16_combout  = \Dbus[0]~input_o  $ (GND)
// \divisor_unit|curr_divisor[0]~17  = CARRY(!\Dbus[0]~input_o )

	.dataa(gnd),
	.datab(\Dbus[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\divisor_unit|curr_divisor[0]~16_combout ),
	.cout(\divisor_unit|curr_divisor[0]~17 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[0]~16 .lut_mask = 16'hCC33;
defparam \divisor_unit|curr_divisor[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N2
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[1]~18 (
// Equation(s):
// \divisor_unit|curr_divisor[1]~18_combout  = (\Dbus[1]~input_o  & ((\divisor_unit|curr_divisor[0]~17 ) # (GND))) # (!\Dbus[1]~input_o  & (!\divisor_unit|curr_divisor[0]~17 ))
// \divisor_unit|curr_divisor[1]~19  = CARRY((\Dbus[1]~input_o ) # (!\divisor_unit|curr_divisor[0]~17 ))

	.dataa(gnd),
	.datab(\Dbus[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[0]~17 ),
	.combout(\divisor_unit|curr_divisor[1]~18_combout ),
	.cout(\divisor_unit|curr_divisor[1]~19 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[1]~18 .lut_mask = 16'hC3CF;
defparam \divisor_unit|curr_divisor[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N4
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[2]~20 (
// Equation(s):
// \divisor_unit|curr_divisor[2]~20_combout  = (\Dbus[2]~input_o  & (!\divisor_unit|curr_divisor[1]~19  & VCC)) # (!\Dbus[2]~input_o  & (\divisor_unit|curr_divisor[1]~19  $ (GND)))
// \divisor_unit|curr_divisor[2]~21  = CARRY((!\Dbus[2]~input_o  & !\divisor_unit|curr_divisor[1]~19 ))

	.dataa(\Dbus[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[1]~19 ),
	.combout(\divisor_unit|curr_divisor[2]~20_combout ),
	.cout(\divisor_unit|curr_divisor[2]~21 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[2]~20 .lut_mask = 16'h5A05;
defparam \divisor_unit|curr_divisor[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N6
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[3]~22 (
// Equation(s):
// \divisor_unit|curr_divisor[3]~22_combout  = (\Dbus[3]~input_o  & ((\divisor_unit|curr_divisor[2]~21 ) # (GND))) # (!\Dbus[3]~input_o  & (!\divisor_unit|curr_divisor[2]~21 ))
// \divisor_unit|curr_divisor[3]~23  = CARRY((\Dbus[3]~input_o ) # (!\divisor_unit|curr_divisor[2]~21 ))

	.dataa(\Dbus[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[2]~21 ),
	.combout(\divisor_unit|curr_divisor[3]~22_combout ),
	.cout(\divisor_unit|curr_divisor[3]~23 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[3]~22 .lut_mask = 16'hA5AF;
defparam \divisor_unit|curr_divisor[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N8
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[4]~24 (
// Equation(s):
// \divisor_unit|curr_divisor[4]~24_combout  = (\Dbus[4]~input_o  & (!\divisor_unit|curr_divisor[3]~23  & VCC)) # (!\Dbus[4]~input_o  & (\divisor_unit|curr_divisor[3]~23  $ (GND)))
// \divisor_unit|curr_divisor[4]~25  = CARRY((!\Dbus[4]~input_o  & !\divisor_unit|curr_divisor[3]~23 ))

	.dataa(\Dbus[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[3]~23 ),
	.combout(\divisor_unit|curr_divisor[4]~24_combout ),
	.cout(\divisor_unit|curr_divisor[4]~25 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[4]~24 .lut_mask = 16'h5A05;
defparam \divisor_unit|curr_divisor[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N10
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[5]~26 (
// Equation(s):
// \divisor_unit|curr_divisor[5]~26_combout  = (\Dbus[5]~input_o  & ((\divisor_unit|curr_divisor[4]~25 ) # (GND))) # (!\Dbus[5]~input_o  & (!\divisor_unit|curr_divisor[4]~25 ))
// \divisor_unit|curr_divisor[5]~27  = CARRY((\Dbus[5]~input_o ) # (!\divisor_unit|curr_divisor[4]~25 ))

	.dataa(\Dbus[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[4]~25 ),
	.combout(\divisor_unit|curr_divisor[5]~26_combout ),
	.cout(\divisor_unit|curr_divisor[5]~27 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[5]~26 .lut_mask = 16'hA5AF;
defparam \divisor_unit|curr_divisor[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N12
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[6]~28 (
// Equation(s):
// \divisor_unit|curr_divisor[6]~28_combout  = (\Dbus[6]~input_o  & (!\divisor_unit|curr_divisor[5]~27  & VCC)) # (!\Dbus[6]~input_o  & (\divisor_unit|curr_divisor[5]~27  $ (GND)))
// \divisor_unit|curr_divisor[6]~29  = CARRY((!\Dbus[6]~input_o  & !\divisor_unit|curr_divisor[5]~27 ))

	.dataa(gnd),
	.datab(\Dbus[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[5]~27 ),
	.combout(\divisor_unit|curr_divisor[6]~28_combout ),
	.cout(\divisor_unit|curr_divisor[6]~29 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[6]~28 .lut_mask = 16'h3C03;
defparam \divisor_unit|curr_divisor[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N14
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[7]~30 (
// Equation(s):
// \divisor_unit|curr_divisor[7]~30_combout  = (\Dbus[7]~input_o  & ((\divisor_unit|curr_divisor[6]~29 ) # (GND))) # (!\Dbus[7]~input_o  & (!\divisor_unit|curr_divisor[6]~29 ))
// \divisor_unit|curr_divisor[7]~31  = CARRY((\Dbus[7]~input_o ) # (!\divisor_unit|curr_divisor[6]~29 ))

	.dataa(\Dbus[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[6]~29 ),
	.combout(\divisor_unit|curr_divisor[7]~30_combout ),
	.cout(\divisor_unit|curr_divisor[7]~31 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[7]~30 .lut_mask = 16'hA5AF;
defparam \divisor_unit|curr_divisor[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N15
dffeas \divisor_unit|curr_divisor[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[7]~30_combout ),
	.asdata(\Dbus[7]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[7] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y35_N13
dffeas \divisor_unit|curr_divisor[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[6]~28_combout ),
	.asdata(\Dbus[6]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[6] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N0
fiftyfivenm_lcell_comb \dividend_unit|dividend_sign~0 (
// Equation(s):
// \dividend_unit|dividend_sign~0_combout  = (\rst~input_o  & (((\dividend_unit|dividend_sign~q )))) # (!\rst~input_o  & ((\dividend_unit|always0~0_combout  & (\Dbus[15]~input_o )) # (!\dividend_unit|always0~0_combout  & ((\dividend_unit|dividend_sign~q 
// )))))

	.dataa(\Dbus[15]~input_o ),
	.datab(\rst~input_o ),
	.datac(\dividend_unit|dividend_sign~q ),
	.datad(\dividend_unit|always0~0_combout ),
	.cin(gnd),
	.combout(\dividend_unit|dividend_sign~0_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|dividend_sign~0 .lut_mask = 16'hE2F0;
defparam \dividend_unit|dividend_sign~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y34_N1
dffeas \dividend_unit|dividend_sign (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|dividend_sign~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|dividend_sign~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|dividend_sign .is_wysiwyg = "true";
defparam \dividend_unit|dividend_sign .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N16
fiftyfivenm_lcell_comb \dividend_unit|Add0~1 (
// Equation(s):
// \dividend_unit|Add0~1_cout  = CARRY(!\Dbus[0]~input_o )

	.dataa(gnd),
	.datab(\Dbus[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\dividend_unit|Add0~1_cout ));
// synopsys translate_off
defparam \dividend_unit|Add0~1 .lut_mask = 16'h0033;
defparam \dividend_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N18
fiftyfivenm_lcell_comb \dividend_unit|Add0~2 (
// Equation(s):
// \dividend_unit|Add0~2_combout  = (\Dbus[1]~input_o  & ((\dividend_unit|Add0~1_cout ) # (GND))) # (!\Dbus[1]~input_o  & (!\dividend_unit|Add0~1_cout ))
// \dividend_unit|Add0~3  = CARRY((\Dbus[1]~input_o ) # (!\dividend_unit|Add0~1_cout ))

	.dataa(\Dbus[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~1_cout ),
	.combout(\dividend_unit|Add0~2_combout ),
	.cout(\dividend_unit|Add0~3 ));
// synopsys translate_off
defparam \dividend_unit|Add0~2 .lut_mask = 16'hA5AF;
defparam \dividend_unit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N20
fiftyfivenm_lcell_comb \dividend_unit|Add0~4 (
// Equation(s):
// \dividend_unit|Add0~4_combout  = (\Dbus[2]~input_o  & (!\dividend_unit|Add0~3  & VCC)) # (!\Dbus[2]~input_o  & (\dividend_unit|Add0~3  $ (GND)))
// \dividend_unit|Add0~5  = CARRY((!\Dbus[2]~input_o  & !\dividend_unit|Add0~3 ))

	.dataa(gnd),
	.datab(\Dbus[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~3 ),
	.combout(\dividend_unit|Add0~4_combout ),
	.cout(\dividend_unit|Add0~5 ));
// synopsys translate_off
defparam \dividend_unit|Add0~4 .lut_mask = 16'h3C03;
defparam \dividend_unit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N22
fiftyfivenm_lcell_comb \dividend_unit|Add0~6 (
// Equation(s):
// \dividend_unit|Add0~6_combout  = (\Dbus[3]~input_o  & ((\dividend_unit|Add0~5 ) # (GND))) # (!\Dbus[3]~input_o  & (!\dividend_unit|Add0~5 ))
// \dividend_unit|Add0~7  = CARRY((\Dbus[3]~input_o ) # (!\dividend_unit|Add0~5 ))

	.dataa(gnd),
	.datab(\Dbus[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~5 ),
	.combout(\dividend_unit|Add0~6_combout ),
	.cout(\dividend_unit|Add0~7 ));
// synopsys translate_off
defparam \dividend_unit|Add0~6 .lut_mask = 16'hC3CF;
defparam \dividend_unit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N24
fiftyfivenm_lcell_comb \dividend_unit|Add0~8 (
// Equation(s):
// \dividend_unit|Add0~8_combout  = (\Dbus[4]~input_o  & (!\dividend_unit|Add0~7  & VCC)) # (!\Dbus[4]~input_o  & (\dividend_unit|Add0~7  $ (GND)))
// \dividend_unit|Add0~9  = CARRY((!\Dbus[4]~input_o  & !\dividend_unit|Add0~7 ))

	.dataa(\Dbus[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~7 ),
	.combout(\dividend_unit|Add0~8_combout ),
	.cout(\dividend_unit|Add0~9 ));
// synopsys translate_off
defparam \dividend_unit|Add0~8 .lut_mask = 16'h5A05;
defparam \dividend_unit|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N26
fiftyfivenm_lcell_comb \dividend_unit|Add0~10 (
// Equation(s):
// \dividend_unit|Add0~10_combout  = (\Dbus[5]~input_o  & ((\dividend_unit|Add0~9 ) # (GND))) # (!\Dbus[5]~input_o  & (!\dividend_unit|Add0~9 ))
// \dividend_unit|Add0~11  = CARRY((\Dbus[5]~input_o ) # (!\dividend_unit|Add0~9 ))

	.dataa(\Dbus[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~9 ),
	.combout(\dividend_unit|Add0~10_combout ),
	.cout(\dividend_unit|Add0~11 ));
// synopsys translate_off
defparam \dividend_unit|Add0~10 .lut_mask = 16'hA5AF;
defparam \dividend_unit|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N28
fiftyfivenm_lcell_comb \dividend_unit|Add0~12 (
// Equation(s):
// \dividend_unit|Add0~12_combout  = (\Dbus[6]~input_o  & (!\dividend_unit|Add0~11  & VCC)) # (!\Dbus[6]~input_o  & (\dividend_unit|Add0~11  $ (GND)))
// \dividend_unit|Add0~13  = CARRY((!\Dbus[6]~input_o  & !\dividend_unit|Add0~11 ))

	.dataa(\Dbus[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~11 ),
	.combout(\dividend_unit|Add0~12_combout ),
	.cout(\dividend_unit|Add0~13 ));
// synopsys translate_off
defparam \dividend_unit|Add0~12 .lut_mask = 16'h5A05;
defparam \dividend_unit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N30
fiftyfivenm_lcell_comb \dividend_unit|Add0~14 (
// Equation(s):
// \dividend_unit|Add0~14_combout  = (\Dbus[7]~input_o  & ((\dividend_unit|Add0~13 ) # (GND))) # (!\Dbus[7]~input_o  & (!\dividend_unit|Add0~13 ))
// \dividend_unit|Add0~15  = CARRY((\Dbus[7]~input_o ) # (!\dividend_unit|Add0~13 ))

	.dataa(\Dbus[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~13 ),
	.combout(\dividend_unit|Add0~14_combout ),
	.cout(\dividend_unit|Add0~15 ));
// synopsys translate_off
defparam \dividend_unit|Add0~14 .lut_mask = 16'hA5AF;
defparam \dividend_unit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N0
fiftyfivenm_lcell_comb \dividend_unit|Add0~16 (
// Equation(s):
// \dividend_unit|Add0~16_combout  = (\Dbus[8]~input_o  & (!\dividend_unit|Add0~15  & VCC)) # (!\Dbus[8]~input_o  & (\dividend_unit|Add0~15  $ (GND)))
// \dividend_unit|Add0~17  = CARRY((!\Dbus[8]~input_o  & !\dividend_unit|Add0~15 ))

	.dataa(gnd),
	.datab(\Dbus[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~15 ),
	.combout(\dividend_unit|Add0~16_combout ),
	.cout(\dividend_unit|Add0~17 ));
// synopsys translate_off
defparam \dividend_unit|Add0~16 .lut_mask = 16'h3C03;
defparam \dividend_unit|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N2
fiftyfivenm_lcell_comb \dividend_unit|Add0~18 (
// Equation(s):
// \dividend_unit|Add0~18_combout  = (\Dbus[9]~input_o  & ((\dividend_unit|Add0~17 ) # (GND))) # (!\Dbus[9]~input_o  & (!\dividend_unit|Add0~17 ))
// \dividend_unit|Add0~19  = CARRY((\Dbus[9]~input_o ) # (!\dividend_unit|Add0~17 ))

	.dataa(\Dbus[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~17 ),
	.combout(\dividend_unit|Add0~18_combout ),
	.cout(\dividend_unit|Add0~19 ));
// synopsys translate_off
defparam \dividend_unit|Add0~18 .lut_mask = 16'hA5AF;
defparam \dividend_unit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N4
fiftyfivenm_lcell_comb \dividend_unit|Add0~20 (
// Equation(s):
// \dividend_unit|Add0~20_combout  = (\Dbus[10]~input_o  & (!\dividend_unit|Add0~19  & VCC)) # (!\Dbus[10]~input_o  & (\dividend_unit|Add0~19  $ (GND)))
// \dividend_unit|Add0~21  = CARRY((!\Dbus[10]~input_o  & !\dividend_unit|Add0~19 ))

	.dataa(\Dbus[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~19 ),
	.combout(\dividend_unit|Add0~20_combout ),
	.cout(\dividend_unit|Add0~21 ));
// synopsys translate_off
defparam \dividend_unit|Add0~20 .lut_mask = 16'h5A05;
defparam \dividend_unit|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N6
fiftyfivenm_lcell_comb \dividend_unit|Add0~22 (
// Equation(s):
// \dividend_unit|Add0~22_combout  = (\Dbus[11]~input_o  & ((\dividend_unit|Add0~21 ) # (GND))) # (!\Dbus[11]~input_o  & (!\dividend_unit|Add0~21 ))
// \dividend_unit|Add0~23  = CARRY((\Dbus[11]~input_o ) # (!\dividend_unit|Add0~21 ))

	.dataa(gnd),
	.datab(\Dbus[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~21 ),
	.combout(\dividend_unit|Add0~22_combout ),
	.cout(\dividend_unit|Add0~23 ));
// synopsys translate_off
defparam \dividend_unit|Add0~22 .lut_mask = 16'hC3CF;
defparam \dividend_unit|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N8
fiftyfivenm_lcell_comb \dividend_unit|Add0~24 (
// Equation(s):
// \dividend_unit|Add0~24_combout  = (\Dbus[12]~input_o  & (!\dividend_unit|Add0~23  & VCC)) # (!\Dbus[12]~input_o  & (\dividend_unit|Add0~23  $ (GND)))
// \dividend_unit|Add0~25  = CARRY((!\Dbus[12]~input_o  & !\dividend_unit|Add0~23 ))

	.dataa(\Dbus[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~23 ),
	.combout(\dividend_unit|Add0~24_combout ),
	.cout(\dividend_unit|Add0~25 ));
// synopsys translate_off
defparam \dividend_unit|Add0~24 .lut_mask = 16'h5A05;
defparam \dividend_unit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N10
fiftyfivenm_lcell_comb \dividend_unit|Add0~26 (
// Equation(s):
// \dividend_unit|Add0~26_combout  = (\Dbus[13]~input_o  & ((\dividend_unit|Add0~25 ) # (GND))) # (!\Dbus[13]~input_o  & (!\dividend_unit|Add0~25 ))
// \dividend_unit|Add0~27  = CARRY((\Dbus[13]~input_o ) # (!\dividend_unit|Add0~25 ))

	.dataa(\Dbus[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~25 ),
	.combout(\dividend_unit|Add0~26_combout ),
	.cout(\dividend_unit|Add0~27 ));
// synopsys translate_off
defparam \dividend_unit|Add0~26 .lut_mask = 16'hA5AF;
defparam \dividend_unit|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N12
fiftyfivenm_lcell_comb \dividend_unit|Add0~28 (
// Equation(s):
// \dividend_unit|Add0~28_combout  = (\Dbus[14]~input_o  & (!\dividend_unit|Add0~27  & VCC)) # (!\Dbus[14]~input_o  & (\dividend_unit|Add0~27  $ (GND)))
// \dividend_unit|Add0~29  = CARRY((!\Dbus[14]~input_o  & !\dividend_unit|Add0~27 ))

	.dataa(\Dbus[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~27 ),
	.combout(\dividend_unit|Add0~28_combout ),
	.cout(\dividend_unit|Add0~29 ));
// synopsys translate_off
defparam \dividend_unit|Add0~28 .lut_mask = 16'h5A05;
defparam \dividend_unit|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N14
fiftyfivenm_lcell_comb \dividend_unit|Add0~30 (
// Equation(s):
// \dividend_unit|Add0~30_combout  = (\Dbus[15]~input_o  & ((\dividend_unit|Add0~29 ) # (GND))) # (!\Dbus[15]~input_o  & (!\dividend_unit|Add0~29 ))
// \dividend_unit|Add0~31  = CARRY((\Dbus[15]~input_o ) # (!\dividend_unit|Add0~29 ))

	.dataa(gnd),
	.datab(\Dbus[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add0~29 ),
	.combout(\dividend_unit|Add0~30_combout ),
	.cout(\dividend_unit|Add0~31 ));
// synopsys translate_off
defparam \dividend_unit|Add0~30 .lut_mask = 16'hC3CF;
defparam \dividend_unit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N22
fiftyfivenm_lcell_comb \dividend_unit|D[15]~14 (
// Equation(s):
// \dividend_unit|D[15]~14_combout  = (\dividend_unit|dividend_sign~q  & (\dividend_unit|Add0~30_combout )) # (!\dividend_unit|dividend_sign~q  & ((\Dbus[15]~input_o )))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\dividend_unit|Add0~30_combout ),
	.datac(gnd),
	.datad(\Dbus[15]~input_o ),
	.cin(gnd),
	.combout(\dividend_unit|D[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[15]~14 .lut_mask = 16'hDD88;
defparam \dividend_unit|D[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N4
fiftyfivenm_lcell_comb \dividend_unit|D[14]~13 (
// Equation(s):
// \dividend_unit|D[14]~13_combout  = (\dividend_unit|dividend_sign~q  & ((\dividend_unit|Add0~28_combout ))) # (!\dividend_unit|dividend_sign~q  & (\Dbus[14]~input_o ))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\Dbus[14]~input_o ),
	.datac(gnd),
	.datad(\dividend_unit|Add0~28_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[14]~13 .lut_mask = 16'hEE44;
defparam \dividend_unit|D[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N18
fiftyfivenm_lcell_comb \dividend_unit|D[13]~12 (
// Equation(s):
// \dividend_unit|D[13]~12_combout  = (\dividend_unit|dividend_sign~q  & ((\dividend_unit|Add0~26_combout ))) # (!\dividend_unit|dividend_sign~q  & (\Dbus[13]~input_o ))

	.dataa(\Dbus[13]~input_o ),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(\dividend_unit|Add0~26_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[13]~12 .lut_mask = 16'hEE22;
defparam \dividend_unit|D[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N20
fiftyfivenm_lcell_comb \dividend_unit|D[12]~11 (
// Equation(s):
// \dividend_unit|D[12]~11_combout  = (\dividend_unit|dividend_sign~q  & ((\dividend_unit|Add0~24_combout ))) # (!\dividend_unit|dividend_sign~q  & (\Dbus[12]~input_o ))

	.dataa(\Dbus[12]~input_o ),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(\dividend_unit|Add0~24_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[12]~11 .lut_mask = 16'hEE22;
defparam \dividend_unit|D[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N26
fiftyfivenm_lcell_comb \dividend_unit|D[11]~10 (
// Equation(s):
// \dividend_unit|D[11]~10_combout  = (\dividend_unit|dividend_sign~q  & (\dividend_unit|Add0~22_combout )) # (!\dividend_unit|dividend_sign~q  & ((\Dbus[11]~input_o )))

	.dataa(\dividend_unit|Add0~22_combout ),
	.datab(\Dbus[11]~input_o ),
	.datac(gnd),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[11]~10 .lut_mask = 16'hAACC;
defparam \dividend_unit|D[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N22
fiftyfivenm_lcell_comb \dividend_unit|D[10]~9 (
// Equation(s):
// \dividend_unit|D[10]~9_combout  = (\dividend_unit|dividend_sign~q  & ((\dividend_unit|Add0~20_combout ))) # (!\dividend_unit|dividend_sign~q  & (\Dbus[10]~input_o ))

	.dataa(\Dbus[10]~input_o ),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(\dividend_unit|Add0~20_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[10]~9 .lut_mask = 16'hEE22;
defparam \dividend_unit|D[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N30
fiftyfivenm_lcell_comb \dividend_unit|D[9]~8 (
// Equation(s):
// \dividend_unit|D[9]~8_combout  = (\dividend_unit|dividend_sign~q  & ((\dividend_unit|Add0~18_combout ))) # (!\dividend_unit|dividend_sign~q  & (\Dbus[9]~input_o ))

	.dataa(\Dbus[9]~input_o ),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(\dividend_unit|Add0~18_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[9]~8 .lut_mask = 16'hEE22;
defparam \dividend_unit|D[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N8
fiftyfivenm_lcell_comb \dividend_unit|D[8]~7 (
// Equation(s):
// \dividend_unit|D[8]~7_combout  = (\dividend_unit|dividend_sign~q  & (\dividend_unit|Add0~16_combout )) # (!\dividend_unit|dividend_sign~q  & ((\Dbus[8]~input_o )))

	.dataa(\dividend_unit|Add0~16_combout ),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(\Dbus[8]~input_o ),
	.cin(gnd),
	.combout(\dividend_unit|D[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[8]~7 .lut_mask = 16'hBB88;
defparam \dividend_unit|D[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N6
fiftyfivenm_lcell_comb \dividend_unit|D[7]~6 (
// Equation(s):
// \dividend_unit|D[7]~6_combout  = (\dividend_unit|dividend_sign~q  & ((\dividend_unit|Add0~14_combout ))) # (!\dividend_unit|dividend_sign~q  & (\Dbus[7]~input_o ))

	.dataa(\Dbus[7]~input_o ),
	.datab(\dividend_unit|Add0~14_combout ),
	.datac(gnd),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[7]~6 .lut_mask = 16'hCCAA;
defparam \dividend_unit|D[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N8
fiftyfivenm_lcell_comb \dividend_unit|D[6]~5 (
// Equation(s):
// \dividend_unit|D[6]~5_combout  = (\dividend_unit|dividend_sign~q  & ((\dividend_unit|Add0~12_combout ))) # (!\dividend_unit|dividend_sign~q  & (\Dbus[6]~input_o ))

	.dataa(\Dbus[6]~input_o ),
	.datab(\dividend_unit|Add0~12_combout ),
	.datac(gnd),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[6]~5 .lut_mask = 16'hCCAA;
defparam \dividend_unit|D[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N10
fiftyfivenm_lcell_comb \dividend_unit|D[5]~4 (
// Equation(s):
// \dividend_unit|D[5]~4_combout  = (\dividend_unit|dividend_sign~q  & (\dividend_unit|Add0~10_combout )) # (!\dividend_unit|dividend_sign~q  & ((\Dbus[5]~input_o )))

	.dataa(\dividend_unit|Add0~10_combout ),
	.datab(\Dbus[5]~input_o ),
	.datac(gnd),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[5]~4 .lut_mask = 16'hAACC;
defparam \dividend_unit|D[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N4
fiftyfivenm_lcell_comb \dividend_unit|D[4]~3 (
// Equation(s):
// \dividend_unit|D[4]~3_combout  = (\dividend_unit|dividend_sign~q  & ((\dividend_unit|Add0~8_combout ))) # (!\dividend_unit|dividend_sign~q  & (\Dbus[4]~input_o ))

	.dataa(\Dbus[4]~input_o ),
	.datab(\dividend_unit|Add0~8_combout ),
	.datac(gnd),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[4]~3 .lut_mask = 16'hCCAA;
defparam \dividend_unit|D[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N2
fiftyfivenm_lcell_comb \dividend_unit|D[3]~2 (
// Equation(s):
// \dividend_unit|D[3]~2_combout  = (\dividend_unit|dividend_sign~q  & (\dividend_unit|Add0~6_combout )) # (!\dividend_unit|dividend_sign~q  & ((\Dbus[3]~input_o )))

	.dataa(\dividend_unit|Add0~6_combout ),
	.datab(\Dbus[3]~input_o ),
	.datac(gnd),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[3]~2 .lut_mask = 16'hAACC;
defparam \dividend_unit|D[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N14
fiftyfivenm_lcell_comb \dividend_unit|D[2]~1 (
// Equation(s):
// \dividend_unit|D[2]~1_combout  = (\dividend_unit|dividend_sign~q  & (\dividend_unit|Add0~4_combout )) # (!\dividend_unit|dividend_sign~q  & ((\Dbus[2]~input_o )))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\dividend_unit|Add0~4_combout ),
	.datac(gnd),
	.datad(\Dbus[2]~input_o ),
	.cin(gnd),
	.combout(\dividend_unit|D[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[2]~1 .lut_mask = 16'hDD88;
defparam \dividend_unit|D[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N12
fiftyfivenm_lcell_comb \dividend_unit|D[1]~0 (
// Equation(s):
// \dividend_unit|D[1]~0_combout  = (\dividend_unit|dividend_sign~q  & ((\dividend_unit|Add0~2_combout ))) # (!\dividend_unit|dividend_sign~q  & (\Dbus[1]~input_o ))

	.dataa(\Dbus[1]~input_o ),
	.datab(\dividend_unit|Add0~2_combout ),
	.datac(gnd),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[1]~0 .lut_mask = 16'hCCAA;
defparam \dividend_unit|D[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N30
fiftyfivenm_lcell_comb \dividend_unit|D[0]~15 (
// Equation(s):
// \dividend_unit|D[0]~15_combout  = ((\controller|lc [0]) # (!\controller|curr_state.load~q )) # (!\controller|lc [1])

	.dataa(\controller|lc [1]),
	.datab(\controller|lc [0]),
	.datac(\controller|curr_state.load~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dividend_unit|D[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[0]~15 .lut_mask = 16'hDFDF;
defparam \dividend_unit|D[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N12
fiftyfivenm_lcell_comb \dividend_unit|D[15]~16 (
// Equation(s):
// \dividend_unit|D[15]~16_combout  = (\controller|lc [1] & (\controller|curr_state.shift~q  $ (((!\controller|lc [0] & \controller|curr_state.load~q ))))) # (!\controller|lc [1] & (\controller|curr_state.shift~q  & ((!\controller|curr_state.load~q ) # 
// (!\controller|lc [0]))))

	.dataa(\controller|lc [1]),
	.datab(\controller|lc [0]),
	.datac(\controller|curr_state.shift~q ),
	.datad(\controller|curr_state.load~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[15]~16 .lut_mask = 16'h92F0;
defparam \dividend_unit|D[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y35_N13
dffeas \dividend_unit|D[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[1]~0_combout ),
	.asdata(\dividend_unit|D [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[1] .is_wysiwyg = "true";
defparam \dividend_unit|D[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N15
dffeas \dividend_unit|D[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[2]~1_combout ),
	.asdata(\dividend_unit|D [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[2] .is_wysiwyg = "true";
defparam \dividend_unit|D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N3
dffeas \dividend_unit|D[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[3]~2_combout ),
	.asdata(\dividend_unit|D [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[3] .is_wysiwyg = "true";
defparam \dividend_unit|D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N5
dffeas \dividend_unit|D[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[4]~3_combout ),
	.asdata(\dividend_unit|D [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[4] .is_wysiwyg = "true";
defparam \dividend_unit|D[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N11
dffeas \dividend_unit|D[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[5]~4_combout ),
	.asdata(\dividend_unit|D [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[5] .is_wysiwyg = "true";
defparam \dividend_unit|D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N9
dffeas \dividend_unit|D[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[6]~5_combout ),
	.asdata(\dividend_unit|D [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[6] .is_wysiwyg = "true";
defparam \dividend_unit|D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N7
dffeas \dividend_unit|D[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[7]~6_combout ),
	.asdata(\dividend_unit|D [6]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[7] .is_wysiwyg = "true";
defparam \dividend_unit|D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y34_N9
dffeas \dividend_unit|D[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[8]~7_combout ),
	.asdata(\dividend_unit|D [7]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[8] .is_wysiwyg = "true";
defparam \dividend_unit|D[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y34_N31
dffeas \dividend_unit|D[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[9]~8_combout ),
	.asdata(\dividend_unit|D [8]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[9] .is_wysiwyg = "true";
defparam \dividend_unit|D[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y34_N23
dffeas \dividend_unit|D[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[10]~9_combout ),
	.asdata(\dividend_unit|D [9]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[10] .is_wysiwyg = "true";
defparam \dividend_unit|D[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y34_N27
dffeas \dividend_unit|D[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[11]~10_combout ),
	.asdata(\dividend_unit|D [10]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[11] .is_wysiwyg = "true";
defparam \dividend_unit|D[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y34_N21
dffeas \dividend_unit|D[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[12]~11_combout ),
	.asdata(\dividend_unit|D [11]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[12] .is_wysiwyg = "true";
defparam \dividend_unit|D[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y34_N19
dffeas \dividend_unit|D[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[13]~12_combout ),
	.asdata(\dividend_unit|D [12]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[13] .is_wysiwyg = "true";
defparam \dividend_unit|D[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y34_N5
dffeas \dividend_unit|D[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[14]~13_combout ),
	.asdata(\dividend_unit|D [13]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[14] .is_wysiwyg = "true";
defparam \dividend_unit|D[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y34_N23
dffeas \dividend_unit|D[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[15]~14_combout ),
	.asdata(\dividend_unit|D [14]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dividend_unit|D[0]~15_combout ),
	.ena(\dividend_unit|D[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[15] .is_wysiwyg = "true";
defparam \dividend_unit|D[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N0
fiftyfivenm_lcell_comb \dividend_unit|Add1~0 (
// Equation(s):
// \dividend_unit|Add1~0_combout  = \dividend_unit|D [16] $ (VCC)
// \dividend_unit|Add1~1  = CARRY(\dividend_unit|D [16])

	.dataa(\dividend_unit|D [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dividend_unit|Add1~0_combout ),
	.cout(\dividend_unit|Add1~1 ));
// synopsys translate_off
defparam \dividend_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \dividend_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y35_N1
dffeas \divisor_unit|curr_divisor[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[0]~16_combout ),
	.asdata(\Dbus[0]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[0] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N16
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[0]~0 (
// Equation(s):
// \sc_unit|curr_remainder[0]~0_combout  = (\divisor_unit|curr_divisor [0] & (\dividend_unit|D [16] $ (VCC))) # (!\divisor_unit|curr_divisor [0] & ((\dividend_unit|D [16]) # (GND)))
// \sc_unit|curr_remainder[0]~1  = CARRY((\dividend_unit|D [16]) # (!\divisor_unit|curr_divisor [0]))

	.dataa(\divisor_unit|curr_divisor [0]),
	.datab(\dividend_unit|D [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sc_unit|curr_remainder[0]~0_combout ),
	.cout(\sc_unit|curr_remainder[0]~1 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[0]~0 .lut_mask = 16'h66DD;
defparam \sc_unit|curr_remainder[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N28
fiftyfivenm_lcell_comb \dividend_unit|D~19 (
// Equation(s):
// \dividend_unit|D~19_combout  = (\dividend_unit|D[30]~17_combout  & (\dividend_unit|D[30]~18_combout )) # (!\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D[30]~18_combout  & (\dividend_unit|Add1~0_combout )) # (!\dividend_unit|D[30]~18_combout  & 
// ((\sc_unit|curr_remainder[0]~0_combout )))))

	.dataa(\dividend_unit|D[30]~17_combout ),
	.datab(\dividend_unit|D[30]~18_combout ),
	.datac(\dividend_unit|Add1~0_combout ),
	.datad(\sc_unit|curr_remainder[0]~0_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~19_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~19 .lut_mask = 16'hD9C8;
defparam \dividend_unit|D~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N30
fiftyfivenm_lcell_comb \dividend_unit|D~20 (
// Equation(s):
// \dividend_unit|D~20_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D~19_combout  & ((\Dbus[0]~input_o ))) # (!\dividend_unit|D~19_combout  & (\dividend_unit|D [15])))) # (!\dividend_unit|D[30]~17_combout  & (((\dividend_unit|D~19_combout 
// ))))

	.dataa(\dividend_unit|D [15]),
	.datab(\Dbus[0]~input_o ),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\dividend_unit|D~19_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~20_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~20 .lut_mask = 16'hCFA0;
defparam \dividend_unit|D~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N8
fiftyfivenm_lcell_comb \dividend_unit|D~21 (
// Equation(s):
// \dividend_unit|D~21_combout  = (\Dbus[15]~input_o  & ((\dividend_unit|always0~0_combout  & (!\Dbus[0]~input_o )) # (!\dividend_unit|always0~0_combout  & ((\dividend_unit|D~20_combout ))))) # (!\Dbus[15]~input_o  & (((\dividend_unit|D~20_combout ))))

	.dataa(\Dbus[15]~input_o ),
	.datab(\Dbus[0]~input_o ),
	.datac(\dividend_unit|D~20_combout ),
	.datad(\dividend_unit|always0~0_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~21_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~21 .lut_mask = 16'h72F0;
defparam \dividend_unit|D~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N28
fiftyfivenm_lcell_comb \dividend_unit|D~24 (
// Equation(s):
// \dividend_unit|D~24_combout  = (\dividend_unit|Add0~26_combout ) # ((\dividend_unit|Add0~24_combout ) # ((\dividend_unit|Add0~28_combout ) # (\dividend_unit|Add0~22_combout )))

	.dataa(\dividend_unit|Add0~26_combout ),
	.datab(\dividend_unit|Add0~24_combout ),
	.datac(\dividend_unit|Add0~28_combout ),
	.datad(\dividend_unit|Add0~22_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~24_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~24 .lut_mask = 16'hFFFE;
defparam \dividend_unit|D~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N24
fiftyfivenm_lcell_comb \dividend_unit|D~23 (
// Equation(s):
// \dividend_unit|D~23_combout  = (\dividend_unit|Add0~14_combout ) # ((\dividend_unit|Add0~18_combout ) # ((\dividend_unit|Add0~20_combout ) # (\dividend_unit|Add0~16_combout )))

	.dataa(\dividend_unit|Add0~14_combout ),
	.datab(\dividend_unit|Add0~18_combout ),
	.datac(\dividend_unit|Add0~20_combout ),
	.datad(\dividend_unit|Add0~16_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~23_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~23 .lut_mask = 16'hFFFE;
defparam \dividend_unit|D~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N16
fiftyfivenm_lcell_comb \dividend_unit|Add0~32 (
// Equation(s):
// \dividend_unit|Add0~32_combout  = !\dividend_unit|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dividend_unit|Add0~31 ),
	.combout(\dividend_unit|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|Add0~32 .lut_mask = 16'h0F0F;
defparam \dividend_unit|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N0
fiftyfivenm_lcell_comb \dividend_unit|D~26 (
// Equation(s):
// \dividend_unit|D~26_combout  = (\dividend_unit|Add0~30_combout ) # ((\dividend_unit|Add0~10_combout ) # (\dividend_unit|Add0~8_combout ))

	.dataa(\dividend_unit|Add0~30_combout ),
	.datab(gnd),
	.datac(\dividend_unit|Add0~10_combout ),
	.datad(\dividend_unit|Add0~8_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~26_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~26 .lut_mask = 16'hFFFA;
defparam \dividend_unit|D~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N2
fiftyfivenm_lcell_comb \dividend_unit|D~25 (
// Equation(s):
// \dividend_unit|D~25_combout  = (\dividend_unit|Add0~2_combout ) # ((\Dbus[0]~input_o ) # ((\dividend_unit|Add0~4_combout ) # (!\dividend_unit|dividend_sign~q )))

	.dataa(\dividend_unit|Add0~2_combout ),
	.datab(\Dbus[0]~input_o ),
	.datac(\dividend_unit|Add0~4_combout ),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\dividend_unit|D~25_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~25 .lut_mask = 16'hFEFF;
defparam \dividend_unit|D~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N16
fiftyfivenm_lcell_comb \dividend_unit|D~27 (
// Equation(s):
// \dividend_unit|D~27_combout  = (\dividend_unit|D~26_combout ) # ((\dividend_unit|Add0~6_combout ) # ((\dividend_unit|Add0~12_combout ) # (\dividend_unit|D~25_combout )))

	.dataa(\dividend_unit|D~26_combout ),
	.datab(\dividend_unit|Add0~6_combout ),
	.datac(\dividend_unit|Add0~12_combout ),
	.datad(\dividend_unit|D~25_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~27_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~27 .lut_mask = 16'hFFFE;
defparam \dividend_unit|D~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N22
fiftyfivenm_lcell_comb \dividend_unit|D~28 (
// Equation(s):
// \dividend_unit|D~28_combout  = (\dividend_unit|D~24_combout ) # ((\dividend_unit|D~23_combout ) # ((\dividend_unit|D~27_combout ) # (!\dividend_unit|Add0~32_combout )))

	.dataa(\dividend_unit|D~24_combout ),
	.datab(\dividend_unit|D~23_combout ),
	.datac(\dividend_unit|Add0~32_combout ),
	.datad(\dividend_unit|D~27_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~28_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~28 .lut_mask = 16'hFFEF;
defparam \dividend_unit|D~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N28
fiftyfivenm_lcell_comb \dividend_unit|D[30]~22 (
// Equation(s):
// \dividend_unit|D[30]~22_combout  = \controller|curr_state.update~q  $ (\controller|curr_state.shift~q )

	.dataa(gnd),
	.datab(\controller|curr_state.update~q ),
	.datac(gnd),
	.datad(\controller|curr_state.shift~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[30]~22 .lut_mask = 16'h33CC;
defparam \dividend_unit|D[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N20
fiftyfivenm_lcell_comb \dividend_unit|D[30]~29 (
// Equation(s):
// \dividend_unit|D[30]~29_combout  = \dividend_unit|always0~0_combout  $ (((\dividend_unit|D[0]~15_combout  & ((\dividend_unit|D[30]~22_combout ))) # (!\dividend_unit|D[0]~15_combout  & (!\dividend_unit|D~28_combout ))))

	.dataa(\dividend_unit|D~28_combout ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\dividend_unit|D[0]~15_combout ),
	.datad(\dividend_unit|D[30]~22_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[30]~29 .lut_mask = 16'h39C9;
defparam \dividend_unit|D[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N9
dffeas \dividend_unit|D[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[16] .is_wysiwyg = "true";
defparam \dividend_unit|D[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y35_N3
dffeas \divisor_unit|curr_divisor[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[1]~18_combout ),
	.asdata(\Dbus[1]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[1] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N18
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[1]~2 (
// Equation(s):
// \sc_unit|curr_remainder[1]~2_combout  = (\divisor_unit|curr_divisor [1] & ((\dividend_unit|D [17] & (!\sc_unit|curr_remainder[0]~1 )) # (!\dividend_unit|D [17] & ((\sc_unit|curr_remainder[0]~1 ) # (GND))))) # (!\divisor_unit|curr_divisor [1] & 
// ((\dividend_unit|D [17] & (\sc_unit|curr_remainder[0]~1  & VCC)) # (!\dividend_unit|D [17] & (!\sc_unit|curr_remainder[0]~1 ))))
// \sc_unit|curr_remainder[1]~3  = CARRY((\divisor_unit|curr_divisor [1] & ((!\sc_unit|curr_remainder[0]~1 ) # (!\dividend_unit|D [17]))) # (!\divisor_unit|curr_divisor [1] & (!\dividend_unit|D [17] & !\sc_unit|curr_remainder[0]~1 )))

	.dataa(\divisor_unit|curr_divisor [1]),
	.datab(\dividend_unit|D [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[0]~1 ),
	.combout(\sc_unit|curr_remainder[1]~2_combout ),
	.cout(\sc_unit|curr_remainder[1]~3 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[1]~2 .lut_mask = 16'h692B;
defparam \sc_unit|curr_remainder[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N22
fiftyfivenm_lcell_comb \dividend_unit|D~30 (
// Equation(s):
// \dividend_unit|D~30_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D [16]) # ((\dividend_unit|D[30]~18_combout )))) # (!\dividend_unit|D[30]~17_combout  & (((!\dividend_unit|D[30]~18_combout  & \sc_unit|curr_remainder[1]~2_combout ))))

	.dataa(\dividend_unit|D[30]~17_combout ),
	.datab(\dividend_unit|D [16]),
	.datac(\dividend_unit|D[30]~18_combout ),
	.datad(\sc_unit|curr_remainder[1]~2_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~30_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~30 .lut_mask = 16'hADA8;
defparam \dividend_unit|D~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N2
fiftyfivenm_lcell_comb \dividend_unit|Add1~2 (
// Equation(s):
// \dividend_unit|Add1~2_combout  = (\dividend_unit|D [17] & (!\dividend_unit|Add1~1 )) # (!\dividend_unit|D [17] & ((\dividend_unit|Add1~1 ) # (GND)))
// \dividend_unit|Add1~3  = CARRY((!\dividend_unit|Add1~1 ) # (!\dividend_unit|D [17]))

	.dataa(gnd),
	.datab(\dividend_unit|D [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~1 ),
	.combout(\dividend_unit|Add1~2_combout ),
	.cout(\dividend_unit|Add1~3 ));
// synopsys translate_off
defparam \dividend_unit|Add1~2 .lut_mask = 16'h3C3F;
defparam \dividend_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N28
fiftyfivenm_lcell_comb \dividend_unit|D~31 (
// Equation(s):
// \dividend_unit|D~31_combout  = (\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D~30_combout  & (\Dbus[1]~input_o )) # (!\dividend_unit|D~30_combout  & ((\dividend_unit|Add1~2_combout ))))) # (!\dividend_unit|D[30]~18_combout  & 
// (((\dividend_unit|D~30_combout ))))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\Dbus[1]~input_o ),
	.datac(\dividend_unit|D~30_combout ),
	.datad(\dividend_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~31_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~31 .lut_mask = 16'hDAD0;
defparam \dividend_unit|D~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N8
fiftyfivenm_lcell_comb \dividend_unit|D~32 (
// Equation(s):
// \dividend_unit|D~32_combout  = (\dividend_unit|always0~0_combout  & ((\Dbus[15]~input_o  & (!\Dbus[1]~input_o )) # (!\Dbus[15]~input_o  & ((\dividend_unit|D~31_combout ))))) # (!\dividend_unit|always0~0_combout  & (((\dividend_unit|D~31_combout ))))

	.dataa(\Dbus[1]~input_o ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\Dbus[15]~input_o ),
	.datad(\dividend_unit|D~31_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~32_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~32 .lut_mask = 16'h7F40;
defparam \dividend_unit|D~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N9
dffeas \dividend_unit|D[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[17] .is_wysiwyg = "true";
defparam \dividend_unit|D[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y35_N5
dffeas \divisor_unit|curr_divisor[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[2]~20_combout ),
	.asdata(\Dbus[2]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[2] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N20
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[2]~4 (
// Equation(s):
// \sc_unit|curr_remainder[2]~4_combout  = ((\dividend_unit|D [18] $ (\divisor_unit|curr_divisor [2] $ (\sc_unit|curr_remainder[1]~3 )))) # (GND)
// \sc_unit|curr_remainder[2]~5  = CARRY((\dividend_unit|D [18] & ((!\sc_unit|curr_remainder[1]~3 ) # (!\divisor_unit|curr_divisor [2]))) # (!\dividend_unit|D [18] & (!\divisor_unit|curr_divisor [2] & !\sc_unit|curr_remainder[1]~3 )))

	.dataa(\dividend_unit|D [18]),
	.datab(\divisor_unit|curr_divisor [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[1]~3 ),
	.combout(\sc_unit|curr_remainder[2]~4_combout ),
	.cout(\sc_unit|curr_remainder[2]~5 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[2]~4 .lut_mask = 16'h962B;
defparam \sc_unit|curr_remainder[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N4
fiftyfivenm_lcell_comb \dividend_unit|Add1~4 (
// Equation(s):
// \dividend_unit|Add1~4_combout  = (\dividend_unit|D [18] & (\dividend_unit|Add1~3  $ (GND))) # (!\dividend_unit|D [18] & (!\dividend_unit|Add1~3  & VCC))
// \dividend_unit|Add1~5  = CARRY((\dividend_unit|D [18] & !\dividend_unit|Add1~3 ))

	.dataa(gnd),
	.datab(\dividend_unit|D [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~3 ),
	.combout(\dividend_unit|Add1~4_combout ),
	.cout(\dividend_unit|Add1~5 ));
// synopsys translate_off
defparam \dividend_unit|Add1~4 .lut_mask = 16'hC30C;
defparam \dividend_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N26
fiftyfivenm_lcell_comb \dividend_unit|D~33 (
// Equation(s):
// \dividend_unit|D~33_combout  = (\dividend_unit|D[30]~18_combout  & (((\dividend_unit|D[30]~17_combout ) # (\dividend_unit|Add1~4_combout )))) # (!\dividend_unit|D[30]~18_combout  & (\sc_unit|curr_remainder[2]~4_combout  & (!\dividend_unit|D[30]~17_combout 
// )))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\sc_unit|curr_remainder[2]~4_combout ),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\dividend_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~33_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~33 .lut_mask = 16'hAEA4;
defparam \dividend_unit|D~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N20
fiftyfivenm_lcell_comb \dividend_unit|D~34 (
// Equation(s):
// \dividend_unit|D~34_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D~33_combout  & ((\Dbus[2]~input_o ))) # (!\dividend_unit|D~33_combout  & (\dividend_unit|D [17])))) # (!\dividend_unit|D[30]~17_combout  & (((\dividend_unit|D~33_combout 
// ))))

	.dataa(\dividend_unit|D [17]),
	.datab(\dividend_unit|D[30]~17_combout ),
	.datac(\dividend_unit|D~33_combout ),
	.datad(\Dbus[2]~input_o ),
	.cin(gnd),
	.combout(\dividend_unit|D~34_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~34 .lut_mask = 16'hF838;
defparam \dividend_unit|D~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N6
fiftyfivenm_lcell_comb \dividend_unit|D~35 (
// Equation(s):
// \dividend_unit|D~35_combout  = (\dividend_unit|always0~0_combout  & ((\Dbus[15]~input_o  & (!\Dbus[2]~input_o )) # (!\Dbus[15]~input_o  & ((\dividend_unit|D~34_combout ))))) # (!\dividend_unit|always0~0_combout  & (((\dividend_unit|D~34_combout ))))

	.dataa(\Dbus[2]~input_o ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\Dbus[15]~input_o ),
	.datad(\dividend_unit|D~34_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~35_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~35 .lut_mask = 16'h7F40;
defparam \dividend_unit|D~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N7
dffeas \dividend_unit|D[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[18] .is_wysiwyg = "true";
defparam \dividend_unit|D[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y35_N7
dffeas \divisor_unit|curr_divisor[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[3]~22_combout ),
	.asdata(\Dbus[3]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[3] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N22
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[3]~6 (
// Equation(s):
// \sc_unit|curr_remainder[3]~6_combout  = (\dividend_unit|D [19] & ((\divisor_unit|curr_divisor [3] & (!\sc_unit|curr_remainder[2]~5 )) # (!\divisor_unit|curr_divisor [3] & (\sc_unit|curr_remainder[2]~5  & VCC)))) # (!\dividend_unit|D [19] & 
// ((\divisor_unit|curr_divisor [3] & ((\sc_unit|curr_remainder[2]~5 ) # (GND))) # (!\divisor_unit|curr_divisor [3] & (!\sc_unit|curr_remainder[2]~5 ))))
// \sc_unit|curr_remainder[3]~7  = CARRY((\dividend_unit|D [19] & (\divisor_unit|curr_divisor [3] & !\sc_unit|curr_remainder[2]~5 )) # (!\dividend_unit|D [19] & ((\divisor_unit|curr_divisor [3]) # (!\sc_unit|curr_remainder[2]~5 ))))

	.dataa(\dividend_unit|D [19]),
	.datab(\divisor_unit|curr_divisor [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[2]~5 ),
	.combout(\sc_unit|curr_remainder[3]~6_combout ),
	.cout(\sc_unit|curr_remainder[3]~7 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[3]~6 .lut_mask = 16'h694D;
defparam \sc_unit|curr_remainder[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N14
fiftyfivenm_lcell_comb \dividend_unit|D~36 (
// Equation(s):
// \dividend_unit|D~36_combout  = (\dividend_unit|D[30]~18_combout  & (((\dividend_unit|D[30]~17_combout )))) # (!\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D[30]~17_combout  & (\dividend_unit|D [18])) # (!\dividend_unit|D[30]~17_combout  & 
// ((\sc_unit|curr_remainder[3]~6_combout )))))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\dividend_unit|D [18]),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\sc_unit|curr_remainder[3]~6_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~36_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~36 .lut_mask = 16'hE5E0;
defparam \dividend_unit|D~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N6
fiftyfivenm_lcell_comb \dividend_unit|Add1~6 (
// Equation(s):
// \dividend_unit|Add1~6_combout  = (\dividend_unit|D [19] & (!\dividend_unit|Add1~5 )) # (!\dividend_unit|D [19] & ((\dividend_unit|Add1~5 ) # (GND)))
// \dividend_unit|Add1~7  = CARRY((!\dividend_unit|Add1~5 ) # (!\dividend_unit|D [19]))

	.dataa(gnd),
	.datab(\dividend_unit|D [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~5 ),
	.combout(\dividend_unit|Add1~6_combout ),
	.cout(\dividend_unit|Add1~7 ));
// synopsys translate_off
defparam \dividend_unit|Add1~6 .lut_mask = 16'h3C3F;
defparam \dividend_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N4
fiftyfivenm_lcell_comb \dividend_unit|D~37 (
// Equation(s):
// \dividend_unit|D~37_combout  = (\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D~36_combout  & (\Dbus[3]~input_o )) # (!\dividend_unit|D~36_combout  & ((\dividend_unit|Add1~6_combout ))))) # (!\dividend_unit|D[30]~18_combout  & 
// (((\dividend_unit|D~36_combout ))))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\Dbus[3]~input_o ),
	.datac(\dividend_unit|D~36_combout ),
	.datad(\dividend_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~37_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~37 .lut_mask = 16'hDAD0;
defparam \dividend_unit|D~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N12
fiftyfivenm_lcell_comb \dividend_unit|D~38 (
// Equation(s):
// \dividend_unit|D~38_combout  = (\Dbus[15]~input_o  & ((\dividend_unit|always0~0_combout  & (!\Dbus[3]~input_o )) # (!\dividend_unit|always0~0_combout  & ((\dividend_unit|D~37_combout ))))) # (!\Dbus[15]~input_o  & (((\dividend_unit|D~37_combout ))))

	.dataa(\Dbus[15]~input_o ),
	.datab(\Dbus[3]~input_o ),
	.datac(\dividend_unit|D~37_combout ),
	.datad(\dividend_unit|always0~0_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~38_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~38 .lut_mask = 16'h72F0;
defparam \dividend_unit|D~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N13
dffeas \dividend_unit|D[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[19] .is_wysiwyg = "true";
defparam \dividend_unit|D[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y35_N9
dffeas \divisor_unit|curr_divisor[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[4]~24_combout ),
	.asdata(\Dbus[4]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[4] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N24
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[4]~8 (
// Equation(s):
// \sc_unit|curr_remainder[4]~8_combout  = ((\divisor_unit|curr_divisor [4] $ (\dividend_unit|D [20] $ (\sc_unit|curr_remainder[3]~7 )))) # (GND)
// \sc_unit|curr_remainder[4]~9  = CARRY((\divisor_unit|curr_divisor [4] & (\dividend_unit|D [20] & !\sc_unit|curr_remainder[3]~7 )) # (!\divisor_unit|curr_divisor [4] & ((\dividend_unit|D [20]) # (!\sc_unit|curr_remainder[3]~7 ))))

	.dataa(\divisor_unit|curr_divisor [4]),
	.datab(\dividend_unit|D [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[3]~7 ),
	.combout(\sc_unit|curr_remainder[4]~8_combout ),
	.cout(\sc_unit|curr_remainder[4]~9 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[4]~8 .lut_mask = 16'h964D;
defparam \sc_unit|curr_remainder[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N8
fiftyfivenm_lcell_comb \dividend_unit|Add1~8 (
// Equation(s):
// \dividend_unit|Add1~8_combout  = (\dividend_unit|D [20] & (\dividend_unit|Add1~7  $ (GND))) # (!\dividend_unit|D [20] & (!\dividend_unit|Add1~7  & VCC))
// \dividend_unit|Add1~9  = CARRY((\dividend_unit|D [20] & !\dividend_unit|Add1~7 ))

	.dataa(\dividend_unit|D [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~7 ),
	.combout(\dividend_unit|Add1~8_combout ),
	.cout(\dividend_unit|Add1~9 ));
// synopsys translate_off
defparam \dividend_unit|Add1~8 .lut_mask = 16'hA50A;
defparam \dividend_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N2
fiftyfivenm_lcell_comb \dividend_unit|D~39 (
// Equation(s):
// \dividend_unit|D~39_combout  = (\dividend_unit|D[30]~18_combout  & (((\dividend_unit|D[30]~17_combout ) # (\dividend_unit|Add1~8_combout )))) # (!\dividend_unit|D[30]~18_combout  & (\sc_unit|curr_remainder[4]~8_combout  & (!\dividend_unit|D[30]~17_combout 
// )))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\sc_unit|curr_remainder[4]~8_combout ),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\dividend_unit|Add1~8_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~39_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~39 .lut_mask = 16'hAEA4;
defparam \dividend_unit|D~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N16
fiftyfivenm_lcell_comb \dividend_unit|D~40 (
// Equation(s):
// \dividend_unit|D~40_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D~39_combout  & (\Dbus[4]~input_o )) # (!\dividend_unit|D~39_combout  & ((\dividend_unit|D [19]))))) # (!\dividend_unit|D[30]~17_combout  & (((\dividend_unit|D~39_combout 
// ))))

	.dataa(\Dbus[4]~input_o ),
	.datab(\dividend_unit|D [19]),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\dividend_unit|D~39_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~40_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~40 .lut_mask = 16'hAFC0;
defparam \dividend_unit|D~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N30
fiftyfivenm_lcell_comb \dividend_unit|D~41 (
// Equation(s):
// \dividend_unit|D~41_combout  = (\dividend_unit|always0~0_combout  & ((\Dbus[15]~input_o  & (!\Dbus[4]~input_o )) # (!\Dbus[15]~input_o  & ((\dividend_unit|D~40_combout ))))) # (!\dividend_unit|always0~0_combout  & (((\dividend_unit|D~40_combout ))))

	.dataa(\Dbus[4]~input_o ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\Dbus[15]~input_o ),
	.datad(\dividend_unit|D~40_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~41_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~41 .lut_mask = 16'h7F40;
defparam \dividend_unit|D~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N31
dffeas \dividend_unit|D[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[20] .is_wysiwyg = "true";
defparam \dividend_unit|D[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N10
fiftyfivenm_lcell_comb \dividend_unit|Add1~10 (
// Equation(s):
// \dividend_unit|Add1~10_combout  = (\dividend_unit|D [21] & (!\dividend_unit|Add1~9 )) # (!\dividend_unit|D [21] & ((\dividend_unit|Add1~9 ) # (GND)))
// \dividend_unit|Add1~11  = CARRY((!\dividend_unit|Add1~9 ) # (!\dividend_unit|D [21]))

	.dataa(gnd),
	.datab(\dividend_unit|D [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~9 ),
	.combout(\dividend_unit|Add1~10_combout ),
	.cout(\dividend_unit|Add1~11 ));
// synopsys translate_off
defparam \dividend_unit|Add1~10 .lut_mask = 16'h3C3F;
defparam \dividend_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N11
dffeas \divisor_unit|curr_divisor[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[5]~26_combout ),
	.asdata(\Dbus[5]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[5] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N26
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[5]~10 (
// Equation(s):
// \sc_unit|curr_remainder[5]~10_combout  = (\divisor_unit|curr_divisor [5] & ((\dividend_unit|D [21] & (!\sc_unit|curr_remainder[4]~9 )) # (!\dividend_unit|D [21] & ((\sc_unit|curr_remainder[4]~9 ) # (GND))))) # (!\divisor_unit|curr_divisor [5] & 
// ((\dividend_unit|D [21] & (\sc_unit|curr_remainder[4]~9  & VCC)) # (!\dividend_unit|D [21] & (!\sc_unit|curr_remainder[4]~9 ))))
// \sc_unit|curr_remainder[5]~11  = CARRY((\divisor_unit|curr_divisor [5] & ((!\sc_unit|curr_remainder[4]~9 ) # (!\dividend_unit|D [21]))) # (!\divisor_unit|curr_divisor [5] & (!\dividend_unit|D [21] & !\sc_unit|curr_remainder[4]~9 )))

	.dataa(\divisor_unit|curr_divisor [5]),
	.datab(\dividend_unit|D [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[4]~9 ),
	.combout(\sc_unit|curr_remainder[5]~10_combout ),
	.cout(\sc_unit|curr_remainder[5]~11 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[5]~10 .lut_mask = 16'h692B;
defparam \sc_unit|curr_remainder[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N6
fiftyfivenm_lcell_comb \dividend_unit|D~42 (
// Equation(s):
// \dividend_unit|D~42_combout  = (\dividend_unit|D[30]~18_combout  & (((\dividend_unit|D[30]~17_combout )))) # (!\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D[30]~17_combout  & (\dividend_unit|D [20])) # (!\dividend_unit|D[30]~17_combout  & 
// ((\sc_unit|curr_remainder[5]~10_combout )))))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\dividend_unit|D [20]),
	.datac(\sc_unit|curr_remainder[5]~10_combout ),
	.datad(\dividend_unit|D[30]~17_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~42_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~42 .lut_mask = 16'hEE50;
defparam \dividend_unit|D~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N8
fiftyfivenm_lcell_comb \dividend_unit|D~43 (
// Equation(s):
// \dividend_unit|D~43_combout  = (\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D~42_combout  & ((\Dbus[5]~input_o ))) # (!\dividend_unit|D~42_combout  & (\dividend_unit|Add1~10_combout )))) # (!\dividend_unit|D[30]~18_combout  & 
// (((\dividend_unit|D~42_combout ))))

	.dataa(\dividend_unit|Add1~10_combout ),
	.datab(\Dbus[5]~input_o ),
	.datac(\dividend_unit|D[30]~18_combout ),
	.datad(\dividend_unit|D~42_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~43_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~43 .lut_mask = 16'hCFA0;
defparam \dividend_unit|D~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N0
fiftyfivenm_lcell_comb \dividend_unit|D~44 (
// Equation(s):
// \dividend_unit|D~44_combout  = (\dividend_unit|always0~0_combout  & ((\Dbus[15]~input_o  & ((!\Dbus[5]~input_o ))) # (!\Dbus[15]~input_o  & (\dividend_unit|D~43_combout )))) # (!\dividend_unit|always0~0_combout  & (((\dividend_unit|D~43_combout ))))

	.dataa(\dividend_unit|always0~0_combout ),
	.datab(\Dbus[15]~input_o ),
	.datac(\dividend_unit|D~43_combout ),
	.datad(\Dbus[5]~input_o ),
	.cin(gnd),
	.combout(\dividend_unit|D~44_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~44 .lut_mask = 16'h70F8;
defparam \dividend_unit|D~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N1
dffeas \dividend_unit|D[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~44_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[21] .is_wysiwyg = "true";
defparam \dividend_unit|D[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N28
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[6]~12 (
// Equation(s):
// \sc_unit|curr_remainder[6]~12_combout  = ((\divisor_unit|curr_divisor [6] $ (\dividend_unit|D [22] $ (\sc_unit|curr_remainder[5]~11 )))) # (GND)
// \sc_unit|curr_remainder[6]~13  = CARRY((\divisor_unit|curr_divisor [6] & (\dividend_unit|D [22] & !\sc_unit|curr_remainder[5]~11 )) # (!\divisor_unit|curr_divisor [6] & ((\dividend_unit|D [22]) # (!\sc_unit|curr_remainder[5]~11 ))))

	.dataa(\divisor_unit|curr_divisor [6]),
	.datab(\dividend_unit|D [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[5]~11 ),
	.combout(\sc_unit|curr_remainder[6]~12_combout ),
	.cout(\sc_unit|curr_remainder[6]~13 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[6]~12 .lut_mask = 16'h964D;
defparam \sc_unit|curr_remainder[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N12
fiftyfivenm_lcell_comb \dividend_unit|Add1~12 (
// Equation(s):
// \dividend_unit|Add1~12_combout  = (\dividend_unit|D [22] & (\dividend_unit|Add1~11  $ (GND))) # (!\dividend_unit|D [22] & (!\dividend_unit|Add1~11  & VCC))
// \dividend_unit|Add1~13  = CARRY((\dividend_unit|D [22] & !\dividend_unit|Add1~11 ))

	.dataa(\dividend_unit|D [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~11 ),
	.combout(\dividend_unit|Add1~12_combout ),
	.cout(\dividend_unit|Add1~13 ));
// synopsys translate_off
defparam \dividend_unit|Add1~12 .lut_mask = 16'hA50A;
defparam \dividend_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N12
fiftyfivenm_lcell_comb \dividend_unit|D~45 (
// Equation(s):
// \dividend_unit|D~45_combout  = (\dividend_unit|D[30]~18_combout  & (((\dividend_unit|D[30]~17_combout ) # (\dividend_unit|Add1~12_combout )))) # (!\dividend_unit|D[30]~18_combout  & (\sc_unit|curr_remainder[6]~12_combout  & 
// (!\dividend_unit|D[30]~17_combout )))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\sc_unit|curr_remainder[6]~12_combout ),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\dividend_unit|Add1~12_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~45_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~45 .lut_mask = 16'hAEA4;
defparam \dividend_unit|D~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N2
fiftyfivenm_lcell_comb \dividend_unit|D~46 (
// Equation(s):
// \dividend_unit|D~46_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D~45_combout  & (\Dbus[6]~input_o )) # (!\dividend_unit|D~45_combout  & ((\dividend_unit|D [21]))))) # (!\dividend_unit|D[30]~17_combout  & (((\dividend_unit|D~45_combout 
// ))))

	.dataa(\Dbus[6]~input_o ),
	.datab(\dividend_unit|D [21]),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\dividend_unit|D~45_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~46_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~46 .lut_mask = 16'hAFC0;
defparam \dividend_unit|D~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N10
fiftyfivenm_lcell_comb \dividend_unit|D~47 (
// Equation(s):
// \dividend_unit|D~47_combout  = (\Dbus[15]~input_o  & ((\dividend_unit|always0~0_combout  & (!\Dbus[6]~input_o )) # (!\dividend_unit|always0~0_combout  & ((\dividend_unit|D~46_combout ))))) # (!\Dbus[15]~input_o  & (((\dividend_unit|D~46_combout ))))

	.dataa(\Dbus[15]~input_o ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\Dbus[6]~input_o ),
	.datad(\dividend_unit|D~46_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~47_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~47 .lut_mask = 16'h7F08;
defparam \dividend_unit|D~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N11
dffeas \dividend_unit|D[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[22] .is_wysiwyg = "true";
defparam \dividend_unit|D[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N30
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[7]~14 (
// Equation(s):
// \sc_unit|curr_remainder[7]~14_combout  = (\divisor_unit|curr_divisor [7] & ((\dividend_unit|D [23] & (!\sc_unit|curr_remainder[6]~13 )) # (!\dividend_unit|D [23] & ((\sc_unit|curr_remainder[6]~13 ) # (GND))))) # (!\divisor_unit|curr_divisor [7] & 
// ((\dividend_unit|D [23] & (\sc_unit|curr_remainder[6]~13  & VCC)) # (!\dividend_unit|D [23] & (!\sc_unit|curr_remainder[6]~13 ))))
// \sc_unit|curr_remainder[7]~15  = CARRY((\divisor_unit|curr_divisor [7] & ((!\sc_unit|curr_remainder[6]~13 ) # (!\dividend_unit|D [23]))) # (!\divisor_unit|curr_divisor [7] & (!\dividend_unit|D [23] & !\sc_unit|curr_remainder[6]~13 )))

	.dataa(\divisor_unit|curr_divisor [7]),
	.datab(\dividend_unit|D [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[6]~13 ),
	.combout(\sc_unit|curr_remainder[7]~14_combout ),
	.cout(\sc_unit|curr_remainder[7]~15 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[7]~14 .lut_mask = 16'h692B;
defparam \sc_unit|curr_remainder[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N4
fiftyfivenm_lcell_comb \dividend_unit|D~48 (
// Equation(s):
// \dividend_unit|D~48_combout  = (\dividend_unit|D[30]~18_combout  & (\dividend_unit|D[30]~17_combout )) # (!\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D [22]))) # (!\dividend_unit|D[30]~17_combout  & 
// (\sc_unit|curr_remainder[7]~14_combout ))))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\dividend_unit|D[30]~17_combout ),
	.datac(\sc_unit|curr_remainder[7]~14_combout ),
	.datad(\dividend_unit|D [22]),
	.cin(gnd),
	.combout(\dividend_unit|D~48_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~48 .lut_mask = 16'hDC98;
defparam \dividend_unit|D~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N14
fiftyfivenm_lcell_comb \dividend_unit|Add1~14 (
// Equation(s):
// \dividend_unit|Add1~14_combout  = (\dividend_unit|D [23] & (!\dividend_unit|Add1~13 )) # (!\dividend_unit|D [23] & ((\dividend_unit|Add1~13 ) # (GND)))
// \dividend_unit|Add1~15  = CARRY((!\dividend_unit|Add1~13 ) # (!\dividend_unit|D [23]))

	.dataa(gnd),
	.datab(\dividend_unit|D [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~13 ),
	.combout(\dividend_unit|Add1~14_combout ),
	.cout(\dividend_unit|Add1~15 ));
// synopsys translate_off
defparam \dividend_unit|Add1~14 .lut_mask = 16'h3C3F;
defparam \dividend_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N14
fiftyfivenm_lcell_comb \dividend_unit|D~49 (
// Equation(s):
// \dividend_unit|D~49_combout  = (\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D~48_combout  & (\Dbus[7]~input_o )) # (!\dividend_unit|D~48_combout  & ((\dividend_unit|Add1~14_combout ))))) # (!\dividend_unit|D[30]~18_combout  & 
// (((\dividend_unit|D~48_combout ))))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\Dbus[7]~input_o ),
	.datac(\dividend_unit|D~48_combout ),
	.datad(\dividend_unit|Add1~14_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~49_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~49 .lut_mask = 16'hDAD0;
defparam \dividend_unit|D~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N0
fiftyfivenm_lcell_comb \dividend_unit|D~50 (
// Equation(s):
// \dividend_unit|D~50_combout  = (\Dbus[15]~input_o  & ((\dividend_unit|always0~0_combout  & ((!\Dbus[7]~input_o ))) # (!\dividend_unit|always0~0_combout  & (\dividend_unit|D~49_combout )))) # (!\Dbus[15]~input_o  & (((\dividend_unit|D~49_combout ))))

	.dataa(\Dbus[15]~input_o ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\dividend_unit|D~49_combout ),
	.datad(\Dbus[7]~input_o ),
	.cin(gnd),
	.combout(\dividend_unit|D~50_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~50 .lut_mask = 16'h70F8;
defparam \dividend_unit|D~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N1
dffeas \dividend_unit|D[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~50_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[23] .is_wysiwyg = "true";
defparam \dividend_unit|D[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N16
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[8]~32 (
// Equation(s):
// \divisor_unit|curr_divisor[8]~32_combout  = (\Dbus[8]~input_o  & (!\divisor_unit|curr_divisor[7]~31  & VCC)) # (!\Dbus[8]~input_o  & (\divisor_unit|curr_divisor[7]~31  $ (GND)))
// \divisor_unit|curr_divisor[8]~33  = CARRY((!\Dbus[8]~input_o  & !\divisor_unit|curr_divisor[7]~31 ))

	.dataa(\Dbus[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[7]~31 ),
	.combout(\divisor_unit|curr_divisor[8]~32_combout ),
	.cout(\divisor_unit|curr_divisor[8]~33 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[8]~32 .lut_mask = 16'h5A05;
defparam \divisor_unit|curr_divisor[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N17
dffeas \divisor_unit|curr_divisor[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[8]~32_combout ),
	.asdata(\Dbus[8]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[8] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N0
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[8]~16 (
// Equation(s):
// \sc_unit|curr_remainder[8]~16_combout  = ((\divisor_unit|curr_divisor [8] $ (\dividend_unit|D [24] $ (\sc_unit|curr_remainder[7]~15 )))) # (GND)
// \sc_unit|curr_remainder[8]~17  = CARRY((\divisor_unit|curr_divisor [8] & (\dividend_unit|D [24] & !\sc_unit|curr_remainder[7]~15 )) # (!\divisor_unit|curr_divisor [8] & ((\dividend_unit|D [24]) # (!\sc_unit|curr_remainder[7]~15 ))))

	.dataa(\divisor_unit|curr_divisor [8]),
	.datab(\dividend_unit|D [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[7]~15 ),
	.combout(\sc_unit|curr_remainder[8]~16_combout ),
	.cout(\sc_unit|curr_remainder[8]~17 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[8]~16 .lut_mask = 16'h964D;
defparam \sc_unit|curr_remainder[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N16
fiftyfivenm_lcell_comb \dividend_unit|Add1~16 (
// Equation(s):
// \dividend_unit|Add1~16_combout  = (\dividend_unit|D [24] & (\dividend_unit|Add1~15  $ (GND))) # (!\dividend_unit|D [24] & (!\dividend_unit|Add1~15  & VCC))
// \dividend_unit|Add1~17  = CARRY((\dividend_unit|D [24] & !\dividend_unit|Add1~15 ))

	.dataa(gnd),
	.datab(\dividend_unit|D [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~15 ),
	.combout(\dividend_unit|Add1~16_combout ),
	.cout(\dividend_unit|Add1~17 ));
// synopsys translate_off
defparam \dividend_unit|Add1~16 .lut_mask = 16'hC30C;
defparam \dividend_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N30
fiftyfivenm_lcell_comb \dividend_unit|D~51 (
// Equation(s):
// \dividend_unit|D~51_combout  = (\dividend_unit|D[30]~17_combout  & (((\dividend_unit|D[30]~18_combout )))) # (!\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D[30]~18_combout  & ((\dividend_unit|Add1~16_combout ))) # (!\dividend_unit|D[30]~18_combout 
//  & (\sc_unit|curr_remainder[8]~16_combout ))))

	.dataa(\dividend_unit|D[30]~17_combout ),
	.datab(\sc_unit|curr_remainder[8]~16_combout ),
	.datac(\dividend_unit|D[30]~18_combout ),
	.datad(\dividend_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~51_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~51 .lut_mask = 16'hF4A4;
defparam \dividend_unit|D~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N28
fiftyfivenm_lcell_comb \dividend_unit|D~52 (
// Equation(s):
// \dividend_unit|D~52_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D~51_combout  & ((\Dbus[8]~input_o ))) # (!\dividend_unit|D~51_combout  & (\dividend_unit|D [23])))) # (!\dividend_unit|D[30]~17_combout  & (((\dividend_unit|D~51_combout 
// ))))

	.dataa(\dividend_unit|D[30]~17_combout ),
	.datab(\dividend_unit|D [23]),
	.datac(\dividend_unit|D~51_combout ),
	.datad(\Dbus[8]~input_o ),
	.cin(gnd),
	.combout(\dividend_unit|D~52_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~52 .lut_mask = 16'hF858;
defparam \dividend_unit|D~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N22
fiftyfivenm_lcell_comb \dividend_unit|D~53 (
// Equation(s):
// \dividend_unit|D~53_combout  = (\Dbus[15]~input_o  & ((\dividend_unit|always0~0_combout  & (!\Dbus[8]~input_o )) # (!\dividend_unit|always0~0_combout  & ((\dividend_unit|D~52_combout ))))) # (!\Dbus[15]~input_o  & (((\dividend_unit|D~52_combout ))))

	.dataa(\Dbus[8]~input_o ),
	.datab(\Dbus[15]~input_o ),
	.datac(\dividend_unit|always0~0_combout ),
	.datad(\dividend_unit|D~52_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~53_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~53 .lut_mask = 16'h7F40;
defparam \dividend_unit|D~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y34_N23
dffeas \dividend_unit|D[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[24] .is_wysiwyg = "true";
defparam \dividend_unit|D[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N18
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[9]~34 (
// Equation(s):
// \divisor_unit|curr_divisor[9]~34_combout  = (\Dbus[9]~input_o  & ((\divisor_unit|curr_divisor[8]~33 ) # (GND))) # (!\Dbus[9]~input_o  & (!\divisor_unit|curr_divisor[8]~33 ))
// \divisor_unit|curr_divisor[9]~35  = CARRY((\Dbus[9]~input_o ) # (!\divisor_unit|curr_divisor[8]~33 ))

	.dataa(\Dbus[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[8]~33 ),
	.combout(\divisor_unit|curr_divisor[9]~34_combout ),
	.cout(\divisor_unit|curr_divisor[9]~35 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[9]~34 .lut_mask = 16'hA5AF;
defparam \divisor_unit|curr_divisor[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N19
dffeas \divisor_unit|curr_divisor[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[9]~34_combout ),
	.asdata(\Dbus[9]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[9] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N2
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[9]~18 (
// Equation(s):
// \sc_unit|curr_remainder[9]~18_combout  = (\divisor_unit|curr_divisor [9] & ((\dividend_unit|D [25] & (!\sc_unit|curr_remainder[8]~17 )) # (!\dividend_unit|D [25] & ((\sc_unit|curr_remainder[8]~17 ) # (GND))))) # (!\divisor_unit|curr_divisor [9] & 
// ((\dividend_unit|D [25] & (\sc_unit|curr_remainder[8]~17  & VCC)) # (!\dividend_unit|D [25] & (!\sc_unit|curr_remainder[8]~17 ))))
// \sc_unit|curr_remainder[9]~19  = CARRY((\divisor_unit|curr_divisor [9] & ((!\sc_unit|curr_remainder[8]~17 ) # (!\dividend_unit|D [25]))) # (!\divisor_unit|curr_divisor [9] & (!\dividend_unit|D [25] & !\sc_unit|curr_remainder[8]~17 )))

	.dataa(\divisor_unit|curr_divisor [9]),
	.datab(\dividend_unit|D [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[8]~17 ),
	.combout(\sc_unit|curr_remainder[9]~18_combout ),
	.cout(\sc_unit|curr_remainder[9]~19 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[9]~18 .lut_mask = 16'h692B;
defparam \sc_unit|curr_remainder[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N26
fiftyfivenm_lcell_comb \dividend_unit|D~54 (
// Equation(s):
// \dividend_unit|D~54_combout  = (\dividend_unit|D[30]~18_combout  & (((\dividend_unit|D[30]~17_combout )))) # (!\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D[30]~17_combout  & (\dividend_unit|D [24])) # (!\dividend_unit|D[30]~17_combout  & 
// ((\sc_unit|curr_remainder[9]~18_combout )))))

	.dataa(\dividend_unit|D [24]),
	.datab(\dividend_unit|D[30]~18_combout ),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\sc_unit|curr_remainder[9]~18_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~54_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~54 .lut_mask = 16'hE3E0;
defparam \dividend_unit|D~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N18
fiftyfivenm_lcell_comb \dividend_unit|Add1~18 (
// Equation(s):
// \dividend_unit|Add1~18_combout  = (\dividend_unit|D [25] & (!\dividend_unit|Add1~17 )) # (!\dividend_unit|D [25] & ((\dividend_unit|Add1~17 ) # (GND)))
// \dividend_unit|Add1~19  = CARRY((!\dividend_unit|Add1~17 ) # (!\dividend_unit|D [25]))

	.dataa(gnd),
	.datab(\dividend_unit|D [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~17 ),
	.combout(\dividend_unit|Add1~18_combout ),
	.cout(\dividend_unit|Add1~19 ));
// synopsys translate_off
defparam \dividend_unit|Add1~18 .lut_mask = 16'h3C3F;
defparam \dividend_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N10
fiftyfivenm_lcell_comb \dividend_unit|D~55 (
// Equation(s):
// \dividend_unit|D~55_combout  = (\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D~54_combout  & (\Dbus[9]~input_o )) # (!\dividend_unit|D~54_combout  & ((\dividend_unit|Add1~18_combout ))))) # (!\dividend_unit|D[30]~18_combout  & 
// (((\dividend_unit|D~54_combout ))))

	.dataa(\Dbus[9]~input_o ),
	.datab(\dividend_unit|D[30]~18_combout ),
	.datac(\dividend_unit|D~54_combout ),
	.datad(\dividend_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~55_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~55 .lut_mask = 16'hBCB0;
defparam \dividend_unit|D~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N24
fiftyfivenm_lcell_comb \dividend_unit|D~56 (
// Equation(s):
// \dividend_unit|D~56_combout  = (\dividend_unit|always0~0_combout  & ((\Dbus[15]~input_o  & (!\Dbus[9]~input_o )) # (!\Dbus[15]~input_o  & ((\dividend_unit|D~55_combout ))))) # (!\dividend_unit|always0~0_combout  & (((\dividend_unit|D~55_combout ))))

	.dataa(\Dbus[9]~input_o ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\Dbus[15]~input_o ),
	.datad(\dividend_unit|D~55_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~56_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~56 .lut_mask = 16'h7F40;
defparam \dividend_unit|D~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N25
dffeas \dividend_unit|D[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~56_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[25] .is_wysiwyg = "true";
defparam \dividend_unit|D[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N20
fiftyfivenm_lcell_comb \dividend_unit|Add1~20 (
// Equation(s):
// \dividend_unit|Add1~20_combout  = (\dividend_unit|D [26] & (\dividend_unit|Add1~19  $ (GND))) # (!\dividend_unit|D [26] & (!\dividend_unit|Add1~19  & VCC))
// \dividend_unit|Add1~21  = CARRY((\dividend_unit|D [26] & !\dividend_unit|Add1~19 ))

	.dataa(\dividend_unit|D [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~19 ),
	.combout(\dividend_unit|Add1~20_combout ),
	.cout(\dividend_unit|Add1~21 ));
// synopsys translate_off
defparam \dividend_unit|Add1~20 .lut_mask = 16'hA50A;
defparam \dividend_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N20
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[10]~36 (
// Equation(s):
// \divisor_unit|curr_divisor[10]~36_combout  = (\Dbus[10]~input_o  & (!\divisor_unit|curr_divisor[9]~35  & VCC)) # (!\Dbus[10]~input_o  & (\divisor_unit|curr_divisor[9]~35  $ (GND)))
// \divisor_unit|curr_divisor[10]~37  = CARRY((!\Dbus[10]~input_o  & !\divisor_unit|curr_divisor[9]~35 ))

	.dataa(gnd),
	.datab(\Dbus[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[9]~35 ),
	.combout(\divisor_unit|curr_divisor[10]~36_combout ),
	.cout(\divisor_unit|curr_divisor[10]~37 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[10]~36 .lut_mask = 16'h3C03;
defparam \divisor_unit|curr_divisor[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N21
dffeas \divisor_unit|curr_divisor[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[10]~36_combout ),
	.asdata(\Dbus[10]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[10] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N4
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[10]~20 (
// Equation(s):
// \sc_unit|curr_remainder[10]~20_combout  = ((\dividend_unit|D [26] $ (\divisor_unit|curr_divisor [10] $ (\sc_unit|curr_remainder[9]~19 )))) # (GND)
// \sc_unit|curr_remainder[10]~21  = CARRY((\dividend_unit|D [26] & ((!\sc_unit|curr_remainder[9]~19 ) # (!\divisor_unit|curr_divisor [10]))) # (!\dividend_unit|D [26] & (!\divisor_unit|curr_divisor [10] & !\sc_unit|curr_remainder[9]~19 )))

	.dataa(\dividend_unit|D [26]),
	.datab(\divisor_unit|curr_divisor [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[9]~19 ),
	.combout(\sc_unit|curr_remainder[10]~20_combout ),
	.cout(\sc_unit|curr_remainder[10]~21 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[10]~20 .lut_mask = 16'h962B;
defparam \sc_unit|curr_remainder[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N0
fiftyfivenm_lcell_comb \dividend_unit|D~57 (
// Equation(s):
// \dividend_unit|D~57_combout  = (\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D[30]~17_combout ) # ((\dividend_unit|Add1~20_combout )))) # (!\dividend_unit|D[30]~18_combout  & (!\dividend_unit|D[30]~17_combout  & 
// ((\sc_unit|curr_remainder[10]~20_combout ))))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\dividend_unit|D[30]~17_combout ),
	.datac(\dividend_unit|Add1~20_combout ),
	.datad(\sc_unit|curr_remainder[10]~20_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~57_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~57 .lut_mask = 16'hB9A8;
defparam \dividend_unit|D~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N18
fiftyfivenm_lcell_comb \dividend_unit|D~58 (
// Equation(s):
// \dividend_unit|D~58_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D~57_combout  & ((\Dbus[10]~input_o ))) # (!\dividend_unit|D~57_combout  & (\dividend_unit|D [25])))) # (!\dividend_unit|D[30]~17_combout  & (((\dividend_unit|D~57_combout 
// ))))

	.dataa(\dividend_unit|D [25]),
	.datab(\Dbus[10]~input_o ),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\dividend_unit|D~57_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~58_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~58 .lut_mask = 16'hCFA0;
defparam \dividend_unit|D~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N22
fiftyfivenm_lcell_comb \dividend_unit|D~59 (
// Equation(s):
// \dividend_unit|D~59_combout  = (\dividend_unit|always0~0_combout  & ((\Dbus[15]~input_o  & (!\Dbus[10]~input_o )) # (!\Dbus[15]~input_o  & ((\dividend_unit|D~58_combout ))))) # (!\dividend_unit|always0~0_combout  & (((\dividend_unit|D~58_combout ))))

	.dataa(\Dbus[10]~input_o ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\Dbus[15]~input_o ),
	.datad(\dividend_unit|D~58_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~59_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~59 .lut_mask = 16'h7F40;
defparam \dividend_unit|D~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y35_N23
dffeas \dividend_unit|D[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[26] .is_wysiwyg = "true";
defparam \dividend_unit|D[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N22
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[11]~38 (
// Equation(s):
// \divisor_unit|curr_divisor[11]~38_combout  = (\Dbus[11]~input_o  & ((\divisor_unit|curr_divisor[10]~37 ) # (GND))) # (!\Dbus[11]~input_o  & (!\divisor_unit|curr_divisor[10]~37 ))
// \divisor_unit|curr_divisor[11]~39  = CARRY((\Dbus[11]~input_o ) # (!\divisor_unit|curr_divisor[10]~37 ))

	.dataa(gnd),
	.datab(\Dbus[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[10]~37 ),
	.combout(\divisor_unit|curr_divisor[11]~38_combout ),
	.cout(\divisor_unit|curr_divisor[11]~39 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[11]~38 .lut_mask = 16'hC3CF;
defparam \divisor_unit|curr_divisor[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N23
dffeas \divisor_unit|curr_divisor[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[11]~38_combout ),
	.asdata(\Dbus[11]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[11] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N6
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[11]~22 (
// Equation(s):
// \sc_unit|curr_remainder[11]~22_combout  = (\dividend_unit|D [27] & ((\divisor_unit|curr_divisor [11] & (!\sc_unit|curr_remainder[10]~21 )) # (!\divisor_unit|curr_divisor [11] & (\sc_unit|curr_remainder[10]~21  & VCC)))) # (!\dividend_unit|D [27] & 
// ((\divisor_unit|curr_divisor [11] & ((\sc_unit|curr_remainder[10]~21 ) # (GND))) # (!\divisor_unit|curr_divisor [11] & (!\sc_unit|curr_remainder[10]~21 ))))
// \sc_unit|curr_remainder[11]~23  = CARRY((\dividend_unit|D [27] & (\divisor_unit|curr_divisor [11] & !\sc_unit|curr_remainder[10]~21 )) # (!\dividend_unit|D [27] & ((\divisor_unit|curr_divisor [11]) # (!\sc_unit|curr_remainder[10]~21 ))))

	.dataa(\dividend_unit|D [27]),
	.datab(\divisor_unit|curr_divisor [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[10]~21 ),
	.combout(\sc_unit|curr_remainder[11]~22_combout ),
	.cout(\sc_unit|curr_remainder[11]~23 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[11]~22 .lut_mask = 16'h694D;
defparam \sc_unit|curr_remainder[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N26
fiftyfivenm_lcell_comb \dividend_unit|D~60 (
// Equation(s):
// \dividend_unit|D~60_combout  = (\dividend_unit|D[30]~18_combout  & (((\dividend_unit|D[30]~17_combout )))) # (!\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D[30]~17_combout  & (\dividend_unit|D [26])) # (!\dividend_unit|D[30]~17_combout  & 
// ((\sc_unit|curr_remainder[11]~22_combout )))))

	.dataa(\dividend_unit|D [26]),
	.datab(\dividend_unit|D[30]~18_combout ),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\sc_unit|curr_remainder[11]~22_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~60_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~60 .lut_mask = 16'hE3E0;
defparam \dividend_unit|D~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N22
fiftyfivenm_lcell_comb \dividend_unit|Add1~22 (
// Equation(s):
// \dividend_unit|Add1~22_combout  = (\dividend_unit|D [27] & (!\dividend_unit|Add1~21 )) # (!\dividend_unit|D [27] & ((\dividend_unit|Add1~21 ) # (GND)))
// \dividend_unit|Add1~23  = CARRY((!\dividend_unit|Add1~21 ) # (!\dividend_unit|D [27]))

	.dataa(\dividend_unit|D [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~21 ),
	.combout(\dividend_unit|Add1~22_combout ),
	.cout(\dividend_unit|Add1~23 ));
// synopsys translate_off
defparam \dividend_unit|Add1~22 .lut_mask = 16'h5A5F;
defparam \dividend_unit|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N12
fiftyfivenm_lcell_comb \dividend_unit|D~61 (
// Equation(s):
// \dividend_unit|D~61_combout  = (\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D~60_combout  & (\Dbus[11]~input_o )) # (!\dividend_unit|D~60_combout  & ((\dividend_unit|Add1~22_combout ))))) # (!\dividend_unit|D[30]~18_combout  & 
// (((\dividend_unit|D~60_combout ))))

	.dataa(\dividend_unit|D[30]~18_combout ),
	.datab(\Dbus[11]~input_o ),
	.datac(\dividend_unit|D~60_combout ),
	.datad(\dividend_unit|Add1~22_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~61_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~61 .lut_mask = 16'hDAD0;
defparam \dividend_unit|D~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N6
fiftyfivenm_lcell_comb \dividend_unit|D~62 (
// Equation(s):
// \dividend_unit|D~62_combout  = (\Dbus[15]~input_o  & ((\dividend_unit|always0~0_combout  & (!\Dbus[11]~input_o )) # (!\dividend_unit|always0~0_combout  & ((\dividend_unit|D~61_combout ))))) # (!\Dbus[15]~input_o  & (((\dividend_unit|D~61_combout ))))

	.dataa(\Dbus[11]~input_o ),
	.datab(\Dbus[15]~input_o ),
	.datac(\dividend_unit|always0~0_combout ),
	.datad(\dividend_unit|D~61_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~62_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~62 .lut_mask = 16'h7F40;
defparam \dividend_unit|D~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N7
dffeas \dividend_unit|D[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~62_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[27] .is_wysiwyg = "true";
defparam \dividend_unit|D[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N24
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[12]~40 (
// Equation(s):
// \divisor_unit|curr_divisor[12]~40_combout  = (\Dbus[12]~input_o  & (!\divisor_unit|curr_divisor[11]~39  & VCC)) # (!\Dbus[12]~input_o  & (\divisor_unit|curr_divisor[11]~39  $ (GND)))
// \divisor_unit|curr_divisor[12]~41  = CARRY((!\Dbus[12]~input_o  & !\divisor_unit|curr_divisor[11]~39 ))

	.dataa(gnd),
	.datab(\Dbus[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[11]~39 ),
	.combout(\divisor_unit|curr_divisor[12]~40_combout ),
	.cout(\divisor_unit|curr_divisor[12]~41 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[12]~40 .lut_mask = 16'h3C03;
defparam \divisor_unit|curr_divisor[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N25
dffeas \divisor_unit|curr_divisor[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[12]~40_combout ),
	.asdata(\Dbus[12]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[12] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N8
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[12]~24 (
// Equation(s):
// \sc_unit|curr_remainder[12]~24_combout  = ((\dividend_unit|D [28] $ (\divisor_unit|curr_divisor [12] $ (\sc_unit|curr_remainder[11]~23 )))) # (GND)
// \sc_unit|curr_remainder[12]~25  = CARRY((\dividend_unit|D [28] & ((!\sc_unit|curr_remainder[11]~23 ) # (!\divisor_unit|curr_divisor [12]))) # (!\dividend_unit|D [28] & (!\divisor_unit|curr_divisor [12] & !\sc_unit|curr_remainder[11]~23 )))

	.dataa(\dividend_unit|D [28]),
	.datab(\divisor_unit|curr_divisor [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[11]~23 ),
	.combout(\sc_unit|curr_remainder[12]~24_combout ),
	.cout(\sc_unit|curr_remainder[12]~25 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[12]~24 .lut_mask = 16'h962B;
defparam \sc_unit|curr_remainder[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N24
fiftyfivenm_lcell_comb \dividend_unit|Add1~24 (
// Equation(s):
// \dividend_unit|Add1~24_combout  = (\dividend_unit|D [28] & (\dividend_unit|Add1~23  $ (GND))) # (!\dividend_unit|D [28] & (!\dividend_unit|Add1~23  & VCC))
// \dividend_unit|Add1~25  = CARRY((\dividend_unit|D [28] & !\dividend_unit|Add1~23 ))

	.dataa(gnd),
	.datab(\dividend_unit|D [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~23 ),
	.combout(\dividend_unit|Add1~24_combout ),
	.cout(\dividend_unit|Add1~25 ));
// synopsys translate_off
defparam \dividend_unit|Add1~24 .lut_mask = 16'hC30C;
defparam \dividend_unit|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N2
fiftyfivenm_lcell_comb \dividend_unit|D~63 (
// Equation(s):
// \dividend_unit|D~63_combout  = (\dividend_unit|D[30]~17_combout  & (\dividend_unit|D[30]~18_combout )) # (!\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D[30]~18_combout  & ((\dividend_unit|Add1~24_combout ))) # (!\dividend_unit|D[30]~18_combout  & 
// (\sc_unit|curr_remainder[12]~24_combout ))))

	.dataa(\dividend_unit|D[30]~17_combout ),
	.datab(\dividend_unit|D[30]~18_combout ),
	.datac(\sc_unit|curr_remainder[12]~24_combout ),
	.datad(\dividend_unit|Add1~24_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~63_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~63 .lut_mask = 16'hDC98;
defparam \dividend_unit|D~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N16
fiftyfivenm_lcell_comb \dividend_unit|D~64 (
// Equation(s):
// \dividend_unit|D~64_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D~63_combout  & ((\Dbus[12]~input_o ))) # (!\dividend_unit|D~63_combout  & (\dividend_unit|D [27])))) # (!\dividend_unit|D[30]~17_combout  & (((\dividend_unit|D~63_combout 
// ))))

	.dataa(\dividend_unit|D [27]),
	.datab(\Dbus[12]~input_o ),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\dividend_unit|D~63_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~64_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~64 .lut_mask = 16'hCFA0;
defparam \dividend_unit|D~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N24
fiftyfivenm_lcell_comb \dividend_unit|D~65 (
// Equation(s):
// \dividend_unit|D~65_combout  = (\Dbus[15]~input_o  & ((\dividend_unit|always0~0_combout  & (!\Dbus[12]~input_o )) # (!\dividend_unit|always0~0_combout  & ((\dividend_unit|D~64_combout ))))) # (!\Dbus[15]~input_o  & (((\dividend_unit|D~64_combout ))))

	.dataa(\Dbus[12]~input_o ),
	.datab(\Dbus[15]~input_o ),
	.datac(\dividend_unit|always0~0_combout ),
	.datad(\dividend_unit|D~64_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~65_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~65 .lut_mask = 16'h7F40;
defparam \dividend_unit|D~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N25
dffeas \dividend_unit|D[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[28] .is_wysiwyg = "true";
defparam \dividend_unit|D[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N26
fiftyfivenm_lcell_comb \dividend_unit|Add1~26 (
// Equation(s):
// \dividend_unit|Add1~26_combout  = (\dividend_unit|D [29] & (!\dividend_unit|Add1~25 )) # (!\dividend_unit|D [29] & ((\dividend_unit|Add1~25 ) # (GND)))
// \dividend_unit|Add1~27  = CARRY((!\dividend_unit|Add1~25 ) # (!\dividend_unit|D [29]))

	.dataa(gnd),
	.datab(\dividend_unit|D [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~25 ),
	.combout(\dividend_unit|Add1~26_combout ),
	.cout(\dividend_unit|Add1~27 ));
// synopsys translate_off
defparam \dividend_unit|Add1~26 .lut_mask = 16'h3C3F;
defparam \dividend_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N26
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[13]~42 (
// Equation(s):
// \divisor_unit|curr_divisor[13]~42_combout  = (\Dbus[13]~input_o  & ((\divisor_unit|curr_divisor[12]~41 ) # (GND))) # (!\Dbus[13]~input_o  & (!\divisor_unit|curr_divisor[12]~41 ))
// \divisor_unit|curr_divisor[13]~43  = CARRY((\Dbus[13]~input_o ) # (!\divisor_unit|curr_divisor[12]~41 ))

	.dataa(gnd),
	.datab(\Dbus[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[12]~41 ),
	.combout(\divisor_unit|curr_divisor[13]~42_combout ),
	.cout(\divisor_unit|curr_divisor[13]~43 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[13]~42 .lut_mask = 16'hC3CF;
defparam \divisor_unit|curr_divisor[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N27
dffeas \divisor_unit|curr_divisor[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[13]~42_combout ),
	.asdata(\Dbus[13]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[13] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N10
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[13]~26 (
// Equation(s):
// \sc_unit|curr_remainder[13]~26_combout  = (\divisor_unit|curr_divisor [13] & ((\dividend_unit|D [29] & (!\sc_unit|curr_remainder[12]~25 )) # (!\dividend_unit|D [29] & ((\sc_unit|curr_remainder[12]~25 ) # (GND))))) # (!\divisor_unit|curr_divisor [13] & 
// ((\dividend_unit|D [29] & (\sc_unit|curr_remainder[12]~25  & VCC)) # (!\dividend_unit|D [29] & (!\sc_unit|curr_remainder[12]~25 ))))
// \sc_unit|curr_remainder[13]~27  = CARRY((\divisor_unit|curr_divisor [13] & ((!\sc_unit|curr_remainder[12]~25 ) # (!\dividend_unit|D [29]))) # (!\divisor_unit|curr_divisor [13] & (!\dividend_unit|D [29] & !\sc_unit|curr_remainder[12]~25 )))

	.dataa(\divisor_unit|curr_divisor [13]),
	.datab(\dividend_unit|D [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[12]~25 ),
	.combout(\sc_unit|curr_remainder[13]~26_combout ),
	.cout(\sc_unit|curr_remainder[13]~27 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[13]~26 .lut_mask = 16'h692B;
defparam \sc_unit|curr_remainder[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N18
fiftyfivenm_lcell_comb \dividend_unit|D~66 (
// Equation(s):
// \dividend_unit|D~66_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D [28]) # ((\dividend_unit|D[30]~18_combout )))) # (!\dividend_unit|D[30]~17_combout  & (((!\dividend_unit|D[30]~18_combout  & \sc_unit|curr_remainder[13]~26_combout ))))

	.dataa(\dividend_unit|D[30]~17_combout ),
	.datab(\dividend_unit|D [28]),
	.datac(\dividend_unit|D[30]~18_combout ),
	.datad(\sc_unit|curr_remainder[13]~26_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~66_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~66 .lut_mask = 16'hADA8;
defparam \dividend_unit|D~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N20
fiftyfivenm_lcell_comb \dividend_unit|D~67 (
// Equation(s):
// \dividend_unit|D~67_combout  = (\dividend_unit|D[30]~18_combout  & ((\dividend_unit|D~66_combout  & (\Dbus[13]~input_o )) # (!\dividend_unit|D~66_combout  & ((\dividend_unit|Add1~26_combout ))))) # (!\dividend_unit|D[30]~18_combout  & 
// (((\dividend_unit|D~66_combout ))))

	.dataa(\Dbus[13]~input_o ),
	.datab(\dividend_unit|D[30]~18_combout ),
	.datac(\dividend_unit|Add1~26_combout ),
	.datad(\dividend_unit|D~66_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~67_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~67 .lut_mask = 16'hBBC0;
defparam \dividend_unit|D~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N10
fiftyfivenm_lcell_comb \dividend_unit|D~68 (
// Equation(s):
// \dividend_unit|D~68_combout  = (\Dbus[15]~input_o  & ((\dividend_unit|always0~0_combout  & (!\Dbus[13]~input_o )) # (!\dividend_unit|always0~0_combout  & ((\dividend_unit|D~67_combout ))))) # (!\Dbus[15]~input_o  & (((\dividend_unit|D~67_combout ))))

	.dataa(\Dbus[13]~input_o ),
	.datab(\Dbus[15]~input_o ),
	.datac(\dividend_unit|always0~0_combout ),
	.datad(\dividend_unit|D~67_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~68_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~68 .lut_mask = 16'h7F40;
defparam \dividend_unit|D~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N11
dffeas \dividend_unit|D[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~68_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[29] .is_wysiwyg = "true";
defparam \dividend_unit|D[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N28
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[14]~44 (
// Equation(s):
// \divisor_unit|curr_divisor[14]~44_combout  = (\Dbus[14]~input_o  & (!\divisor_unit|curr_divisor[13]~43  & VCC)) # (!\Dbus[14]~input_o  & (\divisor_unit|curr_divisor[13]~43  $ (GND)))
// \divisor_unit|curr_divisor[14]~45  = CARRY((!\Dbus[14]~input_o  & !\divisor_unit|curr_divisor[13]~43 ))

	.dataa(gnd),
	.datab(\Dbus[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\divisor_unit|curr_divisor[13]~43 ),
	.combout(\divisor_unit|curr_divisor[14]~44_combout ),
	.cout(\divisor_unit|curr_divisor[14]~45 ));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[14]~44 .lut_mask = 16'h3C03;
defparam \divisor_unit|curr_divisor[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y35_N29
dffeas \divisor_unit|curr_divisor[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[14]~44_combout ),
	.asdata(\Dbus[14]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[14] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N12
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[14]~28 (
// Equation(s):
// \sc_unit|curr_remainder[14]~28_combout  = ((\divisor_unit|curr_divisor [14] $ (\dividend_unit|D [30] $ (\sc_unit|curr_remainder[13]~27 )))) # (GND)
// \sc_unit|curr_remainder[14]~29  = CARRY((\divisor_unit|curr_divisor [14] & (\dividend_unit|D [30] & !\sc_unit|curr_remainder[13]~27 )) # (!\divisor_unit|curr_divisor [14] & ((\dividend_unit|D [30]) # (!\sc_unit|curr_remainder[13]~27 ))))

	.dataa(\divisor_unit|curr_divisor [14]),
	.datab(\dividend_unit|D [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[13]~27 ),
	.combout(\sc_unit|curr_remainder[14]~28_combout ),
	.cout(\sc_unit|curr_remainder[14]~29 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[14]~28 .lut_mask = 16'h964D;
defparam \sc_unit|curr_remainder[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N28
fiftyfivenm_lcell_comb \dividend_unit|Add1~28 (
// Equation(s):
// \dividend_unit|Add1~28_combout  = (\dividend_unit|D [30] & (\dividend_unit|Add1~27  $ (GND))) # (!\dividend_unit|D [30] & (!\dividend_unit|Add1~27  & VCC))
// \dividend_unit|Add1~29  = CARRY((\dividend_unit|D [30] & !\dividend_unit|Add1~27 ))

	.dataa(gnd),
	.datab(\dividend_unit|D [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dividend_unit|Add1~27 ),
	.combout(\dividend_unit|Add1~28_combout ),
	.cout(\dividend_unit|Add1~29 ));
// synopsys translate_off
defparam \dividend_unit|Add1~28 .lut_mask = 16'hC30C;
defparam \dividend_unit|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N20
fiftyfivenm_lcell_comb \dividend_unit|D~69 (
// Equation(s):
// \dividend_unit|D~69_combout  = (\dividend_unit|D[30]~18_combout  & (((\dividend_unit|D[30]~17_combout ) # (\dividend_unit|Add1~28_combout )))) # (!\dividend_unit|D[30]~18_combout  & (\sc_unit|curr_remainder[14]~28_combout  & 
// (!\dividend_unit|D[30]~17_combout )))

	.dataa(\sc_unit|curr_remainder[14]~28_combout ),
	.datab(\dividend_unit|D[30]~18_combout ),
	.datac(\dividend_unit|D[30]~17_combout ),
	.datad(\dividend_unit|Add1~28_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~69_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~69 .lut_mask = 16'hCEC2;
defparam \dividend_unit|D~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N18
fiftyfivenm_lcell_comb \dividend_unit|D~70 (
// Equation(s):
// \dividend_unit|D~70_combout  = (\dividend_unit|D[30]~17_combout  & ((\dividend_unit|D~69_combout  & ((\Dbus[14]~input_o ))) # (!\dividend_unit|D~69_combout  & (\dividend_unit|D [29])))) # (!\dividend_unit|D[30]~17_combout  & (((\dividend_unit|D~69_combout 
// ))))

	.dataa(\dividend_unit|D[30]~17_combout ),
	.datab(\dividend_unit|D [29]),
	.datac(\Dbus[14]~input_o ),
	.datad(\dividend_unit|D~69_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~70_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~70 .lut_mask = 16'hF588;
defparam \dividend_unit|D~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N24
fiftyfivenm_lcell_comb \dividend_unit|D~71 (
// Equation(s):
// \dividend_unit|D~71_combout  = (\dividend_unit|always0~0_combout  & ((\Dbus[15]~input_o  & (!\Dbus[14]~input_o )) # (!\Dbus[15]~input_o  & ((\dividend_unit|D~70_combout ))))) # (!\dividend_unit|always0~0_combout  & (((\dividend_unit|D~70_combout ))))

	.dataa(\dividend_unit|always0~0_combout ),
	.datab(\Dbus[15]~input_o ),
	.datac(\Dbus[14]~input_o ),
	.datad(\dividend_unit|D~70_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~71_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~71 .lut_mask = 16'h7F08;
defparam \dividend_unit|D~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y34_N25
dffeas \dividend_unit|D[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_unit|D[30]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[30] .is_wysiwyg = "true";
defparam \dividend_unit|D[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N12
fiftyfivenm_lcell_comb \dividend_unit|D~73 (
// Equation(s):
// \dividend_unit|D~73_combout  = (\controller|curr_state.shift~q  & (\dividend_unit|D [30])) # (!\controller|curr_state.shift~q  & ((\dividend_unit|D [31])))

	.dataa(\dividend_unit|D [30]),
	.datab(gnd),
	.datac(\controller|curr_state.shift~q ),
	.datad(\dividend_unit|D [31]),
	.cin(gnd),
	.combout(\dividend_unit|D~73_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~73 .lut_mask = 16'hAFA0;
defparam \dividend_unit|D~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N30
fiftyfivenm_lcell_comb \divisor_unit|curr_divisor[15]~46 (
// Equation(s):
// \divisor_unit|curr_divisor[15]~46_combout  = \divisor_unit|curr_divisor[14]~45  $ (!\Dbus[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Dbus[15]~input_o ),
	.cin(\divisor_unit|curr_divisor[14]~45 ),
	.combout(\divisor_unit|curr_divisor[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_unit|curr_divisor[15]~46 .lut_mask = 16'hF00F;
defparam \divisor_unit|curr_divisor[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N28
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y35_N31
dffeas \divisor_unit|curr_divisor[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|curr_divisor[15]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Dbus[15]~input_o ),
	.ena(\dividend_unit|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|curr_divisor [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|curr_divisor[15] .is_wysiwyg = "true";
defparam \divisor_unit|curr_divisor[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N14
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[15]~30 (
// Equation(s):
// \sc_unit|curr_remainder[15]~30_combout  = (\divisor_unit|curr_divisor [15] & ((\dividend_unit|D [31] & (!\sc_unit|curr_remainder[14]~29 )) # (!\dividend_unit|D [31] & ((\sc_unit|curr_remainder[14]~29 ) # (GND))))) # (!\divisor_unit|curr_divisor [15] & 
// ((\dividend_unit|D [31] & (\sc_unit|curr_remainder[14]~29  & VCC)) # (!\dividend_unit|D [31] & (!\sc_unit|curr_remainder[14]~29 ))))
// \sc_unit|curr_remainder[15]~31  = CARRY((\divisor_unit|curr_divisor [15] & ((!\sc_unit|curr_remainder[14]~29 ) # (!\dividend_unit|D [31]))) # (!\divisor_unit|curr_divisor [15] & (!\dividend_unit|D [31] & !\sc_unit|curr_remainder[14]~29 )))

	.dataa(\divisor_unit|curr_divisor [15]),
	.datab(\dividend_unit|D [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|curr_remainder[14]~29 ),
	.combout(\sc_unit|curr_remainder[15]~30_combout ),
	.cout(\sc_unit|curr_remainder[15]~31 ));
// synopsys translate_off
defparam \sc_unit|curr_remainder[15]~30 .lut_mask = 16'h692B;
defparam \sc_unit|curr_remainder[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N30
fiftyfivenm_lcell_comb \dividend_unit|D~74 (
// Equation(s):
// \dividend_unit|D~74_combout  = (\controller|curr_state.shift~q  & (\dividend_unit|D~73_combout )) # (!\controller|curr_state.shift~q  & ((\controller|curr_state.update~q  & ((\sc_unit|curr_remainder[15]~30_combout ))) # (!\controller|curr_state.update~q  
// & (\dividend_unit|D~73_combout ))))

	.dataa(\dividend_unit|D~73_combout ),
	.datab(\controller|curr_state.shift~q ),
	.datac(\sc_unit|curr_remainder[15]~30_combout ),
	.datad(\controller|curr_state.update~q ),
	.cin(gnd),
	.combout(\dividend_unit|D~74_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~74 .lut_mask = 16'hB8AA;
defparam \dividend_unit|D~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N30
fiftyfivenm_lcell_comb \dividend_unit|Add1~30 (
// Equation(s):
// \dividend_unit|Add1~30_combout  = \dividend_unit|D [31] $ (\dividend_unit|Add1~29 )

	.dataa(gnd),
	.datab(\dividend_unit|D [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\dividend_unit|Add1~29 ),
	.combout(\dividend_unit|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|Add1~30 .lut_mask = 16'h3C3C;
defparam \dividend_unit|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N10
fiftyfivenm_lcell_comb \dividend_unit|D~72 (
// Equation(s):
// \dividend_unit|D~72_combout  = (!\dividend_unit|D[0]~15_combout  & ((\dividend_unit|D~28_combout  & (\dividend_unit|D [31])) # (!\dividend_unit|D~28_combout  & ((\dividend_unit|Add1~30_combout )))))

	.dataa(\dividend_unit|D~28_combout ),
	.datab(\dividend_unit|D [31]),
	.datac(\dividend_unit|D[0]~15_combout ),
	.datad(\dividend_unit|Add1~30_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~72_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~72 .lut_mask = 16'h0D08;
defparam \dividend_unit|D~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N28
fiftyfivenm_lcell_comb \dividend_unit|D~75 (
// Equation(s):
// \dividend_unit|D~75_combout  = (\dividend_unit|D~72_combout ) # ((\dividend_unit|D~74_combout  & (!\dividend_unit|always0~0_combout  & \dividend_unit|D[0]~15_combout )))

	.dataa(\dividend_unit|D~74_combout ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\dividend_unit|D[0]~15_combout ),
	.datad(\dividend_unit|D~72_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D~75_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D~75 .lut_mask = 16'hFF20;
defparam \dividend_unit|D~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y34_N29
dffeas \dividend_unit|D[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[31] .is_wysiwyg = "true";
defparam \dividend_unit|D[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N8
fiftyfivenm_lcell_comb \dividend_unit|D[32]~76 (
// Equation(s):
// \dividend_unit|D[32]~76_combout  = (\controller|curr_state.load~q  & (\controller|lc [0] $ (\controller|lc [1])))

	.dataa(gnd),
	.datab(\controller|lc [0]),
	.datac(\controller|lc [1]),
	.datad(\controller|curr_state.load~q ),
	.cin(gnd),
	.combout(\dividend_unit|D[32]~76_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[32]~76 .lut_mask = 16'h3C00;
defparam \dividend_unit|D[32]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N16
fiftyfivenm_lcell_comb \sc_unit|curr_remainder[16]~32 (
// Equation(s):
// \sc_unit|curr_remainder[16]~32_combout  = \dividend_unit|D [32] $ (\sc_unit|curr_remainder[15]~31 )

	.dataa(\dividend_unit|D [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sc_unit|curr_remainder[15]~31 ),
	.combout(\sc_unit|curr_remainder[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \sc_unit|curr_remainder[16]~32 .lut_mask = 16'h5A5A;
defparam \sc_unit|curr_remainder[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N24
fiftyfivenm_lcell_comb \dividend_unit|D[32]~77 (
// Equation(s):
// \dividend_unit|D[32]~77_combout  = (\controller|curr_state.update~q  & ((\dividend_unit|D[32]~76_combout  & (\dividend_unit|D [32])) # (!\dividend_unit|D[32]~76_combout  & ((\sc_unit|curr_remainder[16]~32_combout ))))) # (!\controller|curr_state.update~q  
// & (((\dividend_unit|D [32]))))

	.dataa(\controller|curr_state.update~q ),
	.datab(\dividend_unit|D[32]~76_combout ),
	.datac(\dividend_unit|D [32]),
	.datad(\sc_unit|curr_remainder[16]~32_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D[32]~77_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[32]~77 .lut_mask = 16'hF2D0;
defparam \dividend_unit|D[32]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N4
fiftyfivenm_lcell_comb \dividend_unit|D[32]~78 (
// Equation(s):
// \dividend_unit|D[32]~78_combout  = (\controller|curr_state.shift~q  & ((\dividend_unit|D[32]~76_combout  & ((\dividend_unit|D[32]~77_combout ))) # (!\dividend_unit|D[32]~76_combout  & (\dividend_unit|D [31])))) # (!\controller|curr_state.shift~q  & 
// (((\dividend_unit|D[32]~77_combout ))))

	.dataa(\dividend_unit|D [31]),
	.datab(\controller|curr_state.shift~q ),
	.datac(\dividend_unit|D[32]~76_combout ),
	.datad(\dividend_unit|D[32]~77_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D[32]~78_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[32]~78 .lut_mask = 16'hFB08;
defparam \dividend_unit|D[32]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N5
dffeas \dividend_unit|D[32] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[32]~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[32] .is_wysiwyg = "true";
defparam \dividend_unit|D[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N0
fiftyfivenm_lcell_comb \controller|Selector1~2 (
// Equation(s):
// \controller|Selector1~2_combout  = (!\controller|Equal1~1_combout  & ((\controller|curr_state.update~q ) # ((\controller|curr_state.shift_wait~q  & !\dividend_unit|D [32]))))

	.dataa(\controller|curr_state.shift_wait~q ),
	.datab(\controller|Equal1~1_combout ),
	.datac(\dividend_unit|D [32]),
	.datad(\controller|curr_state.update~q ),
	.cin(gnd),
	.combout(\controller|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector1~2 .lut_mask = 16'h3302;
defparam \controller|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N10
fiftyfivenm_lcell_comb \controller|Selector1~1 (
// Equation(s):
// \controller|Selector1~1_combout  = (\controller|lc [0] & (\controller|lc [1] & \controller|curr_state.load~q ))

	.dataa(gnd),
	.datab(\controller|lc [0]),
	.datac(\controller|lc [1]),
	.datad(\controller|curr_state.load~q ),
	.cin(gnd),
	.combout(\controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector1~1 .lut_mask = 16'hC000;
defparam \controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N0
fiftyfivenm_lcell_comb \sc_unit|LessThan0~1 (
// Equation(s):
// \sc_unit|LessThan0~1_cout  = CARRY((\divisor_unit|curr_divisor [0] & !\dividend_unit|D [16]))

	.dataa(\divisor_unit|curr_divisor [0]),
	.datab(\dividend_unit|D [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sc_unit|LessThan0~1_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~1 .lut_mask = 16'h0022;
defparam \sc_unit|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N2
fiftyfivenm_lcell_comb \sc_unit|LessThan0~3 (
// Equation(s):
// \sc_unit|LessThan0~3_cout  = CARRY((\dividend_unit|D [17] & ((!\sc_unit|LessThan0~1_cout ) # (!\divisor_unit|curr_divisor [1]))) # (!\dividend_unit|D [17] & (!\divisor_unit|curr_divisor [1] & !\sc_unit|LessThan0~1_cout )))

	.dataa(\dividend_unit|D [17]),
	.datab(\divisor_unit|curr_divisor [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~1_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~3_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~3 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N4
fiftyfivenm_lcell_comb \sc_unit|LessThan0~5 (
// Equation(s):
// \sc_unit|LessThan0~5_cout  = CARRY((\divisor_unit|curr_divisor [2] & ((!\sc_unit|LessThan0~3_cout ) # (!\dividend_unit|D [18]))) # (!\divisor_unit|curr_divisor [2] & (!\dividend_unit|D [18] & !\sc_unit|LessThan0~3_cout )))

	.dataa(\divisor_unit|curr_divisor [2]),
	.datab(\dividend_unit|D [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~3_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~5_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~5 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N6
fiftyfivenm_lcell_comb \sc_unit|LessThan0~7 (
// Equation(s):
// \sc_unit|LessThan0~7_cout  = CARRY((\dividend_unit|D [19] & ((!\sc_unit|LessThan0~5_cout ) # (!\divisor_unit|curr_divisor [3]))) # (!\dividend_unit|D [19] & (!\divisor_unit|curr_divisor [3] & !\sc_unit|LessThan0~5_cout )))

	.dataa(\dividend_unit|D [19]),
	.datab(\divisor_unit|curr_divisor [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~5_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~7_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~7 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N8
fiftyfivenm_lcell_comb \sc_unit|LessThan0~9 (
// Equation(s):
// \sc_unit|LessThan0~9_cout  = CARRY((\divisor_unit|curr_divisor [4] & ((!\sc_unit|LessThan0~7_cout ) # (!\dividend_unit|D [20]))) # (!\divisor_unit|curr_divisor [4] & (!\dividend_unit|D [20] & !\sc_unit|LessThan0~7_cout )))

	.dataa(\divisor_unit|curr_divisor [4]),
	.datab(\dividend_unit|D [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~7_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~9_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~9 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N10
fiftyfivenm_lcell_comb \sc_unit|LessThan0~11 (
// Equation(s):
// \sc_unit|LessThan0~11_cout  = CARRY((\divisor_unit|curr_divisor [5] & (\dividend_unit|D [21] & !\sc_unit|LessThan0~9_cout )) # (!\divisor_unit|curr_divisor [5] & ((\dividend_unit|D [21]) # (!\sc_unit|LessThan0~9_cout ))))

	.dataa(\divisor_unit|curr_divisor [5]),
	.datab(\dividend_unit|D [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~9_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~11_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~11 .lut_mask = 16'h004D;
defparam \sc_unit|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N12
fiftyfivenm_lcell_comb \sc_unit|LessThan0~13 (
// Equation(s):
// \sc_unit|LessThan0~13_cout  = CARRY((\divisor_unit|curr_divisor [6] & ((!\sc_unit|LessThan0~11_cout ) # (!\dividend_unit|D [22]))) # (!\divisor_unit|curr_divisor [6] & (!\dividend_unit|D [22] & !\sc_unit|LessThan0~11_cout )))

	.dataa(\divisor_unit|curr_divisor [6]),
	.datab(\dividend_unit|D [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~11_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~13_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~13 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N14
fiftyfivenm_lcell_comb \sc_unit|LessThan0~15 (
// Equation(s):
// \sc_unit|LessThan0~15_cout  = CARRY((\dividend_unit|D [23] & ((!\sc_unit|LessThan0~13_cout ) # (!\divisor_unit|curr_divisor [7]))) # (!\dividend_unit|D [23] & (!\divisor_unit|curr_divisor [7] & !\sc_unit|LessThan0~13_cout )))

	.dataa(\dividend_unit|D [23]),
	.datab(\divisor_unit|curr_divisor [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~13_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~15_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~15 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N16
fiftyfivenm_lcell_comb \sc_unit|LessThan0~17 (
// Equation(s):
// \sc_unit|LessThan0~17_cout  = CARRY((\dividend_unit|D [24] & (\divisor_unit|curr_divisor [8] & !\sc_unit|LessThan0~15_cout )) # (!\dividend_unit|D [24] & ((\divisor_unit|curr_divisor [8]) # (!\sc_unit|LessThan0~15_cout ))))

	.dataa(\dividend_unit|D [24]),
	.datab(\divisor_unit|curr_divisor [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~15_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~17_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~17 .lut_mask = 16'h004D;
defparam \sc_unit|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N18
fiftyfivenm_lcell_comb \sc_unit|LessThan0~19 (
// Equation(s):
// \sc_unit|LessThan0~19_cout  = CARRY((\dividend_unit|D [25] & ((!\sc_unit|LessThan0~17_cout ) # (!\divisor_unit|curr_divisor [9]))) # (!\dividend_unit|D [25] & (!\divisor_unit|curr_divisor [9] & !\sc_unit|LessThan0~17_cout )))

	.dataa(\dividend_unit|D [25]),
	.datab(\divisor_unit|curr_divisor [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~17_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~19_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~19 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N20
fiftyfivenm_lcell_comb \sc_unit|LessThan0~21 (
// Equation(s):
// \sc_unit|LessThan0~21_cout  = CARRY((\divisor_unit|curr_divisor [10] & ((!\sc_unit|LessThan0~19_cout ) # (!\dividend_unit|D [26]))) # (!\divisor_unit|curr_divisor [10] & (!\dividend_unit|D [26] & !\sc_unit|LessThan0~19_cout )))

	.dataa(\divisor_unit|curr_divisor [10]),
	.datab(\dividend_unit|D [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~19_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~21_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~21 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N22
fiftyfivenm_lcell_comb \sc_unit|LessThan0~23 (
// Equation(s):
// \sc_unit|LessThan0~23_cout  = CARRY((\divisor_unit|curr_divisor [11] & (\dividend_unit|D [27] & !\sc_unit|LessThan0~21_cout )) # (!\divisor_unit|curr_divisor [11] & ((\dividend_unit|D [27]) # (!\sc_unit|LessThan0~21_cout ))))

	.dataa(\divisor_unit|curr_divisor [11]),
	.datab(\dividend_unit|D [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~21_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~23_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~23 .lut_mask = 16'h004D;
defparam \sc_unit|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N24
fiftyfivenm_lcell_comb \sc_unit|LessThan0~25 (
// Equation(s):
// \sc_unit|LessThan0~25_cout  = CARRY((\divisor_unit|curr_divisor [12] & ((!\sc_unit|LessThan0~23_cout ) # (!\dividend_unit|D [28]))) # (!\divisor_unit|curr_divisor [12] & (!\dividend_unit|D [28] & !\sc_unit|LessThan0~23_cout )))

	.dataa(\divisor_unit|curr_divisor [12]),
	.datab(\dividend_unit|D [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~23_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~25_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~25 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N26
fiftyfivenm_lcell_comb \sc_unit|LessThan0~27 (
// Equation(s):
// \sc_unit|LessThan0~27_cout  = CARRY((\divisor_unit|curr_divisor [13] & (\dividend_unit|D [29] & !\sc_unit|LessThan0~25_cout )) # (!\divisor_unit|curr_divisor [13] & ((\dividend_unit|D [29]) # (!\sc_unit|LessThan0~25_cout ))))

	.dataa(\divisor_unit|curr_divisor [13]),
	.datab(\dividend_unit|D [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~25_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~27_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~27 .lut_mask = 16'h004D;
defparam \sc_unit|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N28
fiftyfivenm_lcell_comb \sc_unit|LessThan0~29 (
// Equation(s):
// \sc_unit|LessThan0~29_cout  = CARRY((\divisor_unit|curr_divisor [14] & ((!\sc_unit|LessThan0~27_cout ) # (!\dividend_unit|D [30]))) # (!\divisor_unit|curr_divisor [14] & (!\dividend_unit|D [30] & !\sc_unit|LessThan0~27_cout )))

	.dataa(\divisor_unit|curr_divisor [14]),
	.datab(\dividend_unit|D [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc_unit|LessThan0~27_cout ),
	.combout(),
	.cout(\sc_unit|LessThan0~29_cout ));
// synopsys translate_off
defparam \sc_unit|LessThan0~29 .lut_mask = 16'h002B;
defparam \sc_unit|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N30
fiftyfivenm_lcell_comb \sc_unit|LessThan0~30 (
// Equation(s):
// \sc_unit|LessThan0~30_combout  = (\dividend_unit|D [31] & (\sc_unit|LessThan0~29_cout  & \divisor_unit|curr_divisor [15])) # (!\dividend_unit|D [31] & ((\sc_unit|LessThan0~29_cout ) # (\divisor_unit|curr_divisor [15])))

	.dataa(gnd),
	.datab(\dividend_unit|D [31]),
	.datac(gnd),
	.datad(\divisor_unit|curr_divisor [15]),
	.cin(\sc_unit|LessThan0~29_cout ),
	.combout(\sc_unit|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \sc_unit|LessThan0~30 .lut_mask = 16'hF330;
defparam \sc_unit|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N26
fiftyfivenm_lcell_comb \controller|Selector1~3 (
// Equation(s):
// \controller|Selector1~3_combout  = (\controller|Selector1~1_combout ) # ((\controller|Selector1~2_combout  & ((\controller|curr_state.update~q ) # (\sc_unit|LessThan0~30_combout ))))

	.dataa(\controller|Selector1~2_combout ),
	.datab(\controller|curr_state.update~q ),
	.datac(\controller|Selector1~1_combout ),
	.datad(\sc_unit|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\controller|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector1~3 .lut_mask = 16'hFAF8;
defparam \controller|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N7
dffeas \controller|curr_state.shift (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|Selector1~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|curr_state.shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|curr_state.shift .is_wysiwyg = "true";
defparam \controller|curr_state.shift .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N29
dffeas \controller|curr_state.shift_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|curr_state.shift~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|curr_state.shift_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|curr_state.shift_wait .is_wysiwyg = "true";
defparam \controller|curr_state.shift_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N18
fiftyfivenm_lcell_comb \controller|next_state.update~0 (
// Equation(s):
// \controller|next_state.update~0_combout  = (\controller|curr_state.shift_wait~q  & ((\dividend_unit|D [32]) # (!\sc_unit|LessThan0~30_combout )))

	.dataa(\controller|curr_state.shift_wait~q ),
	.datab(gnd),
	.datac(\dividend_unit|D [32]),
	.datad(\sc_unit|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\controller|next_state.update~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|next_state.update~0 .lut_mask = 16'hA0AA;
defparam \controller|next_state.update~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N19
dffeas \controller|curr_state.update (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|next_state.update~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|curr_state.update~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|curr_state.update .is_wysiwyg = "true";
defparam \controller|curr_state.update .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N24
fiftyfivenm_lcell_comb \dividend_unit|D[0]~79 (
// Equation(s):
// \dividend_unit|D[0]~79_combout  = (\dividend_unit|always0~0_combout  & (\dividend_unit|D [0])) # (!\dividend_unit|always0~0_combout  & (!\controller|curr_state.shift~q  & ((\dividend_unit|D [0]) # (\controller|curr_state.update~q ))))

	.dataa(\dividend_unit|D [0]),
	.datab(\controller|curr_state.update~q ),
	.datac(\controller|curr_state.shift~q ),
	.datad(\dividend_unit|always0~0_combout ),
	.cin(gnd),
	.combout(\dividend_unit|D[0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[0]~79 .lut_mask = 16'hAA0E;
defparam \dividend_unit|D[0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N26
fiftyfivenm_lcell_comb \dividend_unit|D[0]~80 (
// Equation(s):
// \dividend_unit|D[0]~80_combout  = (\dividend_unit|D[0]~15_combout  & (\dividend_unit|D[0]~79_combout )) # (!\dividend_unit|D[0]~15_combout  & ((\Dbus[0]~input_o ) # ((\dividend_unit|D[0]~79_combout  & \dividend_unit|always0~0_combout ))))

	.dataa(\dividend_unit|D[0]~79_combout ),
	.datab(\dividend_unit|always0~0_combout ),
	.datac(\dividend_unit|D[0]~15_combout ),
	.datad(\Dbus[0]~input_o ),
	.cin(gnd),
	.combout(\dividend_unit|D[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_unit|D[0]~80 .lut_mask = 16'hAFA8;
defparam \dividend_unit|D[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y34_N27
dffeas \dividend_unit|D[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dividend_unit|D[0]~80_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dividend_unit|D [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dividend_unit|D[0] .is_wysiwyg = "true";
defparam \dividend_unit|D[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N14
fiftyfivenm_lcell_comb \divisor_unit|divisor_sign~0 (
// Equation(s):
// \divisor_unit|divisor_sign~0_combout  = (\rst~input_o  & (((\divisor_unit|divisor_sign~q )))) # (!\rst~input_o  & ((\dividend_unit|Equal0~0_combout  & (\Dbus[15]~input_o )) # (!\dividend_unit|Equal0~0_combout  & ((\divisor_unit|divisor_sign~q )))))

	.dataa(\Dbus[15]~input_o ),
	.datab(\rst~input_o ),
	.datac(\divisor_unit|divisor_sign~q ),
	.datad(\dividend_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\divisor_unit|divisor_sign~0_combout ),
	.cout());
// synopsys translate_off
defparam \divisor_unit|divisor_sign~0 .lut_mask = 16'hE2F0;
defparam \divisor_unit|divisor_sign~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y34_N15
dffeas \divisor_unit|divisor_sign (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\divisor_unit|divisor_sign~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor_unit|divisor_sign~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor_unit|divisor_sign .is_wysiwyg = "true";
defparam \divisor_unit|divisor_sign .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N4
fiftyfivenm_lcell_comb \out_unit|Add0~0 (
// Equation(s):
// \out_unit|Add0~0_combout  = \dividend_unit|D [0] $ (\divisor_unit|divisor_sign~q  $ (\dividend_unit|dividend_sign~q ))

	.dataa(\dividend_unit|D [0]),
	.datab(gnd),
	.datac(\divisor_unit|divisor_sign~q ),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\out_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_unit|Add0~0 .lut_mask = 16'hA55A;
defparam \out_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N18
fiftyfivenm_lcell_comb \out_unit|Mux8~0 (
// Equation(s):
// \out_unit|Mux8~0_combout  = \divisor_unit|divisor_sign~q  $ (\dividend_unit|dividend_sign~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divisor_unit|divisor_sign~q ),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\out_unit|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_unit|Mux8~0 .lut_mask = 16'h0FF0;
defparam \out_unit|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N0
fiftyfivenm_lcell_comb \out_unit|Add0~1 (
// Equation(s):
// \out_unit|Add0~1_combout  = (\out_unit|Add0~0_combout  & (\out_unit|Mux8~0_combout  $ (VCC))) # (!\out_unit|Add0~0_combout  & (\out_unit|Mux8~0_combout  & VCC))
// \out_unit|Add0~2  = CARRY((\out_unit|Add0~0_combout  & \out_unit|Mux8~0_combout ))

	.dataa(\out_unit|Add0~0_combout ),
	.datab(\out_unit|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\out_unit|Add0~1_combout ),
	.cout(\out_unit|Add0~2 ));
// synopsys translate_off
defparam \out_unit|Add0~1 .lut_mask = 16'h6688;
defparam \out_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N2
fiftyfivenm_lcell_comb \out_unit|Add0~3 (
// Equation(s):
// \out_unit|Add0~3_combout  = (\out_unit|Add0~2  & (\dividend_unit|D [1] $ ((!\out_unit|Mux8~0_combout )))) # (!\out_unit|Add0~2  & ((\dividend_unit|D [1] $ (\out_unit|Mux8~0_combout )) # (GND)))
// \out_unit|Add0~4  = CARRY((\dividend_unit|D [1] $ (!\out_unit|Mux8~0_combout )) # (!\out_unit|Add0~2 ))

	.dataa(\dividend_unit|D [1]),
	.datab(\out_unit|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~2 ),
	.combout(\out_unit|Add0~3_combout ),
	.cout(\out_unit|Add0~4 ));
// synopsys translate_off
defparam \out_unit|Add0~3 .lut_mask = 16'h969F;
defparam \out_unit|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N4
fiftyfivenm_lcell_comb \out_unit|Add0~5 (
// Equation(s):
// \out_unit|Add0~5_combout  = (\out_unit|Add0~4  & ((\out_unit|Mux8~0_combout  $ (\dividend_unit|D [2])))) # (!\out_unit|Add0~4  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [2] $ (VCC))))
// \out_unit|Add0~6  = CARRY((!\out_unit|Add0~4  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [2]))))

	.dataa(\out_unit|Mux8~0_combout ),
	.datab(\dividend_unit|D [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~4 ),
	.combout(\out_unit|Add0~5_combout ),
	.cout(\out_unit|Add0~6 ));
// synopsys translate_off
defparam \out_unit|Add0~5 .lut_mask = 16'h6906;
defparam \out_unit|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N6
fiftyfivenm_lcell_comb \out_unit|Add0~7 (
// Equation(s):
// \out_unit|Add0~7_combout  = (\out_unit|Add0~6  & (\dividend_unit|D [3] $ ((!\out_unit|Mux8~0_combout )))) # (!\out_unit|Add0~6  & ((\dividend_unit|D [3] $ (\out_unit|Mux8~0_combout )) # (GND)))
// \out_unit|Add0~8  = CARRY((\dividend_unit|D [3] $ (!\out_unit|Mux8~0_combout )) # (!\out_unit|Add0~6 ))

	.dataa(\dividend_unit|D [3]),
	.datab(\out_unit|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~6 ),
	.combout(\out_unit|Add0~7_combout ),
	.cout(\out_unit|Add0~8 ));
// synopsys translate_off
defparam \out_unit|Add0~7 .lut_mask = 16'h969F;
defparam \out_unit|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N8
fiftyfivenm_lcell_comb \out_unit|Add0~9 (
// Equation(s):
// \out_unit|Add0~9_combout  = (\out_unit|Add0~8  & ((\out_unit|Mux8~0_combout  $ (\dividend_unit|D [4])))) # (!\out_unit|Add0~8  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [4] $ (VCC))))
// \out_unit|Add0~10  = CARRY((!\out_unit|Add0~8  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [4]))))

	.dataa(\out_unit|Mux8~0_combout ),
	.datab(\dividend_unit|D [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~8 ),
	.combout(\out_unit|Add0~9_combout ),
	.cout(\out_unit|Add0~10 ));
// synopsys translate_off
defparam \out_unit|Add0~9 .lut_mask = 16'h6906;
defparam \out_unit|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N10
fiftyfivenm_lcell_comb \out_unit|Add0~11 (
// Equation(s):
// \out_unit|Add0~11_combout  = (\out_unit|Add0~10  & (\out_unit|Mux8~0_combout  $ ((!\dividend_unit|D [5])))) # (!\out_unit|Add0~10  & ((\out_unit|Mux8~0_combout  $ (\dividend_unit|D [5])) # (GND)))
// \out_unit|Add0~12  = CARRY((\out_unit|Mux8~0_combout  $ (!\dividend_unit|D [5])) # (!\out_unit|Add0~10 ))

	.dataa(\out_unit|Mux8~0_combout ),
	.datab(\dividend_unit|D [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~10 ),
	.combout(\out_unit|Add0~11_combout ),
	.cout(\out_unit|Add0~12 ));
// synopsys translate_off
defparam \out_unit|Add0~11 .lut_mask = 16'h969F;
defparam \out_unit|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N12
fiftyfivenm_lcell_comb \out_unit|Add0~13 (
// Equation(s):
// \out_unit|Add0~13_combout  = (\out_unit|Add0~12  & ((\out_unit|Mux8~0_combout  $ (\dividend_unit|D [6])))) # (!\out_unit|Add0~12  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [6] $ (VCC))))
// \out_unit|Add0~14  = CARRY((!\out_unit|Add0~12  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [6]))))

	.dataa(\out_unit|Mux8~0_combout ),
	.datab(\dividend_unit|D [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~12 ),
	.combout(\out_unit|Add0~13_combout ),
	.cout(\out_unit|Add0~14 ));
// synopsys translate_off
defparam \out_unit|Add0~13 .lut_mask = 16'h6906;
defparam \out_unit|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N14
fiftyfivenm_lcell_comb \out_unit|Add0~15 (
// Equation(s):
// \out_unit|Add0~15_combout  = (\out_unit|Add0~14  & (\dividend_unit|D [7] $ ((!\out_unit|Mux8~0_combout )))) # (!\out_unit|Add0~14  & ((\dividend_unit|D [7] $ (\out_unit|Mux8~0_combout )) # (GND)))
// \out_unit|Add0~16  = CARRY((\dividend_unit|D [7] $ (!\out_unit|Mux8~0_combout )) # (!\out_unit|Add0~14 ))

	.dataa(\dividend_unit|D [7]),
	.datab(\out_unit|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~14 ),
	.combout(\out_unit|Add0~15_combout ),
	.cout(\out_unit|Add0~16 ));
// synopsys translate_off
defparam \out_unit|Add0~15 .lut_mask = 16'h969F;
defparam \out_unit|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N16
fiftyfivenm_lcell_comb \out_unit|Add0~17 (
// Equation(s):
// \out_unit|Add0~17_combout  = (\out_unit|Add0~16  & ((\out_unit|Mux8~0_combout  $ (\dividend_unit|D [8])))) # (!\out_unit|Add0~16  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [8] $ (VCC))))
// \out_unit|Add0~18  = CARRY((!\out_unit|Add0~16  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [8]))))

	.dataa(\out_unit|Mux8~0_combout ),
	.datab(\dividend_unit|D [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~16 ),
	.combout(\out_unit|Add0~17_combout ),
	.cout(\out_unit|Add0~18 ));
// synopsys translate_off
defparam \out_unit|Add0~17 .lut_mask = 16'h6906;
defparam \out_unit|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N18
fiftyfivenm_lcell_comb \out_unit|Add0~19 (
// Equation(s):
// \out_unit|Add0~19_combout  = (\out_unit|Add0~18  & (\out_unit|Mux8~0_combout  $ ((!\dividend_unit|D [9])))) # (!\out_unit|Add0~18  & ((\out_unit|Mux8~0_combout  $ (\dividend_unit|D [9])) # (GND)))
// \out_unit|Add0~20  = CARRY((\out_unit|Mux8~0_combout  $ (!\dividend_unit|D [9])) # (!\out_unit|Add0~18 ))

	.dataa(\out_unit|Mux8~0_combout ),
	.datab(\dividend_unit|D [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~18 ),
	.combout(\out_unit|Add0~19_combout ),
	.cout(\out_unit|Add0~20 ));
// synopsys translate_off
defparam \out_unit|Add0~19 .lut_mask = 16'h969F;
defparam \out_unit|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N20
fiftyfivenm_lcell_comb \out_unit|Add0~21 (
// Equation(s):
// \out_unit|Add0~21_combout  = (\out_unit|Add0~20  & ((\out_unit|Mux8~0_combout  $ (\dividend_unit|D [10])))) # (!\out_unit|Add0~20  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [10] $ (VCC))))
// \out_unit|Add0~22  = CARRY((!\out_unit|Add0~20  & (\out_unit|Mux8~0_combout  $ (\dividend_unit|D [10]))))

	.dataa(\out_unit|Mux8~0_combout ),
	.datab(\dividend_unit|D [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~20 ),
	.combout(\out_unit|Add0~21_combout ),
	.cout(\out_unit|Add0~22 ));
// synopsys translate_off
defparam \out_unit|Add0~21 .lut_mask = 16'h6906;
defparam \out_unit|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N22
fiftyfivenm_lcell_comb \out_unit|Add0~23 (
// Equation(s):
// \out_unit|Add0~23_combout  = (\out_unit|Add0~22  & (\out_unit|Mux8~0_combout  $ ((!\dividend_unit|D [11])))) # (!\out_unit|Add0~22  & ((\out_unit|Mux8~0_combout  $ (\dividend_unit|D [11])) # (GND)))
// \out_unit|Add0~24  = CARRY((\out_unit|Mux8~0_combout  $ (!\dividend_unit|D [11])) # (!\out_unit|Add0~22 ))

	.dataa(\out_unit|Mux8~0_combout ),
	.datab(\dividend_unit|D [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~22 ),
	.combout(\out_unit|Add0~23_combout ),
	.cout(\out_unit|Add0~24 ));
// synopsys translate_off
defparam \out_unit|Add0~23 .lut_mask = 16'h969F;
defparam \out_unit|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N24
fiftyfivenm_lcell_comb \out_unit|Add0~25 (
// Equation(s):
// \out_unit|Add0~25_combout  = (\out_unit|Add0~24  & ((\dividend_unit|D [12] $ (\out_unit|Mux8~0_combout )))) # (!\out_unit|Add0~24  & (\dividend_unit|D [12] $ (\out_unit|Mux8~0_combout  $ (VCC))))
// \out_unit|Add0~26  = CARRY((!\out_unit|Add0~24  & (\dividend_unit|D [12] $ (\out_unit|Mux8~0_combout ))))

	.dataa(\dividend_unit|D [12]),
	.datab(\out_unit|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~24 ),
	.combout(\out_unit|Add0~25_combout ),
	.cout(\out_unit|Add0~26 ));
// synopsys translate_off
defparam \out_unit|Add0~25 .lut_mask = 16'h6906;
defparam \out_unit|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N26
fiftyfivenm_lcell_comb \out_unit|Add0~27 (
// Equation(s):
// \out_unit|Add0~27_combout  = (\out_unit|Add0~26  & (\dividend_unit|D [13] $ ((!\out_unit|Mux8~0_combout )))) # (!\out_unit|Add0~26  & ((\dividend_unit|D [13] $ (\out_unit|Mux8~0_combout )) # (GND)))
// \out_unit|Add0~28  = CARRY((\dividend_unit|D [13] $ (!\out_unit|Mux8~0_combout )) # (!\out_unit|Add0~26 ))

	.dataa(\dividend_unit|D [13]),
	.datab(\out_unit|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~26 ),
	.combout(\out_unit|Add0~27_combout ),
	.cout(\out_unit|Add0~28 ));
// synopsys translate_off
defparam \out_unit|Add0~27 .lut_mask = 16'h969F;
defparam \out_unit|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N28
fiftyfivenm_lcell_comb \out_unit|Add0~29 (
// Equation(s):
// \out_unit|Add0~29_combout  = (\out_unit|Add0~28  & ((\dividend_unit|D [14] $ (\out_unit|Mux8~0_combout )))) # (!\out_unit|Add0~28  & (\dividend_unit|D [14] $ (\out_unit|Mux8~0_combout  $ (VCC))))
// \out_unit|Add0~30  = CARRY((!\out_unit|Add0~28  & (\dividend_unit|D [14] $ (\out_unit|Mux8~0_combout ))))

	.dataa(\dividend_unit|D [14]),
	.datab(\out_unit|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add0~28 ),
	.combout(\out_unit|Add0~29_combout ),
	.cout(\out_unit|Add0~30 ));
// synopsys translate_off
defparam \out_unit|Add0~29 .lut_mask = 16'h6906;
defparam \out_unit|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N30
fiftyfivenm_lcell_comb \out_unit|Add0~31 (
// Equation(s):
// \out_unit|Add0~31_combout  = \out_unit|Mux8~0_combout  $ (\out_unit|Add0~30  $ (\dividend_unit|D [15]))

	.dataa(gnd),
	.datab(\out_unit|Mux8~0_combout ),
	.datac(gnd),
	.datad(\dividend_unit|D [15]),
	.cin(\out_unit|Add0~30 ),
	.combout(\out_unit|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \out_unit|Add0~31 .lut_mask = 16'hC33C;
defparam \out_unit|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N16
fiftyfivenm_lcell_comb \out_unit|Add1~0 (
// Equation(s):
// \out_unit|Add1~0_combout  = \dividend_unit|D [16] $ (\dividend_unit|dividend_sign~q )

	.dataa(\dividend_unit|D [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dividend_unit|dividend_sign~q ),
	.cin(gnd),
	.combout(\out_unit|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \out_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
fiftyfivenm_lcell_comb \out_unit|Add1~1 (
// Equation(s):
// \out_unit|Add1~1_combout  = (\dividend_unit|dividend_sign~q  & (\out_unit|Add1~0_combout  $ (VCC))) # (!\dividend_unit|dividend_sign~q  & (\out_unit|Add1~0_combout  & VCC))
// \out_unit|Add1~2  = CARRY((\dividend_unit|dividend_sign~q  & \out_unit|Add1~0_combout ))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\out_unit|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\out_unit|Add1~1_combout ),
	.cout(\out_unit|Add1~2 ));
// synopsys translate_off
defparam \out_unit|Add1~1 .lut_mask = 16'h6688;
defparam \out_unit|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
fiftyfivenm_lcell_comb \out_unit|Add1~3 (
// Equation(s):
// \out_unit|Add1~3_combout  = (\out_unit|Add1~2  & (\dividend_unit|dividend_sign~q  $ ((!\dividend_unit|D [17])))) # (!\out_unit|Add1~2  & ((\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [17])) # (GND)))
// \out_unit|Add1~4  = CARRY((\dividend_unit|dividend_sign~q  $ (!\dividend_unit|D [17])) # (!\out_unit|Add1~2 ))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\dividend_unit|D [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~2 ),
	.combout(\out_unit|Add1~3_combout ),
	.cout(\out_unit|Add1~4 ));
// synopsys translate_off
defparam \out_unit|Add1~3 .lut_mask = 16'h969F;
defparam \out_unit|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
fiftyfivenm_lcell_comb \out_unit|Add1~5 (
// Equation(s):
// \out_unit|Add1~5_combout  = (\out_unit|Add1~4  & ((\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [18])))) # (!\out_unit|Add1~4  & (\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [18] $ (VCC))))
// \out_unit|Add1~6  = CARRY((!\out_unit|Add1~4  & (\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [18]))))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\dividend_unit|D [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~4 ),
	.combout(\out_unit|Add1~5_combout ),
	.cout(\out_unit|Add1~6 ));
// synopsys translate_off
defparam \out_unit|Add1~5 .lut_mask = 16'h6906;
defparam \out_unit|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N6
fiftyfivenm_lcell_comb \out_unit|Add1~7 (
// Equation(s):
// \out_unit|Add1~7_combout  = (\out_unit|Add1~6  & (\dividend_unit|D [19] $ ((!\dividend_unit|dividend_sign~q )))) # (!\out_unit|Add1~6  & ((\dividend_unit|D [19] $ (\dividend_unit|dividend_sign~q )) # (GND)))
// \out_unit|Add1~8  = CARRY((\dividend_unit|D [19] $ (!\dividend_unit|dividend_sign~q )) # (!\out_unit|Add1~6 ))

	.dataa(\dividend_unit|D [19]),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~6 ),
	.combout(\out_unit|Add1~7_combout ),
	.cout(\out_unit|Add1~8 ));
// synopsys translate_off
defparam \out_unit|Add1~7 .lut_mask = 16'h969F;
defparam \out_unit|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N8
fiftyfivenm_lcell_comb \out_unit|Add1~9 (
// Equation(s):
// \out_unit|Add1~9_combout  = (\out_unit|Add1~8  & ((\dividend_unit|D [20] $ (\dividend_unit|dividend_sign~q )))) # (!\out_unit|Add1~8  & (\dividend_unit|D [20] $ (\dividend_unit|dividend_sign~q  $ (VCC))))
// \out_unit|Add1~10  = CARRY((!\out_unit|Add1~8  & (\dividend_unit|D [20] $ (\dividend_unit|dividend_sign~q ))))

	.dataa(\dividend_unit|D [20]),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~8 ),
	.combout(\out_unit|Add1~9_combout ),
	.cout(\out_unit|Add1~10 ));
// synopsys translate_off
defparam \out_unit|Add1~9 .lut_mask = 16'h6906;
defparam \out_unit|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
fiftyfivenm_lcell_comb \out_unit|Add1~11 (
// Equation(s):
// \out_unit|Add1~11_combout  = (\out_unit|Add1~10  & (\dividend_unit|D [21] $ ((!\dividend_unit|dividend_sign~q )))) # (!\out_unit|Add1~10  & ((\dividend_unit|D [21] $ (\dividend_unit|dividend_sign~q )) # (GND)))
// \out_unit|Add1~12  = CARRY((\dividend_unit|D [21] $ (!\dividend_unit|dividend_sign~q )) # (!\out_unit|Add1~10 ))

	.dataa(\dividend_unit|D [21]),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~10 ),
	.combout(\out_unit|Add1~11_combout ),
	.cout(\out_unit|Add1~12 ));
// synopsys translate_off
defparam \out_unit|Add1~11 .lut_mask = 16'h969F;
defparam \out_unit|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
fiftyfivenm_lcell_comb \out_unit|Add1~13 (
// Equation(s):
// \out_unit|Add1~13_combout  = (\out_unit|Add1~12  & ((\dividend_unit|D [22] $ (\dividend_unit|dividend_sign~q )))) # (!\out_unit|Add1~12  & (\dividend_unit|D [22] $ (\dividend_unit|dividend_sign~q  $ (VCC))))
// \out_unit|Add1~14  = CARRY((!\out_unit|Add1~12  & (\dividend_unit|D [22] $ (\dividend_unit|dividend_sign~q ))))

	.dataa(\dividend_unit|D [22]),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~12 ),
	.combout(\out_unit|Add1~13_combout ),
	.cout(\out_unit|Add1~14 ));
// synopsys translate_off
defparam \out_unit|Add1~13 .lut_mask = 16'h6906;
defparam \out_unit|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
fiftyfivenm_lcell_comb \out_unit|Add1~15 (
// Equation(s):
// \out_unit|Add1~15_combout  = (\out_unit|Add1~14  & (\dividend_unit|dividend_sign~q  $ ((!\dividend_unit|D [23])))) # (!\out_unit|Add1~14  & ((\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [23])) # (GND)))
// \out_unit|Add1~16  = CARRY((\dividend_unit|dividend_sign~q  $ (!\dividend_unit|D [23])) # (!\out_unit|Add1~14 ))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\dividend_unit|D [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~14 ),
	.combout(\out_unit|Add1~15_combout ),
	.cout(\out_unit|Add1~16 ));
// synopsys translate_off
defparam \out_unit|Add1~15 .lut_mask = 16'h969F;
defparam \out_unit|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
fiftyfivenm_lcell_comb \out_unit|Add1~17 (
// Equation(s):
// \out_unit|Add1~17_combout  = (\out_unit|Add1~16  & ((\dividend_unit|D [24] $ (\dividend_unit|dividend_sign~q )))) # (!\out_unit|Add1~16  & (\dividend_unit|D [24] $ (\dividend_unit|dividend_sign~q  $ (VCC))))
// \out_unit|Add1~18  = CARRY((!\out_unit|Add1~16  & (\dividend_unit|D [24] $ (\dividend_unit|dividend_sign~q ))))

	.dataa(\dividend_unit|D [24]),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~16 ),
	.combout(\out_unit|Add1~17_combout ),
	.cout(\out_unit|Add1~18 ));
// synopsys translate_off
defparam \out_unit|Add1~17 .lut_mask = 16'h6906;
defparam \out_unit|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
fiftyfivenm_lcell_comb \out_unit|Add1~19 (
// Equation(s):
// \out_unit|Add1~19_combout  = (\out_unit|Add1~18  & (\dividend_unit|D [25] $ ((!\dividend_unit|dividend_sign~q )))) # (!\out_unit|Add1~18  & ((\dividend_unit|D [25] $ (\dividend_unit|dividend_sign~q )) # (GND)))
// \out_unit|Add1~20  = CARRY((\dividend_unit|D [25] $ (!\dividend_unit|dividend_sign~q )) # (!\out_unit|Add1~18 ))

	.dataa(\dividend_unit|D [25]),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~18 ),
	.combout(\out_unit|Add1~19_combout ),
	.cout(\out_unit|Add1~20 ));
// synopsys translate_off
defparam \out_unit|Add1~19 .lut_mask = 16'h969F;
defparam \out_unit|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
fiftyfivenm_lcell_comb \out_unit|Add1~21 (
// Equation(s):
// \out_unit|Add1~21_combout  = (\out_unit|Add1~20  & ((\dividend_unit|D [26] $ (\dividend_unit|dividend_sign~q )))) # (!\out_unit|Add1~20  & (\dividend_unit|D [26] $ (\dividend_unit|dividend_sign~q  $ (VCC))))
// \out_unit|Add1~22  = CARRY((!\out_unit|Add1~20  & (\dividend_unit|D [26] $ (\dividend_unit|dividend_sign~q ))))

	.dataa(\dividend_unit|D [26]),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~20 ),
	.combout(\out_unit|Add1~21_combout ),
	.cout(\out_unit|Add1~22 ));
// synopsys translate_off
defparam \out_unit|Add1~21 .lut_mask = 16'h6906;
defparam \out_unit|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N22
fiftyfivenm_lcell_comb \out_unit|Add1~23 (
// Equation(s):
// \out_unit|Add1~23_combout  = (\out_unit|Add1~22  & (\dividend_unit|dividend_sign~q  $ ((!\dividend_unit|D [27])))) # (!\out_unit|Add1~22  & ((\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [27])) # (GND)))
// \out_unit|Add1~24  = CARRY((\dividend_unit|dividend_sign~q  $ (!\dividend_unit|D [27])) # (!\out_unit|Add1~22 ))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\dividend_unit|D [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~22 ),
	.combout(\out_unit|Add1~23_combout ),
	.cout(\out_unit|Add1~24 ));
// synopsys translate_off
defparam \out_unit|Add1~23 .lut_mask = 16'h969F;
defparam \out_unit|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
fiftyfivenm_lcell_comb \out_unit|Add1~25 (
// Equation(s):
// \out_unit|Add1~25_combout  = (\out_unit|Add1~24  & ((\dividend_unit|D [28] $ (\dividend_unit|dividend_sign~q )))) # (!\out_unit|Add1~24  & (\dividend_unit|D [28] $ (\dividend_unit|dividend_sign~q  $ (VCC))))
// \out_unit|Add1~26  = CARRY((!\out_unit|Add1~24  & (\dividend_unit|D [28] $ (\dividend_unit|dividend_sign~q ))))

	.dataa(\dividend_unit|D [28]),
	.datab(\dividend_unit|dividend_sign~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~24 ),
	.combout(\out_unit|Add1~25_combout ),
	.cout(\out_unit|Add1~26 ));
// synopsys translate_off
defparam \out_unit|Add1~25 .lut_mask = 16'h6906;
defparam \out_unit|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
fiftyfivenm_lcell_comb \out_unit|Add1~27 (
// Equation(s):
// \out_unit|Add1~27_combout  = (\out_unit|Add1~26  & (\dividend_unit|dividend_sign~q  $ ((!\dividend_unit|D [29])))) # (!\out_unit|Add1~26  & ((\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [29])) # (GND)))
// \out_unit|Add1~28  = CARRY((\dividend_unit|dividend_sign~q  $ (!\dividend_unit|D [29])) # (!\out_unit|Add1~26 ))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\dividend_unit|D [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~26 ),
	.combout(\out_unit|Add1~27_combout ),
	.cout(\out_unit|Add1~28 ));
// synopsys translate_off
defparam \out_unit|Add1~27 .lut_mask = 16'h969F;
defparam \out_unit|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
fiftyfivenm_lcell_comb \out_unit|Add1~29 (
// Equation(s):
// \out_unit|Add1~29_combout  = (\out_unit|Add1~28  & ((\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [30])))) # (!\out_unit|Add1~28  & (\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [30] $ (VCC))))
// \out_unit|Add1~30  = CARRY((!\out_unit|Add1~28  & (\dividend_unit|dividend_sign~q  $ (\dividend_unit|D [30]))))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(\dividend_unit|D [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_unit|Add1~28 ),
	.combout(\out_unit|Add1~29_combout ),
	.cout(\out_unit|Add1~30 ));
// synopsys translate_off
defparam \out_unit|Add1~29 .lut_mask = 16'h6906;
defparam \out_unit|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N30
fiftyfivenm_lcell_comb \out_unit|Add1~31 (
// Equation(s):
// \out_unit|Add1~31_combout  = \dividend_unit|dividend_sign~q  $ (\out_unit|Add1~30  $ (\dividend_unit|D [31]))

	.dataa(\dividend_unit|dividend_sign~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dividend_unit|D [31]),
	.cin(\out_unit|Add1~30 ),
	.combout(\out_unit|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \out_unit|Add1~31 .lut_mask = 16'hA55A;
defparam \out_unit|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N2
fiftyfivenm_lcell_comb \controller|Selector1~0 (
// Equation(s):
// \controller|Selector1~0_combout  = (\controller|curr_state.shift_wait~q  & (!\dividend_unit|D [32] & \sc_unit|LessThan0~30_combout ))

	.dataa(\controller|curr_state.shift_wait~q ),
	.datab(gnd),
	.datac(\dividend_unit|D [32]),
	.datad(\sc_unit|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector1~0 .lut_mask = 16'h0A00;
defparam \controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N20
fiftyfivenm_lcell_comb \controller|Selector2~0 (
// Equation(s):
// \controller|Selector2~0_combout  = (\controller|curr_state.done~q ) # ((\controller|Equal1~1_combout  & ((\controller|curr_state.update~q ) # (\controller|Selector1~0_combout ))))

	.dataa(\controller|curr_state.update~q ),
	.datab(\controller|Equal1~1_combout ),
	.datac(\controller|curr_state.done~q ),
	.datad(\controller|Selector1~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector2~0 .lut_mask = 16'hFCF8;
defparam \controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N21
dffeas \controller|curr_state.done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|curr_state.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|curr_state.done .is_wysiwyg = "true";
defparam \controller|curr_state.done .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign Quotient[0] = \Quotient[0]~output_o ;

assign Quotient[1] = \Quotient[1]~output_o ;

assign Quotient[2] = \Quotient[2]~output_o ;

assign Quotient[3] = \Quotient[3]~output_o ;

assign Quotient[4] = \Quotient[4]~output_o ;

assign Quotient[5] = \Quotient[5]~output_o ;

assign Quotient[6] = \Quotient[6]~output_o ;

assign Quotient[7] = \Quotient[7]~output_o ;

assign Quotient[8] = \Quotient[8]~output_o ;

assign Quotient[9] = \Quotient[9]~output_o ;

assign Quotient[10] = \Quotient[10]~output_o ;

assign Quotient[11] = \Quotient[11]~output_o ;

assign Quotient[12] = \Quotient[12]~output_o ;

assign Quotient[13] = \Quotient[13]~output_o ;

assign Quotient[14] = \Quotient[14]~output_o ;

assign Quotient[15] = \Quotient[15]~output_o ;

assign Remainder[0] = \Remainder[0]~output_o ;

assign Remainder[1] = \Remainder[1]~output_o ;

assign Remainder[2] = \Remainder[2]~output_o ;

assign Remainder[3] = \Remainder[3]~output_o ;

assign Remainder[4] = \Remainder[4]~output_o ;

assign Remainder[5] = \Remainder[5]~output_o ;

assign Remainder[6] = \Remainder[6]~output_o ;

assign Remainder[7] = \Remainder[7]~output_o ;

assign Remainder[8] = \Remainder[8]~output_o ;

assign Remainder[9] = \Remainder[9]~output_o ;

assign Remainder[10] = \Remainder[10]~output_o ;

assign Remainder[11] = \Remainder[11]~output_o ;

assign Remainder[12] = \Remainder[12]~output_o ;

assign Remainder[13] = \Remainder[13]~output_o ;

assign Remainder[14] = \Remainder[14]~output_o ;

assign Remainder[15] = \Remainder[15]~output_o ;

assign Rdy = \Rdy~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
