Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_matmul_ready.ip --block-symbol-file --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_matmul_ready --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: matmul_afu_matmul_ready.matmul_afu_matmul_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_matmul_ready.ip --synthesis=VERILOG --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_matmul_ready --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: matmul_afu_matmul_ready.matmul_afu_matmul_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: matmul_afu_matmul_ready: "Transforming system: matmul_afu_matmul_ready"
Info: matmul_afu_matmul_ready: "Naming system components in system: matmul_afu_matmul_ready"
Info: matmul_afu_matmul_ready: "Processing generation queue"
Info: matmul_afu_matmul_ready: "Generating: matmul_afu_matmul_ready"
Info: matmul_afu_matmul_ready: "Generating: matmul_afu_matmul_ready_altera_avalon_pio_191_x6qwwyy"
Info: matmul_afu_matmul_ready: Starting RTL generation for module 'matmul_afu_matmul_ready_altera_avalon_pio_191_x6qwwyy'
Info: matmul_afu_matmul_ready:   Generation command is [exec /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/linux64/perl/bin/perl -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/linux64/perl/lib -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/sopc_builder/bin/europa -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/sopc_builder/bin/perl_lib -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/sopc_builder/bin -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/../ip/altera/sopc_builder_ip/common -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=matmul_afu_matmul_ready_altera_avalon_pio_191_x6qwwyy --dir=/tmp/alt9869_8821774421052648325.dir/0002_matmul_afu_matmul_ready_gen/ --quartus_dir=/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus --verilog --config=/tmp/alt9869_8821774421052648325.dir/0002_matmul_afu_matmul_ready_gen//matmul_afu_matmul_ready_altera_avalon_pio_191_x6qwwyy_component_configuration.pl  --do_build_sim=0  ]
Info: matmul_afu_matmul_ready: Done RTL generation for module 'matmul_afu_matmul_ready_altera_avalon_pio_191_x6qwwyy'
Info: matmul_afu_matmul_ready: Done "matmul_afu_matmul_ready" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
