
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -283.57

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.05

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.05

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   18.01   36.04   36.04 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.01    0.02   36.06 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.79    7.26   43.32 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.79    0.01   43.33 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.33   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.33   data arrival time
-----------------------------------------------------------------------------
                                 34.93   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.41   27.70   41.66   41.66 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.70    0.05   41.70 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.72   76.13   67.68  109.39 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.13    0.03  109.42 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.80   34.95  144.37 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.80    0.00  144.38 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.61   14.19   29.38  173.75 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.20    0.08  173.84 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.81   11.64   21.26  195.10 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.65    0.18  195.28 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.39   20.50  215.78 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.39    0.04  215.82 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.16   11.32   24.35  240.17 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.32    0.02  240.20 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.11    9.93   28.83  269.03 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.93    0.02  269.05 ^ resp_msg[13] (out)
                                269.05   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.05   data arrival time
-----------------------------------------------------------------------------
                                -21.05   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.41   27.70   41.66   41.66 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.70    0.05   41.70 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.72   76.13   67.68  109.39 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.13    0.03  109.42 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.80   34.95  144.37 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.80    0.00  144.38 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.61   14.19   29.38  173.75 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.20    0.08  173.84 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.81   11.64   21.26  195.10 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.65    0.18  195.28 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.39   20.50  215.78 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.39    0.04  215.82 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.16   11.32   24.35  240.17 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.32    0.02  240.20 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.11    9.93   28.83  269.03 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.93    0.02  269.05 ^ resp_msg[13] (out)
                                269.05   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.05   data arrival time
-----------------------------------------------------------------------------
                                -21.05   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
232.93930053710938

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7279

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.745967864990234

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8136

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.01   42.01 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.27  108.28 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.67  145.96 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.81  163.77 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.42  184.18 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.80  204.99 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.70  222.69 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.91  249.60 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.89  275.49 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.80  286.28 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.61  311.89 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  311.90 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         311.90   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.82  299.18   library setup time
         299.18   data required time
---------------------------------------------------------
         299.18   data required time
        -311.90   data arrival time
---------------------------------------------------------
         -12.72   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.04   36.04 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.28   43.32 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.33 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.33   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.33   data arrival time
---------------------------------------------------------
          34.93   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.0491

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.0491

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.823516

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.32e-05   5.34e-09   2.34e-04  41.8%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.0%      32.0%       0.0%
