INFO: [HLS 200-10] Running 'E:/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'ASUS' on host 'sanjaysarathy' (Windows NT_amd64 version 6.2) on Wed Jan 28 23:53:57 +0530 2026
INFO: [HLS 200-10] In directory 'C:/FPGA/test_fpga'
INFO: [HLS 200-10] Opening project 'C:/FPGA/test_fpga/hls_test'.
INFO: [HLS 200-10] Opening solution 'C:/FPGA/test_fpga/hls_test/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
bad lexical cast: source type value could not be interpreted as target
    while executing
"rdi::set_property core_revision 2601282353 {component component_1}"
    invoked from within
"set_property core_revision $Revision $core"
    (file "run_ippack.tcl" line 819)
INFO: [Common 17-206] Exiting Vivado at Wed Jan 28 23:54:02 2026...
ERROR: [IMPL 213-28] Failed to generate IP.
command 'ap_source' returned error code
    while executing
"source C:/FPGA/test_fpga/hls_test/solution1/export.tcl"
    invoked from within
"hls::main C:/FPGA/test_fpga/hls_test/solution1/export.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
