5 18 1fda1 103 5 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always3.vcd) 2 -o (always3.cdd) 2 -v (always3.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 always3.verilator.v 1 19 1 
2 1 5 5 5 110011 1b 1 100c 0 0 1 1 c
2 2 5 5 5 90011 2a 28 100a 1 0 1 18 0 1 0 0 0 0
2 3 5 5 5 140018 e 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 4 10 10 10 11001e 66 1 100c 0 0 1 1 verilatorclock
2 5 10 10 10 9001e 99 27 100a 4 0 1 18 0 1 0 0 0 0
2 6 10 10 10 210025 33 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 verilatorclock 1 1 17 1 0 0 0 1 17 1 1 0 1 1 0
1 c 2 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 d 3 3 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 2 1 3 0 2
4 3 6 2 0 2
4 5 1 6 0 5
4 6 6 5 0 5
3 1 main.u$0 "TOP.v.u$0" 0 always3.verilator.v 5 8 1 
2 7 6 6 6 f000f e 0 1008 0 0 32 48 5 0
2 8 6 6 6 6000a e 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 9 6 6 6 6000f e 11 10103c 7 8 1 18 0 1 1 1 0 0
2 10 6 6 6 20011 e 39 10002e 9 0
2 11 7 7 7 80008 e 1 100c 0 0 1 1 d
2 12 7 7 7 70008 e 1b 100c 11 0 1 18 0 1 1 1 0 0
2 13 7 7 7 20002 0 1 1410 0 0 1 1 d
2 14 7 7 7 20008 e 38 e 12 13
2 15 6 6 6 18001b 1 0 21004 0 0 1 16 0 0
2 16 6 6 6 130013 0 1 1410 0 0 1 1 d
2 17 6 6 6 13001b 1 38 16 15 16
4 10 11 17 14 10
4 17 6 14 14 10
4 14 0 0 0 10
3 1 main.u$1 "TOP.v.u$1" 0 always3.verilator.v 10 17 1 
2 18 11 11 11 f000f 33 0 1008 0 0 32 48 1 0
2 19 11 11 11 6000a 33 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 20 11 11 11 6000f 33 11 10103c 18 19 1 18 0 1 1 1 0 0
2 21 11 11 11 20011 33 39 10002e 20 0
2 22 13 13 13 150015 33 0 1008 0 0 32 48 1 0
2 23 13 13 13 f000f 33 0 1008 0 0 32 48 4 0
2 24 13 13 13 7000b 33 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 25 13 13 13 60010 33 5 301038 23 24 64 18 0 ffffffffffffffff fffffffffffffffe 3 0 0
2 26 13 13 13 60015 33 11 10103c 22 25 1 18 0 1 1 1 0 0
2 27 13 13 13 20017 33 39 10002e 26 0
2 28 15 15 15 f0011 33 0 1008 0 0 32 48 65 0
2 29 15 15 15 6000a 33 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 30 15 15 15 60011 33 11 10103c 28 29 1 18 0 1 1 1 0 0
2 31 15 15 15 20013 33 39 10002e 30 0
2 32 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 33 14 14 14 a000a 1a 1 100c 0 0 1 1 c
2 34 14 14 14 9000a 1a 1b 100c 33 0 1 18 0 1 1 1 0 0
2 35 14 14 14 40004 0 1 1410 0 0 1 1 c
2 36 14 14 14 4000a 1a 38 e 34 35
2 37 12 12 12 9000c 1 0 21004 0 0 1 16 0 0
2 38 12 12 12 40004 0 1 1410 0 0 1 1 c
2 39 12 12 12 4000c 1 38 16 37 38
4 32 0 0 0 21
4 21 11 39 27 21
4 39 6 27 27 21
4 27 0 36 31 21
4 36 6 31 31 21
4 31 0 32 0 21
