Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 17 15:30:50 2024
| Host         : DESKTOP-76F846E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./output/post_synth_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.032        0.000                      0                 8625        0.049        0.000                      0                 8625        0.000        0.000                       0                  3656  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
FMC_CLK0_P        {0.000 10.000}       20.000          50.000          
  mmcm_clk_120_o  {0.000 4.167}        8.333           120.000         
  mmcm_clk_200_o  {0.000 2.500}        5.000           200.000         
  mmcm_clk_300_o  {0.000 1.667}        3.333           300.000         
  mmcm_clk_600_o  {0.000 0.833}        1.667           600.000         
    o_clk_120_1   {0.000 3.333}        8.333           120.000         
    o_clk_200_1   {0.000 1.667}        5.000           200.000         
  mmcm_clk_fb_o   {0.000 10.000}       20.000          50.000          
FMC_LA00_CC_N     {0.000 0.834}        1.667           599.880         
  o_clk_120       {0.834 4.168}        8.335           119.976         
  o_clk_200       {0.834 2.501}        5.001           199.960         
GCLK              {0.000 5.000}        10.000          100.000         
  pll_clk_166_o   {0.000 3.000}        6.000           166.667         
  pll_clk_50_o    {0.000 10.000}       20.000          50.000          
  pll_clk_fb_o    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FMC_CLK0_P                                                                                                                                                          7.000        0.000                       0                     1  
  mmcm_clk_120_o        3.071        0.000                      0                 4202        0.049        0.000                      0                 4202        2.917        0.000                       0                  1676  
  mmcm_clk_200_o                                                                                                                                                    2.845        0.000                       0                     2  
  mmcm_clk_300_o                                                                                                                                                    0.109        0.000                       0                     3  
  mmcm_clk_600_o                                                                                                                                                    0.000        0.000                       0                    11  
    o_clk_120_1         4.553        0.000                      0                  294        0.070        0.000                      0                  294        2.083        0.000                       0                   250  
    o_clk_200_1         1.032        0.000                      0                  343        0.102        0.000                      0                  343        0.417        0.000                       0                   192  
  mmcm_clk_fb_o                                                                                                                                                    18.751        0.000                       0                     2  
FMC_LA00_CC_N                                                                                                                                                       0.000        0.000                       0                     9  
  o_clk_120             4.580        0.000                      0                  294        0.070        0.000                      0                  294        2.084        0.000                       0                   246  
  o_clk_200             1.058        0.000                      0                  343        0.102        0.000                      0                  343        0.417        0.000                       0                   192  
GCLK                                                                                                                                                                3.000        0.000                       0                     1  
  pll_clk_166_o         1.352        0.000                      0                 3149        0.049        0.000                      0                 3149        1.750        0.000                       0                  1066  
  pll_clk_50_o                                                                                                                                                     17.845        0.000                       0                     3  
  pll_clk_fb_o                                                                                                                                                      8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FMC_CLK0_P
  To Clock:  FMC_CLK0_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_CLK0_P
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FMC_CLK0_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751               inst_mmcm/inst_mmcm_adv/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000               inst_mmcm/inst_mmcm_adv/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                inst_mmcm/inst_mmcm_adv/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                inst_mmcm/inst_mmcm_adv/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_120_o
  To Clock:  mmcm_clk_120_o

Setup :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             mmcm_clk_120_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (mmcm_clk_120_o rise@8.333ns - mmcm_clk_120_o rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.285ns (26.539%)  route 3.557ns (73.461%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 11.019 - 8.333 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_120_o rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.584     1.500    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     1.589 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, unplaced)         0.800     2.388    inst_mmcm/mmcm_clk_120_o
                         BUFG (Prop_bufg_I_O)         0.101     2.489 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1674, unplaced)      0.584     3.073    inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_rst_reg[0]
                         FDCE                                         r  inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.551 r  inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[1]/Q
                         net (fo=17, unplaced)        0.797     4.348    inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg_n_0_[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     4.667 r  inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/ri_tr_state_inferred__1/i___0/O
                         net (fo=1, unplaced)         0.902     5.569    inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/ri_tr_state_inferred__1/i___0_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     5.693 f  inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/ri_tr_state_inferred__1/i___3/O
                         net (fo=1, unplaced)         0.449     6.142    inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/ri_tr_state_inferred__1/i___3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     6.266 r  inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_7__0/O
                         net (fo=1, unplaced)         0.449     6.715    inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_7__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.116     6.831 r  inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_3__0/O
                         net (fo=1, unplaced)         0.449     7.280    inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_3__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_1__0/O
                         net (fo=8, unplaced)         0.511     7.915    inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_1__0_n_0
                         FDPE                                         r  inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_120_o rise edge)
                                                      8.333     8.333 r  
    L18                                               0.000     8.333 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     8.333    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.206 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.439     9.645    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     9.729 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, unplaced)         0.760    10.489    inst_mmcm/mmcm_clk_120_o
                         BUFG (Prop_bufg_I_O)         0.091    10.580 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1674, unplaced)      0.439    11.019    inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_rst_reg[0]
                         FDPE                                         r  inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[0]/C
                         clock pessimism              0.243    11.262    
                         clock uncertainty           -0.074    11.188    
                         FDPE (Setup_fdpe_C_CE)      -0.202    10.986    inst_transceiver_b/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  3.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_proc_id_result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_id_result_buffer/r_ram_reg_0_15_0_4/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             mmcm_clk_120_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_120_o rise@0.000ns - mmcm_clk_120_o rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_120_o rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.114     0.458    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.509 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.846    inst_mmcm/mmcm_clk_120_o
                         BUFG (Prop_bufg_I_O)         0.026     0.872 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1674, unplaced)      0.114     0.986    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_rst_reg[1]
                         FDCE                                         r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_proc_id_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.133 r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_proc_id_result_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.274    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_id_result_buffer/r_ram_reg_0_15_0_4/DIA0
                         RAMD32                                       r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_id_result_buffer/r_ram_reg_0_15_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_120_o rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.259     0.637    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.691 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, unplaced)         0.355     1.046    inst_mmcm/mmcm_clk_120_o
                         BUFG (Prop_bufg_I_O)         0.029     1.075 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1674, unplaced)      0.259     1.334    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_id_result_buffer/r_ram_reg_0_15_0_4/WCLK
                         RAMD32                                       r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_id_result_buffer/r_ram_reg_0_15_0_4/RAMA/CLK
                         clock pessimism             -0.203     1.131    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.225    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_id_result_buffer/r_ram_reg_0_15_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_120_o
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178                inst_mmcm/inst_bufg_clk_120/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027              inst_mmcm/inst_mmcm_adv/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.167       2.917                inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917                inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_200_o
  To Clock:  mmcm_clk_200_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_200_o
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845                inst_mmcm/inst_bufg_clk_200/I
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360              inst_mmcm/inst_mmcm_adv/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_300_o
  To Clock:  mmcm_clk_300_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_300_o
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         3.333       0.109                inst_delay_control/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         3.333       1.931                inst_delay_control/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_600_o
  To Clock:  mmcm_clk_600_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_600_o
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y58  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_iserdese2/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693                  inst_mmcm/inst_mmcm_adv/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_120_1
  To Clock:  o_clk_120_1

Setup :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Path Group:             o_clk_120_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (o_clk_120_1 rise@8.333ns - o_clk_120_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.754ns (48.042%)  route 1.897ns (51.958%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 11.741 - 8.333 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.584     1.500    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     1.589 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, unplaced)         0.584     2.173    inst_mmcm/mmcm_clk_600_o
                         BUFR (Prop_bufr_I_O)         1.031     3.204 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, unplaced)       0.800     4.003    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
                         FDCE                                         r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     4.481 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[6]/Q
                         net (fo=12, unplaced)        0.789     5.270    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     5.565 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_9__0/O
                         net (fo=2, unplaced)         0.460     6.025    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_9__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.149 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_3__1/O
                         net (fo=1, unplaced)         0.639     6.788    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_3__1_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.317    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.654 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.654    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0[5]
                         FDCE                                         r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120_1 rise edge)
                                                      8.333     8.333 r  
    L18                                               0.000     8.333 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     8.333    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.206 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.439     9.645    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     9.729 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, unplaced)         0.439    10.168    inst_mmcm/mmcm_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.918    11.086 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, unplaced)       0.655    11.741    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
                         FDCE                                         r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/C
                         clock pessimism              0.451    12.192    
                         clock uncertainty           -0.060    12.131    
                         FDCE (Setup_fdce_C_D)        0.076    12.207    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  4.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inst_transceiver_a/inst_rx_packet_buffer/r_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Path Group:             o_clk_120_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_120_1 rise@0.000ns - o_clk_120_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.147ns (47.594%)  route 0.162ns (52.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.114     0.458    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.509 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, unplaced)         0.114     0.623    inst_mmcm/mmcm_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.270     0.893 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, unplaced)       0.210     1.103    inst_transceiver_a/inst_rx_packet_buffer/i_wr_clk
                         FDCE                                         r  inst_transceiver_a/inst_rx_packet_buffer/r_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.250 r  inst_transceiver_a/inst_rx_packet_buffer/r_data_i_reg[0]/Q
                         net (fo=1, unplaced)         0.162     1.412    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/DIA
                         RAMD64E                                      r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.259     0.637    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.691 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, unplaced)         0.259     0.950    inst_mmcm/mmcm_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.431     1.381 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, unplaced)       0.355     1.736    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.489     1.248    
                         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094     1.342    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_120_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         8.333
Sources:            { inst_mmcm/inst_bufr_120/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         8.333       6.666      OLOGIC_X1Y70  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_oserdes/inst_oserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         5.000       3.750                    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         3.333       2.083                    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_200_1
  To Clock:  o_clk_200_1

Setup :            0  Failing Endpoints,  Worst Slack        1.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_edge_window_tabs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Destination:            inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Path Group:             o_clk_200_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_200_1 rise@5.000ns - o_clk_200_1 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 1.137ns (29.866%)  route 2.670ns (70.134%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 8.407 - 5.000 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.584     1.500    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     1.589 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, unplaced)         0.584     2.173    inst_mmcm/mmcm_clk_600_o
                         BUFR (Prop_bufr_I_O)         1.031     3.204 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, unplaced)       0.800     4.003    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/i_clk_200
                         FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_edge_window_tabs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     4.481 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_edge_window_tabs_reg[2]/Q
                         net (fo=3, unplaced)         0.824     5.305    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_edge_window_tabs[2]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.600 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[1]_i_3/O
                         net (fo=4, unplaced)         0.926     6.526    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[1]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.650 f  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[2]_i_2/O
                         net (fo=2, unplaced)         0.460     7.110    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[2]_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     7.226 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[4]_i_6/O
                         net (fo=2, unplaced)         0.460     7.686    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[4]_i_6_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.810 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[3]_i_1/O
                         net (fo=1, unplaced)         0.000     7.810    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/ri_monitor_delay_tabs[3]
                         FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200_1 rise edge)
                                                      5.000     5.000 r  
    L18                                               0.000     5.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     5.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     5.872 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.439     6.311    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.395 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, unplaced)         0.439     6.834    inst_mmcm/mmcm_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.918     7.752 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, unplaced)       0.655     8.407    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/i_clk_200
                         FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs_reg[3]/C
                         clock pessimism              0.451     8.858    
                         clock uncertainty           -0.060     8.798    
                         FDCE (Setup_fdce_C_D)        0.044     8.842    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs_reg[3]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Destination:            inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Path Group:             o_clk_200_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_200_1 rise@0.000ns - o_clk_200_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.147ns (33.867%)  route 0.287ns (66.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.114     0.458    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.509 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, unplaced)         0.114     0.623    inst_mmcm/mmcm_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.270     0.893 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, unplaced)       0.210     1.103    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/i_clk_200
                         FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.250 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[3]/Q
                         net (fo=29, unplaced)        0.287     1.537    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/ADDRD3
                         RAMD32                                       r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, unplaced)         0.259     0.637    inst_mmcm/ibufgds_clk_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.691 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, unplaced)         0.259     0.950    inst_mmcm/mmcm_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.431     1.381 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, unplaced)       0.355     1.736    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/WCLK
                         RAMD32                                       r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.489     1.248    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.435    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_200_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         5.000
Sources:            { inst_mmcm/inst_bufr_300/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C  n/a            2.360         5.000       2.640      IDELAY_X1Y58  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_idelaye2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.333       2.083                    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.667       0.417                    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_fb_o
  To Clock:  mmcm_clk_fb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_fb_o
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_mmcm/inst_mmcm_adv/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751               inst_mmcm/inst_mmcm_adv/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000               inst_mmcm/inst_mmcm_adv/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_LA00_CC_N
  To Clock:  FMC_LA00_CC_N

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_LA00_CC_N
Waveform(ns):       { 0.000 0.834 }
Period(ns):         1.667
Sources:            { FMC_LA00_CC_N }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         1.667       0.000      ILOGIC_X1Y68  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_iserdese2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_120
  To Clock:  o_clk_120

Setup :            0  Failing Endpoints,  Worst Slack        4.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Destination:            inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Path Group:             o_clk_120
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.335ns  (o_clk_120 rise@9.169ns - o_clk_120 rise@0.834ns)
  Data Path Delay:        3.651ns  (logic 1.754ns (48.042%)  route 1.897ns (51.958%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 11.869 - 9.169 ) 
    Source Clock Delay      (SCD):    3.147ns = ( 3.981 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.907     1.741 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, unplaced)         0.408     2.149    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
                         BUFR (Prop_bufr_I_O)         1.032     3.181 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, unplaced)       0.800     3.981    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
                         FDCE                                         r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     4.459 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[6]/Q
                         net (fo=12, unplaced)        0.789     5.248    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     5.543 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_9__2/O
                         net (fo=2, unplaced)         0.460     6.003    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_9__2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.127 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_3__2/O
                         net (fo=1, unplaced)         0.639     6.766    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_3__2_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.286 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.295    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.632 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.632    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0[5]
                         FDCE                                         r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120 rise edge)
                                                      9.169     9.169 f  
    M20                                               0.000     9.169 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     9.169    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.864    10.033 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, unplaced)         0.263    10.296    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.919    11.215 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, unplaced)       0.655    11.869    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
                         FDCE                                         r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/C
                         clock pessimism              0.301    12.171    
                         clock uncertainty           -0.035    12.135    
                         FDCE (Setup_fdce_C_D)        0.076    12.211    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  4.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inst_transceiver_b/inst_rx_packet_buffer/r_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Destination:            inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Path Group:             o_clk_120
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_120 rise@0.834ns - o_clk_120 rise@0.834ns)
  Data Path Delay:        0.309ns  (logic 0.147ns (47.594%)  route 0.162ns (52.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 2.171 - 0.834 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 1.686 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.336     1.169 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, unplaced)         0.036     1.205    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.271     1.476 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, unplaced)       0.210     1.686    inst_transceiver_b/inst_rx_packet_buffer/i_wr_clk
                         FDCE                                         r  inst_transceiver_b/inst_rx_packet_buffer/r_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.833 r  inst_transceiver_b/inst_rx_packet_buffer/r_data_i_reg[0]/Q
                         net (fo=1, unplaced)         0.162     1.995    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/DIA
                         RAMD64E                                      r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120 rise edge)
                                                      0.834     0.834 f  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.370     1.204 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, unplaced)         0.181     1.385    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.432     1.817 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, unplaced)       0.355     2.171    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.340     1.831    
                         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094     1.925    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_120
Waveform(ns):       { 0.834 4.168 }
Period(ns):         8.335
Sources:            { inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         8.335       6.668      OLOGIC_X1Y84  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_oserdes/inst_oserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         5.001       3.751                    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         3.334       2.084                    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_200
  To Clock:  o_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_edge_window_tabs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Destination:            inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Path Group:             o_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (o_clk_200 rise@5.835ns - o_clk_200 rise@0.834ns)
  Data Path Delay:        3.807ns  (logic 1.137ns (29.866%)  route 2.670ns (70.134%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 8.535 - 5.835 ) 
    Source Clock Delay      (SCD):    3.147ns = ( 3.981 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.907     1.741 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, unplaced)         0.408     2.149    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
                         BUFR (Prop_bufr_I_O)         1.032     3.181 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, unplaced)       0.800     3.981    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/o_clk_200
                         FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_edge_window_tabs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     4.459 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_edge_window_tabs_reg[2]/Q
                         net (fo=3, unplaced)         0.824     5.283    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_edge_window_tabs[2]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.578 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[1]_i_3__0/O
                         net (fo=4, unplaced)         0.926     6.504    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[1]_i_3__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.628 f  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[2]_i_2__0/O
                         net (fo=2, unplaced)         0.460     7.088    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[2]_i_2__0_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     7.204 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[4]_i_6__0/O
                         net (fo=2, unplaced)         0.460     7.664    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[4]_i_6__0_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.788 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs[3]_i_1__0/O
                         net (fo=1, unplaced)         0.000     7.788    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/ri_monitor_delay_tabs[3]
                         FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200 rise edge)
                                                      5.835     5.835 f  
    M20                                               0.000     5.835 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     5.835    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.864     6.699 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, unplaced)         0.263     6.962    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.919     7.881 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, unplaced)       0.655     8.535    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/o_clk_200
                         FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs_reg[3]/C
                         clock pessimism              0.301     8.837    
                         clock uncertainty           -0.035     8.801    
                         FDCE (Setup_fdce_C_D)        0.044     8.845    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitor_delay_tabs_reg[3]
  -------------------------------------------------------------------
                         required time                          8.845    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  1.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Destination:            inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Path Group:             o_clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_200 rise@0.834ns - o_clk_200 rise@0.834ns)
  Data Path Delay:        0.434ns  (logic 0.147ns (33.867%)  route 0.287ns (66.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 2.171 - 0.834 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 1.686 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.336     1.169 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, unplaced)         0.036     1.205    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.271     1.476 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, unplaced)       0.210     1.686    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/o_clk_200
                         FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.833 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[3]/Q
                         net (fo=29, unplaced)        0.287     2.120    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/ADDRD3
                         RAMD32                                       r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200 rise edge)
                                                      0.834     0.834 f  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.370     1.204 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, unplaced)         0.181     1.385    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
                         BUFR (Prop_bufr_I_O)         0.432     1.817 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, unplaced)       0.355     2.171    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/WCLK
                         RAMD32                                       r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.340     1.831    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.018    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_200
Waveform(ns):       { 0.834 2.501 }
Period(ns):         5.001
Sources:            { inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C  n/a            2.360         5.001       2.641      IDELAY_X1Y68  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_idelaye2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.334       2.084                    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.667       0.417                    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                inst_pll/inst_plle2_base/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               inst_pll/inst_plle2_base/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                inst_pll/inst_plle2_base/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                inst_pll/inst_plle2_base/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_166_o
  To Clock:  pll_clk_166_o

Setup :            0  Failing Endpoints,  Worst Slack        1.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 inst_test_core/inst_pc_interface_top/inst_handler/r_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            inst_test_core/inst_pc_interface_top/inst_handler/r_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             pll_clk_166_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (pll_clk_166_o rise@6.000ns - pll_clk_166_o rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.295ns (28.913%)  route 3.184ns (71.087%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 9.231 - 6.000 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_166_o rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, unplaced)         0.584     2.074    inst_pll/ibuf_gclk_o
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.162 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, unplaced)         0.800     2.962    inst_pll/pll_clk_166_o
                         BUFG (Prop_bufg_I_O)         0.101     3.063 r  inst_pll/inst_bufg_clk1/O
                         net (fo=1064, unplaced)      0.584     3.647    inst_test_core/inst_pc_interface_top/inst_handler/r_wr_bank_c_reg_0
                         FDPE                                         r  inst_test_core/inst_pc_interface_top/inst_handler/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     4.125 f  inst_test_core/inst_pc_interface_top/inst_handler/r_state_reg[0]/Q
                         net (fo=12, unplaced)        0.854     4.979    inst_test_core/inst_pc_interface_top/inst_handler/r_state_reg[0]
                         LUT5 (Prop_lut5_I0_O)        0.321     5.300 f  inst_test_core/inst_pc_interface_top/inst_handler/r_state[10]_i_6/O
                         net (fo=1, unplaced)         0.902     6.202    inst_test_core/inst_pc_interface_top/inst_handler/r_state[10]_i_6_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.326 r  inst_test_core/inst_pc_interface_top/inst_handler/r_state[10]_i_3/O
                         net (fo=18, unplaced)        0.506     6.832    inst_test_core/inst_pc_interface_top/inst_handler/r_state[10]_i_3_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     6.956 r  inst_test_core/inst_pc_interface_top/inst_handler/r_state[7]_i_2/O
                         net (fo=4, unplaced)         0.473     7.429    inst_test_core/inst_pc_interface_top/inst_handler/r_state[7]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.553 r  inst_test_core/inst_pc_interface_top/inst_handler/r_state[6]_i_2/O
                         net (fo=1, unplaced)         0.449     8.002    inst_test_core/inst_pc_interface_top/inst_handler/r_state[6]_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.126 r  inst_test_core/inst_pc_interface_top/inst_handler/r_state[6]_i_1__0/O
                         net (fo=1, unplaced)         0.000     8.126    inst_test_core/inst_pc_interface_top/inst_handler/ri_state__0[6]
                         FDCE                                         r  inst_test_core/inst_pc_interface_top/inst_handler/r_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_166_o rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  GCLK (IN)
                         net (fo=0)                   0.000     6.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, unplaced)         0.439     7.859    inst_pll/ibuf_gclk_o
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.942 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, unplaced)         0.760     8.701    inst_pll/pll_clk_166_o
                         BUFG (Prop_bufg_I_O)         0.091     8.792 r  inst_pll/inst_bufg_clk1/O
                         net (fo=1064, unplaced)      0.439     9.231    inst_test_core/inst_pc_interface_top/inst_handler/r_wr_bank_c_reg_0
                         FDCE                                         r  inst_test_core/inst_pc_interface_top/inst_handler/r_state_reg[6]/C
                         clock pessimism              0.271     9.502    
                         clock uncertainty           -0.068     9.434    
                         FDCE (Setup_fdce_C_D)        0.044     9.478    inst_test_core/inst_pc_interface_top/inst_handler/r_state_reg[6]
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  1.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inst_test_core/inst_loop_interface_top/inst_handler_b/r_temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             pll_clk_166_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_166_o rise@0.000ns - pll_clk_166_o rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_166_o rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, unplaced)         0.114     0.372    inst_pll/ibuf_gclk_o
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.422 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.759    inst_pll/pll_clk_166_o
                         BUFG (Prop_bufg_I_O)         0.026     0.785 r  inst_pll/inst_bufg_clk1/O
                         net (fo=1064, unplaced)      0.114     0.899    inst_test_core/inst_loop_interface_top/inst_handler_b/r_wr_trx_reg_0
                         FDCE                                         r  inst_test_core/inst_loop_interface_top/inst_handler_b/r_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.046 r  inst_test_core/inst_loop_interface_top/inst_handler_b/r_temp_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.187    inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_0_5/DIA0
                         RAMD32                                       r  inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_166_o rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, unplaced)         0.259     0.705    inst_pll/ibuf_gclk_o
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.758 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, unplaced)         0.355     1.113    inst_pll/pll_clk_166_o
                         BUFG (Prop_bufg_I_O)         0.029     1.142 r  inst_pll/inst_bufg_clk1/O
                         net (fo=1064, unplaced)      0.259     1.401    inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.357     1.044    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.138    inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_166_o
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.000       3.845                inst_pll/inst_bufg_clk1/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.000       154.000              inst_pll/inst_plle2_base/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         3.000       1.750                inst_test_core/inst_bank_l/r_ram_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         3.000       1.750                inst_test_core/inst_bank_l/r_ram_reg_r1_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_50_o
  To Clock:  pll_clk_50_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_50_o
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         20.000      17.845               inst_pll/inst_bufg_clk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000              inst_pll/inst_plle2_base/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_fb_o
  To Clock:  pll_clk_fb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_fb_o
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst_plle2_base/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                inst_pll/inst_plle2_base/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               inst_pll/inst_plle2_base/CLKFBIN



