v 4
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/uProcessor_lab5.vhd" "2dfa8612f71ba7df46d5a89d2fe8ffdb436afb20" "20221031012826.511":
  entity uprocessor_lab5 at 1( 0) + 0 on 13;
  architecture rtl of uprocessor_lab5 at 16( 430) + 0 on 14;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/rom.vhd" "b8073711f8691879b71243fd352214683fe4485e" "20221031012826.511":
  entity rom at 1( 0) + 0 on 19;
  architecture rtl of rom at 13( 231) + 0 on 20;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/ula.vhd" "f660cc5545890646ed06fcc8258d23633618a2cb" "20221031012826.511":
  entity ula at 1( 0) + 0 on 25;
  architecture rtl of ula at 15( 374) + 0 on 26;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/reg_15_bits.vhd" "ed6076c60f9e463abae96d9999f1058d07123a47" "20221031012826.511":
  entity reg_15_bits at 1( 0) + 0 on 15;
  architecture rtl of reg_15_bits at 14( 299) + 0 on 16;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/state_machine.vhd" "f7c5a2289c27f1717957382670d16da37018fa0e" "20221031012826.511":
  entity state_machine at 1( 0) + 0 on 27;
  architecture rtl of state_machine at 13( 202) + 0 on 28;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/reg_bank.vhd" "425c4085408b7d87fbe801f18f85302501689178" "20221031012826.511":
  entity reg_bank at 9( 267) + 0 on 21;
  architecture rtl of reg_bank at 24( 681) + 0 on 22;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/program_counter.vhd" "9c6f945a7c4e45800477dc881c415f3f380fbf7a" "20221031012826.511":
  entity program_counter at 1( 0) + 0 on 17;
  architecture rtl of program_counter at 14( 322) + 0 on 18;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/control_unit.vhd" "a50bfd75e9679c2656bec7d5f47a0da6ff88e620" "20221031012826.511":
  entity control_unit at 1( 0) + 0 on 23;
  architecture rtl of control_unit at 20( 573) + 0 on 24;
file / "/home/joao/Documents/FACULDADE/6_PERIODO/ArqComp/uProcessor_ArqComp/microProcessador/processador_tb.vhd" "06e57d1aba149cc04dd5aed5c8c675ebb14ddb7b" "20221031012826.511":
  entity processador_tb at 1( 0) + 0 on 11;
  architecture rtl of processador_tb at 8( 123) + 0 on 12;
