// Generated by CIRCT firtool-1.105.0
module BranchUnit(	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7
  input  [31:0] io_rs1,	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:10:14
                io_rs2,	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:10:14
                io_pc,	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:10:14
  input  [11:0] io_imm,	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:10:14
  input  [2:0]  io_branchOp,	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:10:14
  output        io_taken,	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:10:14
  output [31:0] io_target,	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:10:14
                io_nextPc,	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:10:14
  output        io_misaligned	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:10:14
);

  wire
    struct packed {logic [31:0] rs1; logic [31:0] rs2; logic [31:0] pc; logic [11:0] imm; logic [2:0] branchOp; logic valid; logic taken; logic [31:0] target; logic [31:0] nextPc; logic misaligned; }
    io;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7
  wire [31:0] _io_taken_T_5 = io.rs1;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :36:47
  wire [31:0] _io_taken_T_9 = io.rs1;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :37:47
  wire [31:0] _io_taken_T_6 = io.rs2;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :36:63
  wire [31:0] _io_taken_T_10 = io.rs2;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :37:64
  wire [31:0] _targetAddr_T = io.pc;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :27:27
  wire [32:0] _targetAddr_T_1 =
    {_targetAddr_T[31], _targetAddr_T} + {{21{io.imm[11]}}, io.imm};	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :27:{27,34}
  wire [31:0] _targetAddr_T_2 = _targetAddr_T_1[31:0];	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:27:34
  wire [31:0] _targetAddr_T_3 = _targetAddr_T_2;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:27:34
  wire [31:0] targetAddr = _targetAddr_T_3;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:27:{34,44}
  wire [31:0] _io_target_T = targetAddr & 32'hFFFFFFFC;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:27:44, :28:27
  wire [1:0]  _io_misaligned_T = targetAddr[1:0];	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:27:44, :31:30
  wire        _io_misaligned_T_1 = |_io_misaligned_T;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:31:{30,37}
  wire        _io_taken_T = io.branchOp == 3'h0;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :34:31
  wire        _io_taken_T_1 = io.rs1 == io.rs2;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :34:47
  wire        _io_taken_T_2 = io.branchOp == 3'h1;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :35:31
  wire        _io_taken_T_3 = io.rs1 != io.rs2;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :35:47
  wire        _io_taken_T_4 = io.branchOp == 3'h4;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :36:31
  wire        _io_taken_T_7 = $signed(_io_taken_T_5) < $signed(_io_taken_T_6);	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:36:{47,54,63}
  wire        _io_taken_T_8 = io.branchOp == 3'h5;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :37:31
  wire        _io_taken_T_11 = $signed(_io_taken_T_9) >= $signed(_io_taken_T_10);	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:37:{47,54,64}
  wire        _io_taken_T_12 = io.branchOp == 3'h6;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :38:31
  wire        _io_taken_T_13 = io.rs1 < io.rs2;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :38:47
  wire        _io_taken_T_14 = &io.branchOp;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :39:31
  wire        _io_taken_T_15 = io.rs1 >= io.rs2;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :39:47
  wire        _io_taken_T_16 = _io_taken_T_14 & _io_taken_T_15;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:39:{18,31,47}
  wire        _io_taken_T_17 = _io_taken_T_12 ? _io_taken_T_13 : _io_taken_T_16;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:38:{18,31,47}, :39:18
  wire        _io_taken_T_18 = _io_taken_T_8 ? _io_taken_T_11 : _io_taken_T_17;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:37:{18,31,54}, :38:18
  wire        _io_taken_T_19 = _io_taken_T_4 ? _io_taken_T_7 : _io_taken_T_18;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:36:{18,31,54}, :37:18
  wire        _io_taken_T_20 = _io_taken_T_2 ? _io_taken_T_3 : _io_taken_T_19;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:35:{18,31,47}, :36:18
  wire        _io_taken_T_21 = _io_taken_T ? _io_taken_T_1 : _io_taken_T_20;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:34:{18,31,47}, :35:18
  wire        _io_taken_T_22 = _io_taken_T_21;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:34:18, :40:29
  wire        _io_taken_T_23 = ~io.misaligned;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :40:44
  wire        _io_taken_T_24 = _io_taken_T_22 & _io_taken_T_23;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:40:{29,41,44}
  wire [32:0] _io_nextPc_T = {1'h0, _targetAddr_T} + 33'h4;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:27:27, :43:47
  wire [31:0] _io_nextPc_T_1 = _io_nextPc_T[31:0];	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:43:47
  wire [31:0] _io_nextPc_T_2 = io.taken ? io.target : _io_nextPc_T_1;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :43:{19,47}
  assign io =
    '{rs1: io_rs1,
      rs2: io_rs2,
      pc: io_pc,
      imm: io_imm,
      branchOp: io_branchOp,
      valid: (1'h1),
      taken: _io_taken_T_24,
      target: _io_target_T,
      nextPc: _io_nextPc_T_2,
      misaligned: _io_misaligned_T_1};	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7, :28:{13,27}, :31:{17,37}, :34:12, :40:41, :43:{13,19}
  assign io_taken = io.taken;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7
  assign io_target = io.target;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7
  assign io_nextPc = io.nextPc;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7
  assign io_misaligned = io.misaligned;	// src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala:9:7
endmodule

module ALU32(	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7
  input  [31:0] io_a,	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:29:14
                io_b,	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:29:14
  output [31:0] io_result,	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:29:14
  input  [5:0]  io_opcode	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:29:14
);

  wire
    struct packed {logic [31:0] a; logic [31:0] b; logic [31:0] result; logic [5:0] opcode; }
    io;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7
  wire [31:0] _result_T_2 = io.a;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:46
  wire [31:0] _result_T_8 = io.a;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :46:46
  wire [31:0] _result_T_31 = io.a;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :52:46
  wire [31:0] _result_T_37 = io.a;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :53:49
  wire [31:0] _result_T_3 = io.b;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:61
  wire [31:0] _result_T_9 = io.b;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :46:61
  wire [31:0] _result_T_38 = io.b;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :53:63
  wire [3:0]  _result_T = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15
  wire [3:0]  _result_T_6 = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15, :46:15
  wire [3:0]  _result_T_12 = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15, :47:15
  wire [3:0]  _result_T_15 = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15, :48:15
  wire [3:0]  _result_T_18 = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15, :49:15
  wire [3:0]  _result_T_21 = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15, :50:15
  wire [3:0]  _result_T_25 = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15, :51:15
  wire [3:0]  _result_T_29 = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15, :52:15
  wire [3:0]  _result_T_35 = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15, :53:15
  wire [3:0]  _result_T_41 = io.opcode[3:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :45:15, :54:15
  wire        _result_T_1 = _result_T == 4'h0;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:45:{15,22}
  wire [32:0] _result_T_4 =
    {_result_T_2[31], _result_T_2} + {_result_T_3[31], _result_T_3};	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:45:{46,53,61}
  wire [32:0] _result_T_5 = _result_T_4;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:45:{53,69}
  wire        _result_T_7 = _result_T_6 == 4'h1;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:46:{15,22}
  wire [32:0] _result_T_10 =
    {_result_T_8[31], _result_T_8} - {_result_T_9[31], _result_T_9};	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:46:{46,53,61}
  wire [32:0] _result_T_11 = _result_T_10;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:46:{53,69}
  wire        _result_T_13 = _result_T_12 == 4'h8;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:47:{15,22}
  wire [31:0] _result_T_14 = io.a ^ io.b;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :47:46
  wire        _result_T_16 = _result_T_15 == 4'hC;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:48:{15,22}
  wire [31:0] _result_T_17 = io.a | io.b;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :48:46
  wire        _result_T_19 = _result_T_18 == 4'hE;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:49:{15,22}
  wire [31:0] _result_T_20 = io.a & io.b;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :49:46
  wire        _result_T_22 = _result_T_21 == 4'h2;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:50:{15,22}
  wire [5:0]  _result_T_23 = io.b[5:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :50:53
  wire [5:0]  _result_T_27 = io.b[5:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :50:53, :51:53
  wire [5:0]  _result_T_32 = io.b[5:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :50:53, :52:60
  wire [94:0] _result_T_24 = {63'h0, io.a} << _result_T_23;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :50:{46,53}
  wire        _result_T_26 = _result_T_25 == 4'hA;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:51:{15,22}
  wire [31:0] _result_T_28 = io.a >> _result_T_27;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :51:{46,53}
  wire        _result_T_30 = _result_T_29 == 4'hB;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:52:{15,22}
  wire [31:0] _result_T_33 = $signed($signed(_result_T_31) >>> _result_T_32);	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:52:{46,53,60}
  wire [31:0] _result_T_34 = _result_T_33;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:52:{53,68}
  wire        _result_T_36 = _result_T_35 == 4'h4;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:53:{15,22}
  wire        _result_T_39 = $signed(_result_T_37) < $signed(_result_T_38);	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:53:{49,56,63}
  wire        _result_T_40 = _result_T_39;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:53:{43,56}
  wire        _result_T_42 = _result_T_41 == 4'h6;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:54:{15,22}
  wire        _result_T_43 = io.a < io.b;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :54:49
  wire        _result_T_44 = _result_T_43;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:54:{43,49}
  wire [31:0] _result_T_45 = _result_T_42 ? {31'h0, _result_T_44} : 32'h0;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:54:{22,43}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [31:0] _result_T_46 = _result_T_36 ? {31'h0, _result_T_40} : _result_T_45;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:53:{22,43}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [31:0] _result_T_47 = _result_T_30 ? _result_T_34 : _result_T_46;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:52:{22,68}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [31:0] _result_T_48 = _result_T_26 ? _result_T_28 : _result_T_47;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:51:{22,46}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [94:0] _result_T_49 = _result_T_22 ? _result_T_24 : {63'h0, _result_T_48};	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:50:{22,46}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [94:0] _result_T_50 = _result_T_19 ? {63'h0, _result_T_20} : _result_T_49;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:49:{22,46}, :50:46, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [94:0] _result_T_51 = _result_T_16 ? {63'h0, _result_T_17} : _result_T_50;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:48:{22,46}, :50:46, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [94:0] _result_T_52 = _result_T_13 ? {63'h0, _result_T_14} : _result_T_51;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:47:{22,46}, :50:46, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [94:0] _result_T_53 = _result_T_7 ? {62'h0, _result_T_11} : _result_T_52;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:46:{22,69}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [94:0] result = _result_T_1 ? {62'h0, _result_T_5} : _result_T_53;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:45:{22,69}, src/main/scala/chisel3/util/Mux.scala:126:16
  assign io = '{a: io_a, b: io_b, result: (result[31:0]), opcode: io_opcode};	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7, :62:13, src/main/scala/chisel3/util/Mux.scala:126:16
  assign io_result = io.result;	// src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala:28:7
endmodule

module LoadUnit(	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7
  input  [31:0] io_addr,	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:9:14
                io_dataIn,	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:9:14
  input  [2:0]  io_funct3,	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:9:14
  output [31:0] io_dataOut	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:9:14
);

  wire [31:0] extractedData;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:35:27
  wire [1:0]  _loadWidth_T_7 = 2'h2;	// src/main/scala/chisel3/util/Mux.scala:126:16
  wire
    struct packed {logic [31:0] addr; logic [31:0] dataIn; logic [2:0] funct3; logic [31:0] dataOut; }
    io;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7
  wire [31:0] _extractedData_T_5 = io.dataIn;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7, :39:38
  wire [1:0]  _loadWidth_T_9;	// src/main/scala/chisel3/util/Mux.scala:126:16
  wire        _isSigned_T_4;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:33:53
  wire        _GEN = io.funct3 == 3'h0;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7, :28:16
  wire        _loadWidth_T;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:28:16
  assign _loadWidth_T = _GEN;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:28:16
  wire        _isSigned_T;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:33:26
  assign _isSigned_T = _GEN;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:28:16, :33:26
  wire        _loadWidth_T_1 = io.funct3 == 3'h4;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7, :28:36
  wire        _loadWidth_T_2 = _loadWidth_T | _loadWidth_T_1;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:28:{16,23,36}
  wire        _GEN_0 = io.funct3 == 3'h1;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7, :29:16
  wire        _loadWidth_T_3;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:29:16
  assign _loadWidth_T_3 = _GEN_0;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:29:16
  wire        _isSigned_T_1;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:33:46
  assign _isSigned_T_1 = _GEN_0;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:29:16, :33:46
  wire        _loadWidth_T_4 = io.funct3 == 3'h5;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7, :29:36
  wire        _loadWidth_T_5 = _loadWidth_T_3 | _loadWidth_T_4;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:29:{16,23,36}
  wire        _GEN_1 = io.funct3 == 3'h2;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7, :30:16
  wire        _loadWidth_T_6;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:30:16
  assign _loadWidth_T_6 = _GEN_1;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:30:16
  wire        _isSigned_T_3;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:33:66
  assign _isSigned_T_3 = _GEN_1;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:30:16, :33:66
  wire [1:0]  _loadWidth_T_8 = _loadWidth_T_5 ? 2'h1 : 2'h2;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:29:23, :38:16, src/main/scala/chisel3/util/Mux.scala:126:16
  assign _loadWidth_T_9 = _loadWidth_T_2 ? 2'h0 : _loadWidth_T_8;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:28:23, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [1:0]  loadWidth = _loadWidth_T_9;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:24:23, src/main/scala/chisel3/util/Mux.scala:126:16
  wire        _isSigned_T_2 = _isSigned_T | _isSigned_T_1;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:33:{26,33,46}
  assign _isSigned_T_4 = _isSigned_T_2 | _isSigned_T_3;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:33:{33,53,66}
  wire        isSigned = _isSigned_T_4;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:25:22, :33:53
  wire [31:0] _extractedData_T_8;	// src/main/scala/chisel3/util/Mux.scala:126:16
  wire [31:0] _io_dataOut_T = extractedData;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:35:27, :42:45
  wire        _extractedData_T = loadWidth == 2'h0;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:24:23, :37:16
  wire [7:0]  _extractedData_T_1 = _extractedData_T_5[7:0];	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:37:38, :39:38
  wire        _extractedData_T_2 = loadWidth == 2'h1;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:24:23, :38:16
  wire [15:0] _extractedData_T_3 = _extractedData_T_5[15:0];	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:38:38, :39:38
  wire        _extractedData_T_4 = loadWidth == 2'h2;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:24:23, :39:16
  wire [31:0] _extractedData_T_6 =
    _extractedData_T_4 ? _extractedData_T_5 : _extractedData_T_5;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:39:{16,38}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [31:0] _extractedData_T_7 =
    _extractedData_T_2 ? {16'h0, _extractedData_T_3} : _extractedData_T_6;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:38:{16,38}, src/main/scala/chisel3/util/Mux.scala:126:16
  assign _extractedData_T_8 =
    _extractedData_T ? {24'h0, _extractedData_T_1} : _extractedData_T_7;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:37:{16,38}, src/main/scala/chisel3/util/Mux.scala:126:16
  assign extractedData = _extractedData_T_8;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:35:27, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [31:0] _io_dataOut_T_1 = _io_dataOut_T;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:42:{45,60}
  wire [32:0] _io_dataOut_T_2 = {1'h0, extractedData};	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:30:16, :35:27, :42:82
  wire [32:0] _io_dataOut_T_3 = _io_dataOut_T_2;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:42:{82,95}
  wire [32:0] _io_dataOut_T_4 = isSigned ? {1'h0, _io_dataOut_T_1} : _io_dataOut_T_3;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:25:22, :30:16, :42:{20,60,95}
  assign io =
    '{addr: io_addr,
      dataIn: io_dataIn,
      funct3: io_funct3,
      dataOut: (_io_dataOut_T_4[31:0])};	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7, :42:{14,20}
  assign io_dataOut = io.dataOut;	// src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala:8:7
endmodule

module StoreUnit(	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7
  input  [31:0] io_addr,	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:7:14
                io_dataIn,	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:7:14
  input  [2:0]  io_funct3,	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:7:14
  output [31:0] io_memWrite	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:7:14
);

  wire
    struct packed {logic [31:0] addr; logic [31:0] dataIn; logic [2:0] funct3; logic [31:0] memWrite; }
    io;	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7
  wire [7:0]  _dataOut_T = io.dataIn[7:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7, :18:40
  wire [31:0] _dataOut_T_1 = {24'h0, _dataOut_T};	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:18:{19,40}
  wire [15:0] _dataOut_T_2 = io.dataIn[15:0];	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7, :20:40
  wire [31:0] _dataOut_T_3 = {16'h0, _dataOut_T_2};	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:20:{19,40}
  wire [31:0] dataOut =
    io.funct3 == 3'h0
      ? _dataOut_T_1
      : io.funct3 == 3'h1 ? _dataOut_T_3 : io.funct3 == 3'h2 ? io.dataIn : 32'h0;	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7, :14:21, :17:{18,32}, :18:{13,19}, :19:{25,39}, :20:{13,19}, :21:{25,39}, :22:13, :24:13
  assign io = '{addr: io_addr, dataIn: io_dataIn, funct3: io_funct3, memWrite: dataOut};	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7, :14:21, :27:15
  assign io_memWrite = io.memWrite;	// src/main/scala/OctoNyteCore/ExecutionUnits/StoreUnit.scala:6:7
endmodule

// VCS coverage exclude_file
module regFile_32x32(	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:31];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
  always @(posedge W0_clk) begin	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
    if (W0_en & 1'h1)	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
      Memory[W0_addr] <= W0_data;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
endmodule

module OctoNyteCPU(	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
  input         clock,	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
                reset,	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
  output [31:0] io_memAddr,	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:11:14
  input  [31:0] io_memData,	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:11:14
  output        io_memWrite,	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:11:14
  input  [31:0] io_inst	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:11:14
);

  wire [31:0] imm;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:41:17
  wire [31:0] _storeUnit_io_memWrite;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:73:25
  wire [31:0] _alu_io_result;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:66:19
  wire        _branchUnit_io_taken;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:56:26
  wire [31:0] _branchUnit_io_target;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:56:26
  wire [31:0] _regFile_ext_R0_data;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
  wire [31:0] _regFile_ext_R1_data;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
  wire
    struct packed {logic [31:0] memAddr; logic [31:0] memData; logic memWrite; logic [31:0] inst; }
    io;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
  reg  [31:0] IF_ID;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22
  reg  [31:0] MEM_WB;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:22:23
  reg  [31:0] pc;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:25:19
  wire [6:0]  opcode = IF_ID[6:0];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :35:21
  wire [4:0]  rs1 = IF_ID[19:15];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :36:18
  wire [4:0]  rs2 = IF_ID[24:20];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :37:18
  wire [4:0]  rd = IF_ID[11:7];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :38:17
  wire [2:0]  funct3 = IF_ID[14:12];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :39:21
  wire [2:0]  branchOp = funct3;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:39:21, :42:22
  wire [6:0]  funct7 = IF_ID[31:25];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :40:21
  wire [31:0] _branchUnit_io_imm_T = imm;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:41:17, :60:28
  wire        _imm_T = opcode == 7'h3;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:35:21, :46:13
  wire [11:0] _imm_T_1 = IF_ID[31:20];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :46:39
  wire [11:0] _imm_T_3 = IF_ID[31:20];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :46:39, :47:39
  wire [11:0] _imm_T_5 = IF_ID[31:20];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :46:39, :48:39
  wire        _imm_T_2 = opcode == 7'h63;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:35:21, :47:13
  wire        _imm_T_4 = opcode == 7'h13;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:35:21, :48:13
  wire        _imm_T_6 = opcode == 7'h6F;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:35:21, :49:13
  wire [19:0] _imm_T_7 = IF_ID[31:12];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :49:39
  wire [19:0] _imm_T_8 = _imm_T_6 ? _imm_T_7 : 20'h0;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:49:{13,39}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [19:0] _imm_T_9 = _imm_T_4 ? {8'h0, _imm_T_5} : _imm_T_8;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:48:{13,39}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [19:0] _imm_T_10 = _imm_T_2 ? {8'h0, _imm_T_3} : _imm_T_9;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:47:{13,39}, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [19:0] _imm_T_11 = _imm_T ? {8'h0, _imm_T_1} : _imm_T_10;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:46:{13,39}, src/main/scala/chisel3/util/Mux.scala:126:16
  assign imm = {12'h0, _imm_T_11};	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:41:17, :45:7, src/main/scala/chisel3/util/Mux.scala:126:16
  wire [5:0]  _alu_io_opcode_T = IF_ID[5:0];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22, :69:25
  wire [31:0] _MEM_WB_T = _branchUnit_io_taken ? _branchUnit_io_target : _alu_io_result;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:56:26, :66:19, :84:16
  wire [32:0] _pc_T = {1'h0, pc} + 33'h4;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:25:19, :90:14
  wire [31:0] _pc_T_1 = _pc_T[31:0];	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:90:14
  assign io =
    '{memAddr: _alu_io_result,
      memData: io_memData,
      memWrite: (_storeUnit_io_memWrite[0]),
      inst: io_inst};	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7, :66:19, :73:25, :100:15
  wire [31:0] nextPc;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:26:20
  always @(posedge clock) begin	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
    if (reset) begin	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
      IF_ID <= 32'h0;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:19:22
      MEM_WB <= 32'h0;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:22:23
      pc <= 32'h0;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:25:19
    end
    else begin	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
      IF_ID <= io.inst;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7, :19:22
      MEM_WB <= _MEM_WB_T;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:22:23, :84:16
      pc <= _branchUnit_io_taken ? nextPc : _pc_T_1;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:25:19, :26:20, :56:26, :87:29, :88:8, :90:{8,14}
    end
  end // always @(posedge)
  regFile_32x32 regFile_ext (	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
    .R0_addr (rs2),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:37:18
    .R0_en   (1'h1),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
    .R0_clk  (clock),
    .R0_data (_regFile_ext_R0_data),
    .R1_addr (rs1),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:36:18
    .R1_en   (1'h1),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
    .R1_clk  (clock),
    .R1_data (_regFile_ext_R1_data),
    .W0_addr (rd),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:38:17
    .W0_en   (|MEM_WB),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:22:23, :94:15
    .W0_clk  (clock),
    .W0_data (MEM_WB)	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:22:23
  );	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
  BranchUnit branchUnit (	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:56:26
    .io_rs1        (_regFile_ext_R1_data),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
    .io_rs2        (_regFile_ext_R0_data),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
    .io_pc         (pc),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:25:19
    .io_imm        (_branchUnit_io_imm_T[11:0]),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:60:{21,28}
    .io_branchOp   (branchOp),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:42:22
    .io_taken      (_branchUnit_io_taken),
    .io_target     (_branchUnit_io_target),
    .io_nextPc     (nextPc),
    .io_misaligned (/* unused */)
  );	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:56:26
  ALU32 alu (	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:66:19
    .io_a      (_regFile_ext_R1_data),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
    .io_b      (_regFile_ext_R0_data),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
    .io_result (_alu_io_result),
    .io_opcode (_alu_io_opcode_T)	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:69:25
  );	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:66:19
  LoadUnit loadUnit (	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:72:24
    .io_addr    (_alu_io_result),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:66:19
    .io_dataIn  (io.memData),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
    .io_funct3  (funct3),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:39:21
    .io_dataOut (/* unused */)
  );	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:72:24
  StoreUnit storeUnit (	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:73:25
    .io_addr     (_alu_io_result),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:66:19
    .io_dataIn   (_regFile_ext_R0_data),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:29:20
    .io_funct3   (funct3),	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:39:21
    .io_memWrite (_storeUnit_io_memWrite)
  );	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:73:25
  assign io_memAddr = io.memAddr;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
  assign io_memWrite = io.memWrite;	// src/main/scala/OctoNyteCore/OctoNyteCPU/OctoNyteCPU.scala:10:7
endmodule

