# Single-Cycle-CPU
Added to, debugged, and tested new features of a single cycle CPU using Verilog.

More information is on the lab report, "Lab6.pdf".
