Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 22 18:47:31 2024
| Host         : FlightSim2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (91)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (91)
-------------------------------
 There are 91 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.164        0.000                      0                  176        0.127        0.000                      0                  176        2.000        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.164        0.000                      0                  176        0.242        0.000                      0                  176        2.867        0.000                       0                    93  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.166        0.000                      0                  176        0.242        0.000                      0                  176        2.867        0.000                       0                    93  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.164        0.000                      0                  176        0.127        0.000                      0                  176  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.164        0.000                      0                  176        0.127        0.000                      0                  176  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 2.389ns (44.178%)  route 3.019ns (55.822%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.775     4.500    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.061     5.664    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.389ns (44.617%)  route 2.965ns (55.383%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.721     4.447    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.067     5.658    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.658    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.389ns (44.586%)  route 2.969ns (55.414%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.725     4.451    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.058     5.667    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.389ns (44.586%)  route 2.969ns (55.414%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.725     4.451    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.028     5.697    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.389ns (44.617%)  route 2.965ns (55.383%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.721     4.447    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.031     5.694    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.389ns (44.651%)  route 2.961ns (55.349%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.717     4.443    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.028     5.697    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.389ns (45.134%)  route 2.904ns (54.866%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.660     4.386    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.115     5.727    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.081     5.646    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 2.389ns (45.082%)  route 2.910ns (54.918%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.666     4.392    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.115     5.727    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.058     5.669    vga_red_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.389ns (45.179%)  route 2.899ns (54.821%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.655     4.381    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.115     5.727    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.061     5.666    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.389ns (45.781%)  route 2.829ns (54.219%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.585     4.311    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.081     5.644    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  1.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.252ns (64.846%)  route 0.137ns (35.154%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X113Y91        FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.137    -0.295    box_y_dir_reg_n_0
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  box_y_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.250    box_y_reg[0]_i_4_n_0
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.184 r  box_y_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.184    box_y_reg_reg[0]_i_1_n_6
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[1]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.426    box_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.498%)  route 0.189ns (53.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.634    -0.574    pxl_clk
    SLICE_X108Y91        FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.189    -0.221    v_sync_reg
    SLICE_X113Y86        FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.903    -0.812    pxl_clk
    SLICE_X113Y86        FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.274    -0.539    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.070    -0.469    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.482%)  route 0.090ns (23.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.090    -0.318    box_y_reg_reg[2]
    SLICE_X112Y91        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.189 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    box_y_reg_reg[0]_i_1_n_4
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.439    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.317    box_y_reg_reg[4]
    SLICE_X112Y92        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.188 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.188    box_y_reg_reg[4]_i_1_n_6
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.134    -0.439    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.572    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.316    box_y_reg_reg[8]
    SLICE_X112Y93        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.187 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.187    box_y_reg_reg[8]_i_1_n_6
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.134    -0.438    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.572    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.316    box_y_reg_reg[10]
    SLICE_X112Y93        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.187 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    box_y_reg_reg[8]_i_1_n_4
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.134    -0.438    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.367    box_x_reg_reg[8]
    SLICE_X105Y95        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.243 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.243    box_x_reg_reg[8]_i_1_n_6
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X105Y95        FDRE (Hold_fdre_C_D)         0.105    -0.495    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.595%)  route 0.091ns (25.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.367    box_x_reg_reg[2]
    SLICE_X105Y93        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.240 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.240    box_x_reg_reg[0]_i_1_n_4
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X105Y93        FDRE (Hold_fdre_C_D)         0.105    -0.495    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X108Y96        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.238    h_sync_reg
    SLICE_X108Y93        FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.905    -0.810    pxl_clk
    SLICE_X108Y93        FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.254    -0.557    
    SLICE_X108Y93        FDRE (Hold_fdre_C_D)         0.059    -0.498    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 box_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.079    -0.379    box_x_reg_reg[1]
    SLICE_X105Y93        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.233 r  box_x_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.233    box_x_reg_reg[0]_i_1_n_5
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X105Y93        FDRE (Hold_fdre_C_D)         0.105    -0.495    box_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y82    box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y84    box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y84    box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y86    box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y86    box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y86    box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y82    box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y87    box_cntr_reg_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y87    box_cntr_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y87    box_cntr_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y87    box_cntr_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y87    box_cntr_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y93    box_x_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y93    box_x_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y94    box_x_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y94    box_x_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y94    box_x_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y94    box_x_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y82    box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y84    box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y84    box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y82    box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y88    box_cntr_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y82    box_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y82    box_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y83    box_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y83    box_cntr_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y83    box_cntr_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 2.389ns (44.178%)  route 3.019ns (55.822%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.775     4.500    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.061     5.666    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.389ns (44.617%)  route 2.965ns (55.383%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.721     4.447    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.067     5.660    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.660    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.389ns (44.586%)  route 2.969ns (55.414%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.725     4.451    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.058     5.669    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.389ns (44.586%)  route 2.969ns (55.414%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.725     4.451    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.028     5.699    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.389ns (44.617%)  route 2.965ns (55.383%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.721     4.447    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.031     5.696    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.389ns (44.651%)  route 2.961ns (55.349%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.717     4.443    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.028     5.699    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.389ns (45.134%)  route 2.904ns (54.866%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.660     4.386    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.113     5.729    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.081     5.648    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 2.389ns (45.082%)  route 2.910ns (54.918%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.666     4.392    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.113     5.729    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.058     5.671    vga_red_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.389ns (45.179%)  route 2.899ns (54.821%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.655     4.381    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.113     5.729    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.061     5.668    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.389ns (45.781%)  route 2.829ns (54.219%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.585     4.311    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.081     5.646    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.252ns (64.846%)  route 0.137ns (35.154%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X113Y91        FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.137    -0.295    box_y_dir_reg_n_0
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  box_y_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.250    box_y_reg[0]_i_4_n_0
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.184 r  box_y_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.184    box_y_reg_reg[0]_i_1_n_6
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[1]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.426    box_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.498%)  route 0.189ns (53.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.634    -0.574    pxl_clk
    SLICE_X108Y91        FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.189    -0.221    v_sync_reg
    SLICE_X113Y86        FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.903    -0.812    pxl_clk
    SLICE_X113Y86        FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.274    -0.539    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.070    -0.469    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.482%)  route 0.090ns (23.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.090    -0.318    box_y_reg_reg[2]
    SLICE_X112Y91        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.189 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    box_y_reg_reg[0]_i_1_n_4
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.439    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.317    box_y_reg_reg[4]
    SLICE_X112Y92        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.188 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.188    box_y_reg_reg[4]_i_1_n_6
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.134    -0.439    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.572    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.316    box_y_reg_reg[8]
    SLICE_X112Y93        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.187 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.187    box_y_reg_reg[8]_i_1_n_6
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.134    -0.438    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.572    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.316    box_y_reg_reg[10]
    SLICE_X112Y93        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.187 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    box_y_reg_reg[8]_i_1_n_4
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.134    -0.438    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.367    box_x_reg_reg[8]
    SLICE_X105Y95        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.243 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.243    box_x_reg_reg[8]_i_1_n_6
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X105Y95        FDRE (Hold_fdre_C_D)         0.105    -0.495    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.595%)  route 0.091ns (25.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.367    box_x_reg_reg[2]
    SLICE_X105Y93        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.240 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.240    box_x_reg_reg[0]_i_1_n_4
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X105Y93        FDRE (Hold_fdre_C_D)         0.105    -0.495    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X108Y96        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.238    h_sync_reg
    SLICE_X108Y93        FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.905    -0.810    pxl_clk
    SLICE_X108Y93        FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.254    -0.557    
    SLICE_X108Y93        FDRE (Hold_fdre_C_D)         0.059    -0.498    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 box_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.079    -0.379    box_x_reg_reg[1]
    SLICE_X105Y93        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.233 r  box_x_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.233    box_x_reg_reg[0]_i_1_n_5
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X105Y93        FDRE (Hold_fdre_C_D)         0.105    -0.495    box_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y82    box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y84    box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y84    box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y86    box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y86    box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y86    box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y82    box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y87    box_cntr_reg_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y87    box_cntr_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y87    box_cntr_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y87    box_cntr_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y87    box_cntr_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y93    box_x_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y93    box_x_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y94    box_x_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y94    box_x_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y94    box_x_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X105Y94    box_x_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y82    box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y84    box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y84    box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y82    box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y88    box_cntr_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y82    box_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y82    box_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y83    box_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y83    box_cntr_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y83    box_cntr_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 2.389ns (44.178%)  route 3.019ns (55.822%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.775     4.500    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.061     5.664    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.389ns (44.617%)  route 2.965ns (55.383%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.721     4.447    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.067     5.658    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.658    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.389ns (44.586%)  route 2.969ns (55.414%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.725     4.451    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.058     5.667    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.389ns (44.586%)  route 2.969ns (55.414%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.725     4.451    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.028     5.697    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.389ns (44.617%)  route 2.965ns (55.383%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.721     4.447    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.031     5.694    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.389ns (44.651%)  route 2.961ns (55.349%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.717     4.443    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.028     5.697    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.389ns (45.134%)  route 2.904ns (54.866%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.660     4.386    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.115     5.727    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.081     5.646    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 2.389ns (45.082%)  route 2.910ns (54.918%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.666     4.392    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.115     5.727    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.058     5.669    vga_red_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.389ns (45.179%)  route 2.899ns (54.821%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.655     4.381    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.115     5.727    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.061     5.666    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.389ns (45.781%)  route 2.829ns (54.219%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.585     4.311    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.081     5.644    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  1.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.252ns (64.846%)  route 0.137ns (35.154%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X113Y91        FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.137    -0.295    box_y_dir_reg_n_0
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  box_y_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.250    box_y_reg[0]_i_4_n_0
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.184 r  box_y_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.184    box_y_reg_reg[0]_i_1_n_6
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[1]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.115    -0.445    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.311    box_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.498%)  route 0.189ns (53.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.634    -0.574    pxl_clk
    SLICE_X108Y91        FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.189    -0.221    v_sync_reg
    SLICE_X113Y86        FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.903    -0.812    pxl_clk
    SLICE_X113Y86        FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.115    -0.424    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.070    -0.354    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.482%)  route 0.090ns (23.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.090    -0.318    box_y_reg_reg[2]
    SLICE_X112Y91        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.189 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    box_y_reg_reg[0]_i_1_n_4
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.115    -0.458    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.324    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.317    box_y_reg_reg[4]
    SLICE_X112Y92        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.188 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.188    box_y_reg_reg[4]_i_1_n_6
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.115    -0.458    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.134    -0.324    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.572    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.316    box_y_reg_reg[8]
    SLICE_X112Y93        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.187 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.187    box_y_reg_reg[8]_i_1_n_6
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.115    -0.457    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.134    -0.323    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.572    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.316    box_y_reg_reg[10]
    SLICE_X112Y93        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.187 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    box_y_reg_reg[8]_i_1_n_4
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.115    -0.457    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.134    -0.323    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.367    box_x_reg_reg[8]
    SLICE_X105Y95        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.243 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.243    box_x_reg_reg[8]_i_1_n_6
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.115    -0.485    
    SLICE_X105Y95        FDRE (Hold_fdre_C_D)         0.105    -0.380    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.595%)  route 0.091ns (25.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.367    box_x_reg_reg[2]
    SLICE_X105Y93        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.240 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.240    box_x_reg_reg[0]_i_1_n_4
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.115    -0.485    
    SLICE_X105Y93        FDRE (Hold_fdre_C_D)         0.105    -0.380    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X108Y96        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.238    h_sync_reg
    SLICE_X108Y93        FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.905    -0.810    pxl_clk
    SLICE_X108Y93        FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.115    -0.442    
    SLICE_X108Y93        FDRE (Hold_fdre_C_D)         0.059    -0.383    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 box_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.079    -0.379    box_x_reg_reg[1]
    SLICE_X105Y93        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.233 r  box_x_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.233    box_x_reg_reg[0]_i_1_n_5
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.115    -0.485    
    SLICE_X105Y93        FDRE (Hold_fdre_C_D)         0.105    -0.380    box_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 2.389ns (44.178%)  route 3.019ns (55.822%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.775     4.500    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.061     5.664    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.389ns (44.617%)  route 2.965ns (55.383%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.721     4.447    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.067     5.658    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.658    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.389ns (44.586%)  route 2.969ns (55.414%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.725     4.451    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.058     5.667    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.389ns (44.586%)  route 2.969ns (55.414%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.725     4.451    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.028     5.697    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.389ns (44.617%)  route 2.965ns (55.383%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.721     4.447    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.031     5.694    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.389ns (44.651%)  route 2.961ns (55.349%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.717     4.443    vga_green[3]
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X112Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.028     5.697    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.389ns (45.134%)  route 2.904ns (54.866%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.660     4.386    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.115     5.727    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.081     5.646    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 2.389ns (45.082%)  route 2.910ns (54.918%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.666     4.392    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.115     5.727    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.058     5.669    vga_red_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.389ns (45.179%)  route 2.899ns (54.821%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 5.275 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.655     4.381    vga_green[3]
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.686     5.275    pxl_clk
    SLICE_X113Y94        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.842    
                         clock uncertainty           -0.115     5.727    
    SLICE_X113Y94        FDRE (Setup_fdre_C_D)       -0.061     5.666    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.389ns (45.781%)  route 2.829ns (54.219%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.785    -0.907    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.649     0.198    box_x_reg_reg[2]
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.835 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.835    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.150 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.432     1.582    plusOp2[9]
    SLICE_X105Y98        LUT2 (Prop_lut2_I1_O)        0.307     1.889 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.889    vga_red_reg[3]_i_20_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.439 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.163     3.602    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I2_O)        0.124     3.726 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.585     4.311    vga_green[3]
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.684     5.273    pxl_clk
    SLICE_X113Y89        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.115     5.725    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)       -0.081     5.644    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.644    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  1.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.252ns (64.846%)  route 0.137ns (35.154%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X113Y91        FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.137    -0.295    box_y_dir_reg_n_0
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  box_y_reg[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.250    box_y_reg[0]_i_4_n_0
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.184 r  box_y_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.184    box_y_reg_reg[0]_i_1_n_6
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[1]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.115    -0.445    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.311    box_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.498%)  route 0.189ns (53.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.634    -0.574    pxl_clk
    SLICE_X108Y91        FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.189    -0.221    v_sync_reg
    SLICE_X113Y86        FDRE                                         r  v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.903    -0.812    pxl_clk
    SLICE_X113Y86        FDRE                                         r  v_sync_dly_reg_reg/C
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.115    -0.424    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.070    -0.354    v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.482%)  route 0.090ns (23.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.090    -0.318    box_y_reg_reg[2]
    SLICE_X112Y91        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.189 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    box_y_reg_reg[0]_i_1_n_4
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y91        FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.115    -0.458    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134    -0.324    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.091    -0.317    box_y_reg_reg[4]
    SLICE_X112Y92        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.188 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.188    box_y_reg_reg[4]_i_1_n_6
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.115    -0.458    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.134    -0.324    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.572    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.316    box_y_reg_reg[8]
    SLICE_X112Y93        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.187 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.187    box_y_reg_reg[8]_i_1_n_6
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.115    -0.457    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.134    -0.323    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.572    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  box_y_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.316    box_y_reg_reg[10]
    SLICE_X112Y93        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.187 r  box_y_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    box_y_reg_reg[8]_i_1_n_4
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  box_y_reg_reg[11]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.115    -0.457    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.134    -0.323    box_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.367    box_x_reg_reg[8]
    SLICE_X105Y95        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.243 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.243    box_x_reg_reg[8]_i_1_n_6
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y95        FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.115    -0.485    
    SLICE_X105Y95        FDRE (Hold_fdre_C_D)         0.105    -0.380    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.595%)  route 0.091ns (25.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.367    box_x_reg_reg[2]
    SLICE_X105Y93        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.240 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.240    box_x_reg_reg[0]_i_1_n_4
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.115    -0.485    
    SLICE_X105Y93        FDRE (Hold_fdre_C_D)         0.105    -0.380    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.573    pxl_clk
    SLICE_X108Y96        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.170    -0.238    h_sync_reg
    SLICE_X108Y93        FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.905    -0.810    pxl_clk
    SLICE_X108Y93        FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.115    -0.442    
    SLICE_X108Y93        FDRE (Hold_fdre_C_D)         0.059    -0.383    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 box_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.608    -0.600    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  box_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.079    -0.379    box_x_reg_reg[1]
    SLICE_X105Y93        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.233 r  box_x_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.233    box_x_reg_reg[0]_i_1_n_5
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.879    -0.836    pxl_clk
    SLICE_X105Y93        FDRE                                         r  box_x_reg_reg[2]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.115    -0.485    
    SLICE_X105Y93        FDRE (Hold_fdre_C_D)         0.105    -0.380    box_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.146    





