# compile verilog/system verilog design source files
verilog dist_mem_gen_v8_0  "../../../dma_test.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v"
verilog xil_defaultlib  "../../../dma_test.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v"
sv xil_defaultlib  "../../../../lib.sv"
sv xil_defaultlib  "../../../../dma.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
