// Seed: 3779720595
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input uwire id_2
);
  wire id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd77
) (
    input tri0 id_0,
    input supply0 id_1,
    output wor id_2
    , id_15,
    input wor id_3
    , id_16,
    input tri id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 _id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13
);
  wire id_17;
  logic [1 'b0 -  id_9 : 1] id_18;
  ;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_13
  );
  wire id_19;
  logic ["" : 1 'b0] id_20;
  assign id_20[1] = id_16;
endmodule
