// Seed: 3827071476
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  parameter id_3 = 1;
  id_4 :
  assert property (@(*) !id_3) id_2 += -1;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output logic id_2,
    input wand id_3,
    output logic id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8,
    input tri id_9,
    output wor id_10,
    output tri0 id_11#(
        .id_22(1),
        .id_23(-1 + 1),
        .id_24(1),
        .id_25(1 !== 1),
        .id_26(1 | -1 & (-1)),
        .id_27(-1),
        .id_28(1),
        .id_29(1),
        .id_30(-1'b0),
        .id_31(1),
        .id_32(-1),
        .id_33(-1),
        .id_34(1 - -1)
    ),
    input tri0 id_12,
    input wand id_13,
    input supply0 id_14,
    output tri0 id_15,
    input uwire id_16,
    input wand id_17,
    input tri1 id_18,
    input wor id_19,
    output wire id_20
);
  wire id_35;
  always id_2 = -1;
  wire id_36;
  module_0 modCall_1 (
      id_35,
      id_36
  );
  always id_4 = -1;
  assign id_32 = id_33;
  assign id_11 = !-1;
endmodule
