Loading plugins phase: Elapsed time ==> 0s.156ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj -d CY8C5888LTI-LP097 -s D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.404ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TP1_MESURE_FREQ.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj -dcpsoc3 TP1_MESURE_FREQ.v -verilog
======================================================================

======================================================================
Compiling:  TP1_MESURE_FREQ.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj -dcpsoc3 TP1_MESURE_FREQ.v -verilog
======================================================================

======================================================================
Compiling:  TP1_MESURE_FREQ.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj -dcpsoc3 -verilog TP1_MESURE_FREQ.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Feb 15 11:43:52 2022


======================================================================
Compiling:  TP1_MESURE_FREQ.v
Program  :   vpp
Options  :    -yv2 -q10 TP1_MESURE_FREQ.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Feb 15 11:43:52 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TP1_MESURE_FREQ.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TP1_MESURE_FREQ.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj -dcpsoc3 -verilog TP1_MESURE_FREQ.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Feb 15 11:43:52 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\codegentemp\TP1_MESURE_FREQ.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\codegentemp\TP1_MESURE_FREQ.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  TP1_MESURE_FREQ.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj -dcpsoc3 -verilog TP1_MESURE_FREQ.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Feb 15 11:43:53 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\codegentemp\TP1_MESURE_FREQ.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\codegentemp\TP1_MESURE_FREQ.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\Timer_1:Net_260\
	Net_9
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	Net_8
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:lt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:gt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:gte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:lte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:neq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\Comp_1:Net_9\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_1567
	Net_1568
	\PWM_1:PWMUDB:MODULE_3:b_31\
	\PWM_1:PWMUDB:MODULE_3:b_30\
	\PWM_1:PWMUDB:MODULE_3:b_29\
	\PWM_1:PWMUDB:MODULE_3:b_28\
	\PWM_1:PWMUDB:MODULE_3:b_27\
	\PWM_1:PWMUDB:MODULE_3:b_26\
	\PWM_1:PWMUDB:MODULE_3:b_25\
	\PWM_1:PWMUDB:MODULE_3:b_24\
	\PWM_1:PWMUDB:MODULE_3:b_23\
	\PWM_1:PWMUDB:MODULE_3:b_22\
	\PWM_1:PWMUDB:MODULE_3:b_21\
	\PWM_1:PWMUDB:MODULE_3:b_20\
	\PWM_1:PWMUDB:MODULE_3:b_19\
	\PWM_1:PWMUDB:MODULE_3:b_18\
	\PWM_1:PWMUDB:MODULE_3:b_17\
	\PWM_1:PWMUDB:MODULE_3:b_16\
	\PWM_1:PWMUDB:MODULE_3:b_15\
	\PWM_1:PWMUDB:MODULE_3:b_14\
	\PWM_1:PWMUDB:MODULE_3:b_13\
	\PWM_1:PWMUDB:MODULE_3:b_12\
	\PWM_1:PWMUDB:MODULE_3:b_11\
	\PWM_1:PWMUDB:MODULE_3:b_10\
	\PWM_1:PWMUDB:MODULE_3:b_9\
	\PWM_1:PWMUDB:MODULE_3:b_8\
	\PWM_1:PWMUDB:MODULE_3:b_7\
	\PWM_1:PWMUDB:MODULE_3:b_6\
	\PWM_1:PWMUDB:MODULE_3:b_5\
	\PWM_1:PWMUDB:MODULE_3:b_4\
	\PWM_1:PWMUDB:MODULE_3:b_3\
	\PWM_1:PWMUDB:MODULE_3:b_2\
	\PWM_1:PWMUDB:MODULE_3:b_1\
	\PWM_1:PWMUDB:MODULE_3:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1566
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 181 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing Net_12 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Timer_1:TimerUDB:trigger_enable\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN3_1\ to \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN3_0\ to \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__Pin_1_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_2_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_3_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_4_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Rhs of wire one[9] = \USBUART_1:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire Net_12[65] = zero[4]
Removing Rhs of wire Net_4[67] = \Timer_1:Net_55\[68]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[84] = \Timer_1:TimerUDB:control_7\[76]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[86] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_0\[87] = one[9]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_1\[90] = \Timer_1:TimerUDB:control_1\[82]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_0\[91] = \Timer_1:TimerUDB:control_0\[83]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[96] = \Timer_1:TimerUDB:runmode_enable\[169]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[97] = \Timer_1:TimerUDB:hwEnable\[98]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[97] = \Timer_1:TimerUDB:control_7\[76]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[100] = one[9]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[102] = \Timer_1:TimerUDB:status_tc\[99]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\[108] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[147]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\[109] = \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[164]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\[111] = \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[165]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[113] = \Timer_1:TimerUDB:capt_int_temp\[112]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[114] = \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\[115]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\[115] = \Timer_1:TimerUDB:int_capt_count_1\[107]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[116] = \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\[117]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\[117] = \Timer_1:TimerUDB:int_capt_count_0\[110]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[118] = \Timer_1:TimerUDB:sIntCapCount:MODIN2_1\[119]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN2_1\[119] = \Timer_1:TimerUDB:control_1\[82]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[120] = \Timer_1:TimerUDB:sIntCapCount:MODIN2_0\[121]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN2_0\[121] = \Timer_1:TimerUDB:control_0\[83]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[122] = \Timer_1:TimerUDB:int_capt_count_1\[107]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[123] = \Timer_1:TimerUDB:int_capt_count_0\[110]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[124] = \Timer_1:TimerUDB:control_1\[82]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[125] = \Timer_1:TimerUDB:control_0\[83]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[126] = \Timer_1:TimerUDB:int_capt_count_1\[107]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[127] = \Timer_1:TimerUDB:int_capt_count_0\[110]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[128] = \Timer_1:TimerUDB:control_1\[82]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[129] = \Timer_1:TimerUDB:control_0\[83]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[132] = one[9]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[133] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[131]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[135] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[134]
Removing Rhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[147] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[136]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[158] = \Timer_1:TimerUDB:int_capt_count_1\[107]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN3_1\[159] = \Timer_1:TimerUDB:int_capt_count_1\[107]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[160] = \Timer_1:TimerUDB:int_capt_count_0\[110]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN3_0\[161] = \Timer_1:TimerUDB:int_capt_count_0\[110]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[167] = one[9]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[168] = one[9]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[171] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[172] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[173] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[174] = \Timer_1:TimerUDB:status_tc\[99]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[175] = \Timer_1:TimerUDB:capt_int_temp\[112]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[176] = \Timer_1:TimerUDB:fifo_full\[177]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[178] = \Timer_1:TimerUDB:fifo_nempty\[179]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[181] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[182] = \Timer_1:TimerUDB:trig_reg\[170]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[183] = \Timer_1:TimerUDB:per_zero\[101]
Removing Lhs of wire tmpOE__Pin_1_net_0[361] = one[9]
Removing Rhs of wire Net_31[369] = \Comp_1:Net_1\[372]
Removing Lhs of wire tmpOE__Pin_2_net_0[376] = one[9]
Removing Lhs of wire tmpOE__Pin_3_net_0[384] = one[9]
Removing Lhs of wire tmpOE__Pin_4_net_0[389] = one[9]
Removing Rhs of wire Net_619[390] = \PWM_1:Net_96\[568]
Removing Rhs of wire Net_619[390] = \PWM_1:PWMUDB:pwm_i_reg\[560]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[409] = \PWM_1:PWMUDB:control_7\[401]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[419] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[420] = \PWM_1:PWMUDB:control_7\[401]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[424] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[426] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[427] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[428] = \PWM_1:PWMUDB:runmode_enable\[425]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[432] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[433] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[434] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[435] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[438] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_1\[442] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\[730]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_0\[444] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\[731]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[445] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[446] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[447] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[448] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[451] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[452] = zero[4]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[453] = \PWM_1:PWMUDB:final_kill_reg\[467]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[454] = zero[4]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[455] = \PWM_1:PWMUDB:fifo_full\[474]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[457] = \PWM_1:PWMUDB:cmp2_status_reg\[466]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[458] = \PWM_1:PWMUDB:cmp1_status_reg\[465]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[463] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[464] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[468] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[469] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[470] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[471] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[472] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[473] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[475] = \PWM_1:PWMUDB:tc_i\[430]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[476] = \PWM_1:PWMUDB:runmode_enable\[425]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[477] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[558] = \PWM_1:PWMUDB:cmp1_less\[529]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[563] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[565] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[571] = \PWM_1:PWMUDB:cmp1\[461]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\[612] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\[613] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\[614] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\[615] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\[616] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\[617] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\[618] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\[619] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\[620] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\[621] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\[622] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\[623] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\[624] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\[625] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\[626] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\[627] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\[628] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\[629] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\[630] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\[631] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\[632] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\[633] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_1\[634] = \PWM_1:PWMUDB:MODIN4_1\[635]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN4_1\[635] = \PWM_1:PWMUDB:dith_count_1\[441]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_0\[636] = \PWM_1:PWMUDB:MODIN4_0\[637]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN4_0\[637] = \PWM_1:PWMUDB:dith_count_0\[443]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[769] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[770] = one[9]
Removing Rhs of wire Net_428[771] = \PWM_1:Net_55\[459]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[778] = Net_7[93]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[779] = \Timer_1:TimerUDB:status_tc\[99]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[780] = \Timer_1:TimerUDB:control_7\[76]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[781] = \Timer_1:TimerUDB:capt_fifo_load\[95]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[785] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[786] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[787] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[790] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[793] = \PWM_1:PWMUDB:cmp1\[461]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[794] = \PWM_1:PWMUDB:cmp1_status\[462]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[795] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[797] = \PWM_1:PWMUDB:pwm_i\[561]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[798] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[799] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[800] = \PWM_1:PWMUDB:status_2\[456]

------------------------------------------------------
Aliased 0 equations, 145 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_1:TimerUDB:fifo_load_polarized\ <= ((not \Timer_1:TimerUDB:capture_last\ and Net_7));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (\Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 60):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ <= (not \Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Virtual signal \Timer_1:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer_1:TimerUDB:capt_fifo_load\ <= ((not \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:control_7\ and Net_7));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\' (cost = 8):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ <= ((not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[170] = \Timer_1:TimerUDB:control_7\[76]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[479] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[740] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[750] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[760] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[788] = \PWM_1:PWMUDB:control_7\[401]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[796] = zero[4]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj" -dcpsoc3 TP1_MESURE_FREQ.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.029ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Tuesday, 15 February 2022 11:43:53
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\TP1_MESURE_FREQ.cydsn\TP1_MESURE_FREQ.cyprj -d CY8C5888LTI-LP097 TP1_MESURE_FREQ.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock_12MHz'. Fanout=4, Signal=Net_178
    Digital Clock 1: Automatic-assigning  clock 'PWM_clock_15kHz'. Fanout=1, Signal=Net_855
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_12MHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_12MHz, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_12MHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_12MHz, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_clock_15kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_clock_15kHz, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_16 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_31 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            input => Net_619 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * Net_7 * 
              !\Timer_1:TimerUDB:capture_last\
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_178) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_178) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_178) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_178) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_619, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_619 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_178 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_178 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_178 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_178 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_855 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_855 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_178 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_4 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_855 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ ,
            interrupt => Net_428 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => Net_178 ,
            in => Net_31 ,
            out => Net_7 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_178 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_855 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_BP
        PORT MAP (
            interrupt => Net_38 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_pwm
        PORT MAP (
            interrupt => Net_428 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :    9 :   39 :   48 : 18.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   11 :  181 :  192 :  5.73 %
  Unique P-terms              :   19 :  365 :  384 :  4.95 %
  Total P-terms               :   19 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
Tech mapping phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(15)][IoId=(1)] : Pin_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_3(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_4(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 46% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 63% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 92% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(15)][IoId=(1)] : Pin_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_3(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_4(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
Comparator[1]@[FFB(Comparator,1)] : \Comp_1:ctComp\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_16 {
    comp_1_vplus
    agr5_x_comp_1_vplus
    agr5
    agr5_x_p15_1
    p15_1
  }
  Net: Net_23 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    comp_vref_vdda_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_1_vminus_x_comp_vref_vdda_0256
    comp_1_vminus
  }
}
Map of item to net {
  comp_1_vplus                                     -> Net_16
  agr5_x_comp_1_vplus                              -> Net_16
  agr5                                             -> Net_16
  agr5_x_p15_1                                     -> Net_16
  p15_1                                            -> Net_16
  common_Vdda/2                                    -> Net_23
  common_Vdda/2_x_comp_vref_vdda                   -> Net_23
  comp_vref_vdda                                   -> Net_23
  comp_vref_vdda_x_comp_vref_vdda_0256             -> Net_23
  comp_vref_vdda_0256                              -> Net_23
  comp_1_vminus_x_comp_vref_vdda_0256              -> Net_23
  comp_1_vminus                                    -> Net_23
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :   43 :   48 :  10.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.20
                   Pterms :            3.80
               Macrocells :            2.20
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 254, final cost is 254 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       2.50 :       1.83
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * Net_7 * 
              !\Timer_1:TimerUDB:capture_last\
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_178) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_178) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_178) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_178) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_178 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_178 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => Net_178 ,
        in => Net_31 ,
        out => Net_7 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_178 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_178 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_4 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_855 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_178 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(1,4)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_178 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_619, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_619 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_855) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_855 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_855 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ ,
        interrupt => Net_428 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_855 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_pwm
        PORT MAP (
            interrupt => Net_428 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_BP
        PORT MAP (
            interrupt => Net_38 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_31 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =Pin_3
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_38 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        input => Net_619 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_16 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_178 ,
            dclk_0 => Net_178_local ,
            dclk_glb_1 => Net_855 ,
            dclk_1 => Net_855_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_16 ,
            vminus => Net_23 ,
            clk_udb => Net_178_local ,
            out => Net_31 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_1 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_23 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |          Pin_2(0) | In(Net_31)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |          Pin_4(0) | In(Net_619)
     |   2 |     * |    RISING |      RES_PULL_UP |          Pin_3(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   1 |     * |      NONE |      HI_Z_ANALOG |          Pin_1(0) | Analog(Net_16)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.936ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TP1_MESURE_FREQ_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.732ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.763ms
API generation phase: Elapsed time ==> 1s.357ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
