{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722410486886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722410486886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 14:21:26 2024 " "Processing started: Wed Jul 31 14:21:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722410486886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722410486886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HienThiDemLui41 -c HienThiDemLui41 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HienThiDemLui41 -c HienThiDemLui41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722410486886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722410487261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hienthidemlui41.v 1 1 " "Found 1 design units, including 1 entities, in source file hienthidemlui41.v" { { "Info" "ISGN_ENTITY_NAME" "1 HienThiDemLui41 " "Found entity 1: HienThiDemLui41" {  } { { "HienThiDemLui41.v" "" { Text "C:/altera/Project/Lab2/HienThiDemLui41/HienThiDemLui41.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722410487308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722410487308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/project/lab2/demlui4to1/demlui4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/project/lab2/demlui4to1/demlui4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DemLui4to1 " "Found entity 1: DemLui4to1" {  } { { "../DemLui4to1/DemLui4to1.v" "" { Text "C:/altera/Project/Lab2/DemLui4to1/DemLui4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722410487308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722410487308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/project/lab2/giaimaled7doan/giaimaled7doan.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/project/lab2/giaimaled7doan/giaimaled7doan.v" { { "Info" "ISGN_ENTITY_NAME" "1 GiaiMaLED7Doan " "Found entity 1: GiaiMaLED7Doan" {  } { { "../GiaiMaLED7Doan/GiaiMaLED7Doan.v" "" { Text "C:/altera/Project/Lab2/GiaiMaLED7Doan/GiaiMaLED7Doan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722410487324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722410487324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HienThiDemLui41 " "Elaborating entity \"HienThiDemLui41\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722410487355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DemLui4to1 DemLui4to1:use1 " "Elaborating entity \"DemLui4to1\" for hierarchy \"DemLui4to1:use1\"" {  } { { "HienThiDemLui41.v" "use1" { Text "C:/altera/Project/Lab2/HienThiDemLui41/HienThiDemLui41.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722410487355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GiaiMaLED7Doan GiaiMaLED7Doan:use2 " "Elaborating entity \"GiaiMaLED7Doan\" for hierarchy \"GiaiMaLED7Doan:use2\"" {  } { { "HienThiDemLui41.v" "use2" { Text "C:/altera/Project/Lab2/HienThiDemLui41/HienThiDemLui41.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722410487378 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "state\[3\] " "Net \"state\[3\]\" is missing source, defaulting to GND" {  } { { "HienThiDemLui41.v" "state\[3\]" { Text "C:/altera/Project/Lab2/HienThiDemLui41/HienThiDemLui41.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1722410487387 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1722410487387 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1722410487637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "HienThiDemLui41.v" "" { Text "C:/altera/Project/Lab2/HienThiDemLui41/HienThiDemLui41.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722410487653 "|HienThiDemLui41|led[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1722410487653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1722410487684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722410487809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722410487809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722410487840 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722410487840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722410487840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722410487840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722410487872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 14:21:27 2024 " "Processing ended: Wed Jul 31 14:21:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722410487872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722410487872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722410487872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722410487872 ""}
