
autoLoggerSDCard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011e70  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ed8  08012050  08012050  00013050  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012f28  08012f28  000141dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012f28  08012f28  00013f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012f30  08012f30  000141dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012f30  08012f30  00013f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012f34  08012f34  00013f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08012f38  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000062a8  200001e0  08013114  000141e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20006488  08013114  00014488  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000141dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022ade  00000000  00000000  0001420c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d29  00000000  00000000  00036cea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c50  00000000  00000000  0003ba18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015fd  00000000  00000000  0003d668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c2e5  00000000  00000000  0003ec65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029098  00000000  00000000  0006af4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001061ca  00000000  00000000  00093fe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019a1ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008f3c  00000000  00000000  0019a1f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001a312c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012038 	.word	0x08012038

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	08012038 	.word	0x08012038

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <MPU6050_init>:
extern float mean_pitch, mean_roll, mean_yaw, mean_ax, mean_ay, mean_az;

uint32_t last_time = 0;

void MPU6050_init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
	uint8_t check,data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1 , 1000);
 8001076:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800107a:	9302      	str	r3, [sp, #8]
 800107c:	2301      	movs	r3, #1
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	1dfb      	adds	r3, r7, #7
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	2301      	movs	r3, #1
 8001086:	2275      	movs	r2, #117	@ 0x75
 8001088:	21d0      	movs	r1, #208	@ 0xd0
 800108a:	4835      	ldr	r0, [pc, #212]	@ (8001160 <MPU6050_init+0xf0>)
 800108c:	f003 fd5a 	bl	8004b44 <HAL_I2C_Mem_Read>
	if (check == 104)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2b68      	cmp	r3, #104	@ 0x68
 8001094:	d13b      	bne.n	800110e <MPU6050_init+0x9e>
	{
		//Power management register write all 0's to wake up sensor
		data = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 800109a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800109e:	9302      	str	r3, [sp, #8]
 80010a0:	2301      	movs	r3, #1
 80010a2:	9301      	str	r3, [sp, #4]
 80010a4:	1dbb      	adds	r3, r7, #6
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2301      	movs	r3, #1
 80010aa:	226b      	movs	r2, #107	@ 0x6b
 80010ac:	21d0      	movs	r1, #208	@ 0xd0
 80010ae:	482c      	ldr	r0, [pc, #176]	@ (8001160 <MPU6050_init+0xf0>)
 80010b0:	f003 fc34 	bl	800491c <HAL_I2C_Mem_Write>
		//Set data rate of 1KHz by writing SMPRT_DIV register
		data = 0x07;
 80010b4:	2307      	movs	r3, #7
 80010b6:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 80010b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010bc:	9302      	str	r3, [sp, #8]
 80010be:	2301      	movs	r3, #1
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	1dbb      	adds	r3, r7, #6
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2301      	movs	r3, #1
 80010c8:	2219      	movs	r2, #25
 80010ca:	21d0      	movs	r1, #208	@ 0xd0
 80010cc:	4824      	ldr	r0, [pc, #144]	@ (8001160 <MPU6050_init+0xf0>)
 80010ce:	f003 fc25 	bl	800491c <HAL_I2C_Mem_Write>
		//Writing both register with 0 to set full scale range
		data = 0x00;
 80010d2:	2300      	movs	r3, #0
 80010d4:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 80010d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	2301      	movs	r3, #1
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	1dbb      	adds	r3, r7, #6
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	2301      	movs	r3, #1
 80010e6:	221c      	movs	r2, #28
 80010e8:	21d0      	movs	r1, #208	@ 0xd0
 80010ea:	481d      	ldr	r0, [pc, #116]	@ (8001160 <MPU6050_init+0xf0>)
 80010ec:	f003 fc16 	bl	800491c <HAL_I2C_Mem_Write>
		
		data = 0x00;
 80010f0:	2300      	movs	r3, #0
 80010f2:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 80010f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010f8:	9302      	str	r3, [sp, #8]
 80010fa:	2301      	movs	r3, #1
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	1dbb      	adds	r3, r7, #6
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2301      	movs	r3, #1
 8001104:	221b      	movs	r2, #27
 8001106:	21d0      	movs	r1, #208	@ 0xd0
 8001108:	4815      	ldr	r0, [pc, #84]	@ (8001160 <MPU6050_init+0xf0>)
 800110a:	f003 fc07 	bl	800491c <HAL_I2C_Mem_Write>
	}
     memset(pitch_buf, 0, sizeof(pitch_buf));
 800110e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001112:	2100      	movs	r1, #0
 8001114:	4813      	ldr	r0, [pc, #76]	@ (8001164 <MPU6050_init+0xf4>)
 8001116:	f00c febb 	bl	800de90 <memset>
     memset(roll_buf,  0, sizeof(roll_buf));
 800111a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800111e:	2100      	movs	r1, #0
 8001120:	4811      	ldr	r0, [pc, #68]	@ (8001168 <MPU6050_init+0xf8>)
 8001122:	f00c feb5 	bl	800de90 <memset>
     memset(yaw_buf,   0, sizeof(yaw_buf));
 8001126:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800112a:	2100      	movs	r1, #0
 800112c:	480f      	ldr	r0, [pc, #60]	@ (800116c <MPU6050_init+0xfc>)
 800112e:	f00c feaf 	bl	800de90 <memset>
     memset(ax_buf,    0, sizeof(ax_buf));
 8001132:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001136:	2100      	movs	r1, #0
 8001138:	480d      	ldr	r0, [pc, #52]	@ (8001170 <MPU6050_init+0x100>)
 800113a:	f00c fea9 	bl	800de90 <memset>
     memset(ay_buf,    0, sizeof(ay_buf));
 800113e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001142:	2100      	movs	r1, #0
 8001144:	480b      	ldr	r0, [pc, #44]	@ (8001174 <MPU6050_init+0x104>)
 8001146:	f00c fea3 	bl	800de90 <memset>
     memset(az_buf,    0, sizeof(az_buf));
 800114a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800114e:	2100      	movs	r1, #0
 8001150:	4809      	ldr	r0, [pc, #36]	@ (8001178 <MPU6050_init+0x108>)
 8001152:	f00c fe9d 	bl	800de90 <memset>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000bf0 	.word	0x20000bf0
 8001164:	20000208 	.word	0x20000208
 8001168:	20000398 	.word	0x20000398
 800116c:	20000528 	.word	0x20000528
 8001170:	200006b8 	.word	0x200006b8
 8001174:	20000848 	.word	0x20000848
 8001178:	200009d8 	.word	0x200009d8

0800117c <MPU6050_Read_Accel>:

//Function with multiple return using pointer

void MPU6050_Read_Accel (float* Ax, float* Ay, float* Az)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b08a      	sub	sp, #40	@ 0x28
 8001180:	af04      	add	r7, sp, #16
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001188:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800118c:	9302      	str	r3, [sp, #8]
 800118e:	2306      	movs	r3, #6
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2301      	movs	r3, #1
 800119a:	223b      	movs	r2, #59	@ 0x3b
 800119c:	21d0      	movs	r1, #208	@ 0xd0
 800119e:	4830      	ldr	r0, [pc, #192]	@ (8001260 <MPU6050_Read_Accel+0xe4>)
 80011a0:	f003 fcd0 	bl	8004b44 <HAL_I2C_Mem_Read>
	//Adding 2 BYTES into 16 bit integer 
	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 80011a4:	7c3b      	ldrb	r3, [r7, #16]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	7c7b      	ldrb	r3, [r7, #17]
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001264 <MPU6050_Read_Accel+0xe8>)
 80011b6:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 80011b8:	7cbb      	ldrb	r3, [r7, #18]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	021b      	lsls	r3, r3, #8
 80011be:	b21a      	sxth	r2, r3
 80011c0:	7cfb      	ldrb	r3, [r7, #19]
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	4b27      	ldr	r3, [pc, #156]	@ (8001268 <MPU6050_Read_Accel+0xec>)
 80011ca:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 80011cc:	7d3b      	ldrb	r3, [r7, #20]
 80011ce:	b21b      	sxth	r3, r3
 80011d0:	021b      	lsls	r3, r3, #8
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	7d7b      	ldrb	r3, [r7, #21]
 80011d6:	b21b      	sxth	r3, r3
 80011d8:	4313      	orrs	r3, r2
 80011da:	b21a      	sxth	r2, r3
 80011dc:	4b23      	ldr	r3, [pc, #140]	@ (800126c <MPU6050_Read_Accel+0xf0>)
 80011de:	801a      	strh	r2, [r3, #0]
	
	//converso para g
	*Ax = Accel_X_RAW/16384.0;
 80011e0:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <MPU6050_Read_Accel+0xe8>)
 80011e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f9c4 	bl	8000574 <__aeabi_i2d>
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001270 <MPU6050_Read_Accel+0xf4>)
 80011f2:	f7ff fb53 	bl	800089c <__aeabi_ddiv>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff fd1b 	bl	8000c38 <__aeabi_d2f>
 8001202:	4602      	mov	r2, r0
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	601a      	str	r2, [r3, #0]
	*Ay = Accel_Y_RAW/16384.0;
 8001208:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <MPU6050_Read_Accel+0xec>)
 800120a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f9b0 	bl	8000574 <__aeabi_i2d>
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b15      	ldr	r3, [pc, #84]	@ (8001270 <MPU6050_Read_Accel+0xf4>)
 800121a:	f7ff fb3f 	bl	800089c <__aeabi_ddiv>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4610      	mov	r0, r2
 8001224:	4619      	mov	r1, r3
 8001226:	f7ff fd07 	bl	8000c38 <__aeabi_d2f>
 800122a:	4602      	mov	r2, r0
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	601a      	str	r2, [r3, #0]
	*Az = Accel_Z_RAW/16384.0;
 8001230:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <MPU6050_Read_Accel+0xf0>)
 8001232:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff f99c 	bl	8000574 <__aeabi_i2d>
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	4b0b      	ldr	r3, [pc, #44]	@ (8001270 <MPU6050_Read_Accel+0xf4>)
 8001242:	f7ff fb2b 	bl	800089c <__aeabi_ddiv>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f7ff fcf3 	bl	8000c38 <__aeabi_d2f>
 8001252:	4602      	mov	r2, r0
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	601a      	str	r2, [r3, #0]
}
 8001258:	bf00      	nop
 800125a:	3718      	adds	r7, #24
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000bf0 	.word	0x20000bf0
 8001264:	200001fc 	.word	0x200001fc
 8001268:	200001fe 	.word	0x200001fe
 800126c:	20000200 	.word	0x20000200
 8001270:	40d00000 	.word	0x40d00000
 8001274:	00000000 	.word	0x00000000

08001278 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(float* Gx, float* Gy, float* Gz)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	@ 0x28
 800127c:	af04      	add	r7, sp, #16
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
    uint8_t Rec_Data[6];
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001284:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001288:	9302      	str	r3, [sp, #8]
 800128a:	2306      	movs	r3, #6
 800128c:	9301      	str	r3, [sp, #4]
 800128e:	f107 0310 	add.w	r3, r7, #16
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2301      	movs	r3, #1
 8001296:	2243      	movs	r2, #67	@ 0x43
 8001298:	21d0      	movs	r1, #208	@ 0xd0
 800129a:	4833      	ldr	r0, [pc, #204]	@ (8001368 <MPU6050_Read_Gyro+0xf0>)
 800129c:	f003 fc52 	bl	8004b44 <HAL_I2C_Mem_Read>

    // Correctly assign raw data values for each axis
    Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 80012a0:	7c3b      	ldrb	r3, [r7, #16]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b21a      	sxth	r2, r3
 80012a8:	7c7b      	ldrb	r3, [r7, #17]
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b21a      	sxth	r2, r3
 80012b0:	4b2e      	ldr	r3, [pc, #184]	@ (800136c <MPU6050_Read_Gyro+0xf4>)
 80012b2:	801a      	strh	r2, [r3, #0]
    Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 80012b4:	7cbb      	ldrb	r3, [r7, #18]
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	021b      	lsls	r3, r3, #8
 80012ba:	b21a      	sxth	r2, r3
 80012bc:	7cfb      	ldrb	r3, [r7, #19]
 80012be:	b21b      	sxth	r3, r3
 80012c0:	4313      	orrs	r3, r2
 80012c2:	b21a      	sxth	r2, r3
 80012c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001370 <MPU6050_Read_Gyro+0xf8>)
 80012c6:	801a      	strh	r2, [r3, #0]
    Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 80012c8:	7d3b      	ldrb	r3, [r7, #20]
 80012ca:	b21b      	sxth	r3, r3
 80012cc:	021b      	lsls	r3, r3, #8
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	7d7b      	ldrb	r3, [r7, #21]
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b21a      	sxth	r2, r3
 80012d8:	4b26      	ldr	r3, [pc, #152]	@ (8001374 <MPU6050_Read_Gyro+0xfc>)
 80012da:	801a      	strh	r2, [r3, #0]

    //converso para /s
    *Gx = Gyro_X_RAW / 131.0;
 80012dc:	4b23      	ldr	r3, [pc, #140]	@ (800136c <MPU6050_Read_Gyro+0xf4>)
 80012de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff f946 	bl	8000574 <__aeabi_i2d>
 80012e8:	a31d      	add	r3, pc, #116	@ (adr r3, 8001360 <MPU6050_Read_Gyro+0xe8>)
 80012ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ee:	f7ff fad5 	bl	800089c <__aeabi_ddiv>
 80012f2:	4602      	mov	r2, r0
 80012f4:	460b      	mov	r3, r1
 80012f6:	4610      	mov	r0, r2
 80012f8:	4619      	mov	r1, r3
 80012fa:	f7ff fc9d 	bl	8000c38 <__aeabi_d2f>
 80012fe:	4602      	mov	r2, r0
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	601a      	str	r2, [r3, #0]
    *Gy = Gyro_Y_RAW / 131.0;
 8001304:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <MPU6050_Read_Gyro+0xf8>)
 8001306:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff f932 	bl	8000574 <__aeabi_i2d>
 8001310:	a313      	add	r3, pc, #76	@ (adr r3, 8001360 <MPU6050_Read_Gyro+0xe8>)
 8001312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001316:	f7ff fac1 	bl	800089c <__aeabi_ddiv>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fc89 	bl	8000c38 <__aeabi_d2f>
 8001326:	4602      	mov	r2, r0
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	601a      	str	r2, [r3, #0]
    *Gz = Gyro_Z_RAW / 131.0;
 800132c:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MPU6050_Read_Gyro+0xfc>)
 800132e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f91e 	bl	8000574 <__aeabi_i2d>
 8001338:	a309      	add	r3, pc, #36	@ (adr r3, 8001360 <MPU6050_Read_Gyro+0xe8>)
 800133a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133e:	f7ff faad 	bl	800089c <__aeabi_ddiv>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4610      	mov	r0, r2
 8001348:	4619      	mov	r1, r3
 800134a:	f7ff fc75 	bl	8000c38 <__aeabi_d2f>
 800134e:	4602      	mov	r2, r0
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	601a      	str	r2, [r3, #0]
}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	f3af 8000 	nop.w
 8001360:	00000000 	.word	0x00000000
 8001364:	40606000 	.word	0x40606000
 8001368:	20000bf0 	.word	0x20000bf0
 800136c:	20000202 	.word	0x20000202
 8001370:	20000204 	.word	0x20000204
 8001374:	20000206 	.word	0x20000206

08001378 <dataBufferPush>:
    buf->head = 0;
    buf->tail = 0;
    buf->count = 0;
}

bool dataBufferPush(DataBuffer_t *buf, const SensorData_t *data) {
 8001378:	b4b0      	push	{r4, r5, r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
    if (buf->count >= DATA_BUFFER_SIZE)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f893 3e02 	ldrb.w	r3, [r3, #3586]	@ 0xe02
 8001388:	2b3f      	cmp	r3, #63	@ 0x3f
 800138a:	d901      	bls.n	8001390 <dataBufferPush+0x18>
        return false; // buffer cheio
 800138c:	2300      	movs	r3, #0
 800138e:	e02e      	b.n	80013ee <dataBufferPush+0x76>

    buf->buffer[buf->head] = *data;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f893 3e00 	ldrb.w	r3, [r3, #3584]	@ 0xe00
 8001396:	4619      	mov	r1, r3
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	460b      	mov	r3, r1
 800139c:	00db      	lsls	r3, r3, #3
 800139e:	1a5b      	subs	r3, r3, r1
 80013a0:	00db      	lsls	r3, r3, #3
 80013a2:	441a      	add	r2, r3
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	4614      	mov	r4, r2
 80013a8:	461d      	mov	r5, r3
 80013aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013b6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80013ba:	e884 0003 	stmia.w	r4, {r0, r1}
    buf->head = (buf->head + 1) % DATA_BUFFER_SIZE;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f893 3e00 	ldrb.w	r3, [r3, #3584]	@ 0xe00
 80013c4:	3301      	adds	r3, #1
 80013c6:	425a      	negs	r2, r3
 80013c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013cc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80013d0:	bf58      	it	pl
 80013d2:	4253      	negpl	r3, r2
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f883 2e00 	strb.w	r2, [r3, #3584]	@ 0xe00
    buf->count++;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f893 3e02 	ldrb.w	r3, [r3, #3586]	@ 0xe02
 80013e2:	3301      	adds	r3, #1
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f883 2e02 	strb.w	r2, [r3, #3586]	@ 0xe02
    return true;
 80013ec:	2301      	movs	r3, #1
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bcb0      	pop	{r4, r5, r7}
 80013f6:	4770      	bx	lr

080013f8 <dataBufferPop>:

bool dataBufferPop(DataBuffer_t *buf, SensorData_t *data) {
 80013f8:	b4b0      	push	{r4, r5, r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
    if (buf->count == 0)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f893 3e02 	ldrb.w	r3, [r3, #3586]	@ 0xe02
 8001408:	2b00      	cmp	r3, #0
 800140a:	d101      	bne.n	8001410 <dataBufferPop+0x18>
        return false; // buffer vazio
 800140c:	2300      	movs	r3, #0
 800140e:	e02e      	b.n	800146e <dataBufferPop+0x76>

    *data = buf->buffer[buf->tail];
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f893 3e01 	ldrb.w	r3, [r3, #3585]	@ 0xe01
 8001416:	4619      	mov	r1, r3
 8001418:	6838      	ldr	r0, [r7, #0]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	00db      	lsls	r3, r3, #3
 8001420:	1a5b      	subs	r3, r3, r1
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	4413      	add	r3, r2
 8001426:	4604      	mov	r4, r0
 8001428:	461d      	mov	r5, r3
 800142a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800142c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800142e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001430:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001432:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001434:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001436:	e895 0003 	ldmia.w	r5, {r0, r1}
 800143a:	e884 0003 	stmia.w	r4, {r0, r1}
    buf->tail = (buf->tail + 1) % DATA_BUFFER_SIZE;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 3e01 	ldrb.w	r3, [r3, #3585]	@ 0xe01
 8001444:	3301      	adds	r3, #1
 8001446:	425a      	negs	r2, r3
 8001448:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800144c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001450:	bf58      	it	pl
 8001452:	4253      	negpl	r3, r2
 8001454:	b2da      	uxtb	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	f883 2e01 	strb.w	r2, [r3, #3585]	@ 0xe01
    buf->count--;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f893 3e02 	ldrb.w	r3, [r3, #3586]	@ 0xe02
 8001462:	3b01      	subs	r3, #1
 8001464:	b2da      	uxtb	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f883 2e02 	strb.w	r2, [r3, #3586]	@ 0xe02
    return true;
 800146c:	2301      	movs	r3, #1
}
 800146e:	4618      	mov	r0, r3
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	bcb0      	pop	{r4, r5, r7}
 8001476:	4770      	bx	lr

08001478 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08a      	sub	sp, #40	@ 0x28
 800147c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 0314 	add.w	r3, r7, #20
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800148e:	4b39      	ldr	r3, [pc, #228]	@ (8001574 <MX_GPIO_Init+0xfc>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	4a38      	ldr	r2, [pc, #224]	@ (8001574 <MX_GPIO_Init+0xfc>)
 8001494:	f043 0304 	orr.w	r3, r3, #4
 8001498:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149a:	4b36      	ldr	r3, [pc, #216]	@ (8001574 <MX_GPIO_Init+0xfc>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149e:	f003 0304 	and.w	r3, r3, #4
 80014a2:	613b      	str	r3, [r7, #16]
 80014a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014a6:	4b33      	ldr	r3, [pc, #204]	@ (8001574 <MX_GPIO_Init+0xfc>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014aa:	4a32      	ldr	r2, [pc, #200]	@ (8001574 <MX_GPIO_Init+0xfc>)
 80014ac:	f043 0320 	orr.w	r3, r3, #32
 80014b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b2:	4b30      	ldr	r3, [pc, #192]	@ (8001574 <MX_GPIO_Init+0xfc>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b6:	f003 0320 	and.w	r3, r3, #32
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014be:	4b2d      	ldr	r3, [pc, #180]	@ (8001574 <MX_GPIO_Init+0xfc>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c2:	4a2c      	ldr	r2, [pc, #176]	@ (8001574 <MX_GPIO_Init+0xfc>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001574 <MX_GPIO_Init+0xfc>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d6:	4b27      	ldr	r3, [pc, #156]	@ (8001574 <MX_GPIO_Init+0xfc>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	4a26      	ldr	r2, [pc, #152]	@ (8001574 <MX_GPIO_Init+0xfc>)
 80014dc:	f043 0302 	orr.w	r3, r3, #2
 80014e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e2:	4b24      	ldr	r3, [pc, #144]	@ (8001574 <MX_GPIO_Init+0xfc>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	2120      	movs	r1, #32
 80014f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014f6:	f003 f945 	bl	8004784 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80014fa:	2201      	movs	r2, #1
 80014fc:	2102      	movs	r1, #2
 80014fe:	481e      	ldr	r0, [pc, #120]	@ (8001578 <MX_GPIO_Init+0x100>)
 8001500:	f003 f940 	bl	8004784 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001504:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800150a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800150e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	4619      	mov	r1, r3
 800151a:	4818      	ldr	r0, [pc, #96]	@ (800157c <MX_GPIO_Init+0x104>)
 800151c:	f002 ffb0 	bl	8004480 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001520:	2320      	movs	r3, #32
 8001522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001524:	2301      	movs	r3, #1
 8001526:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152c:	2300      	movs	r3, #0
 800152e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4619      	mov	r1, r3
 8001536:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800153a:	f002 ffa1 	bl	8004480 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 800153e:	2302      	movs	r3, #2
 8001540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001542:	2301      	movs	r3, #1
 8001544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001546:	2301      	movs	r3, #1
 8001548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800154a:	2302      	movs	r3, #2
 800154c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 800154e:	f107 0314 	add.w	r3, r7, #20
 8001552:	4619      	mov	r1, r3
 8001554:	4808      	ldr	r0, [pc, #32]	@ (8001578 <MX_GPIO_Init+0x100>)
 8001556:	f002 ff93 	bl	8004480 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2100      	movs	r1, #0
 800155e:	2028      	movs	r0, #40	@ 0x28
 8001560:	f002 fe8b 	bl	800427a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001564:	2028      	movs	r0, #40	@ 0x28
 8001566:	f002 fea2 	bl	80042ae <HAL_NVIC_EnableIRQ>

}
 800156a:	bf00      	nop
 800156c:	3728      	adds	r7, #40	@ 0x28
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40021000 	.word	0x40021000
 8001578:	48000400 	.word	0x48000400
 800157c:	48000800 	.word	0x48000800

08001580 <GPS_Init>:
	//CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));
}
#endif

void GPS_Init()
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001584:	2201      	movs	r2, #1
 8001586:	4903      	ldr	r1, [pc, #12]	@ (8001594 <GPS_Init+0x14>)
 8001588:	4803      	ldr	r0, [pc, #12]	@ (8001598 <GPS_Init+0x18>)
 800158a:	f006 fadf 	bl	8007b4c <HAL_UART_Receive_IT>
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000b68 	.word	0x20000b68
 8001598:	20006270 	.word	0x20006270

0800159c <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 80015a0:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <GPS_UART_CallBack+0x60>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b0a      	cmp	r3, #10
 80015a6:	d010      	beq.n	80015ca <GPS_UART_CallBack+0x2e>
 80015a8:	4b15      	ldr	r3, [pc, #84]	@ (8001600 <GPS_UART_CallBack+0x64>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	b25b      	sxtb	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	db0b      	blt.n	80015ca <GPS_UART_CallBack+0x2e>
		//HAL_UART_Transmit(&huart2, &rx_data, 1, HAL_MAX_DELAY);
		rx_buffer[rx_index++] = rx_data;
 80015b2:	4b13      	ldr	r3, [pc, #76]	@ (8001600 <GPS_UART_CallBack+0x64>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	1c5a      	adds	r2, r3, #1
 80015b8:	b2d1      	uxtb	r1, r2
 80015ba:	4a11      	ldr	r2, [pc, #68]	@ (8001600 <GPS_UART_CallBack+0x64>)
 80015bc:	7011      	strb	r1, [r2, #0]
 80015be:	461a      	mov	r2, r3
 80015c0:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <GPS_UART_CallBack+0x60>)
 80015c2:	7819      	ldrb	r1, [r3, #0]
 80015c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001604 <GPS_UART_CallBack+0x68>)
 80015c6:	5499      	strb	r1, [r3, r2]
 80015c8:	e010      	b.n	80015ec <GPS_UART_CallBack+0x50>

		#if (GPS_DEBUG == 1)
		//GPS_print((char*)rx_buffer);
		#endif

		if(GPS_validate((char*) rx_buffer))
 80015ca:	480e      	ldr	r0, [pc, #56]	@ (8001604 <GPS_UART_CallBack+0x68>)
 80015cc:	f000 f81e 	bl	800160c <GPS_validate>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d002      	beq.n	80015dc <GPS_UART_CallBack+0x40>
			GPS_parse((char*) rx_buffer);
 80015d6:	480b      	ldr	r0, [pc, #44]	@ (8001604 <GPS_UART_CallBack+0x68>)
 80015d8:	f000 f87a 	bl	80016d0 <GPS_parse>
		rx_index = 0;
 80015dc:	4b08      	ldr	r3, [pc, #32]	@ (8001600 <GPS_UART_CallBack+0x64>)
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 80015e2:	2280      	movs	r2, #128	@ 0x80
 80015e4:	2100      	movs	r1, #0
 80015e6:	4807      	ldr	r0, [pc, #28]	@ (8001604 <GPS_UART_CallBack+0x68>)
 80015e8:	f00c fc52 	bl	800de90 <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 80015ec:	2201      	movs	r2, #1
 80015ee:	4903      	ldr	r1, [pc, #12]	@ (80015fc <GPS_UART_CallBack+0x60>)
 80015f0:	4805      	ldr	r0, [pc, #20]	@ (8001608 <GPS_UART_CallBack+0x6c>)
 80015f2:	f006 faab 	bl	8007b4c <HAL_UART_Receive_IT>
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000b68 	.word	0x20000b68
 8001600:	20000bec 	.word	0x20000bec
 8001604:	20000b6c 	.word	0x20000b6c
 8001608:	20006270 	.word	0x20006270

0800160c <GPS_validate>:


int GPS_validate(char *nmeastr){
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 8001618:	2300      	movs	r3, #0
 800161a:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b24      	cmp	r3, #36	@ 0x24
 8001626:	d103      	bne.n	8001630 <GPS_validate+0x24>
        i++;
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	3301      	adds	r3, #1
 800162c:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 800162e:	e00c      	b.n	800164a <GPS_validate+0x3e>
        return 0;
 8001630:	2300      	movs	r3, #0
 8001632:	e047      	b.n	80016c4 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	4413      	add	r3, r2
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	461a      	mov	r2, r3
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	4053      	eors	r3, r2
 8001642:	613b      	str	r3, [r7, #16]
        i++;
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	3301      	adds	r3, #1
 8001648:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	4413      	add	r3, r2
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d008      	beq.n	8001668 <GPS_validate+0x5c>
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	4413      	add	r3, r2
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001660:	d002      	beq.n	8001668 <GPS_validate+0x5c>
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	2b4a      	cmp	r3, #74	@ 0x4a
 8001666:	dde5      	ble.n	8001634 <GPS_validate+0x28>
    }

    if(i >= 75){
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	2b4a      	cmp	r3, #74	@ 0x4a
 800166c:	dd01      	ble.n	8001672 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 800166e:	2300      	movs	r3, #0
 8001670:	e028      	b.n	80016c4 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	4413      	add	r3, r2
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b2a      	cmp	r3, #42	@ 0x2a
 800167c:	d119      	bne.n	80016b2 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3301      	adds	r3, #1
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	4413      	add	r3, r2
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	3302      	adds	r3, #2
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 800169a:	f107 0308 	add.w	r3, r7, #8
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	490a      	ldr	r1, [pc, #40]	@ (80016cc <GPS_validate+0xc0>)
 80016a2:	4618      	mov	r0, r3
 80016a4:	f00c facc 	bl	800dc40 <siprintf>
    return((checkcalcstr[0] == check[0])
 80016a8:	7a3a      	ldrb	r2, [r7, #8]
 80016aa:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d108      	bne.n	80016c2 <GPS_validate+0xb6>
 80016b0:	e001      	b.n	80016b6 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 80016b2:	2300      	movs	r3, #0
 80016b4:	e006      	b.n	80016c4 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80016b6:	7a7a      	ldrb	r2, [r7, #9]
 80016b8:	7b7b      	ldrb	r3, [r7, #13]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d101      	bne.n	80016c2 <GPS_validate+0xb6>
 80016be:	2301      	movs	r3, #1
 80016c0:	e000      	b.n	80016c4 <GPS_validate+0xb8>
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3718      	adds	r7, #24
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	08012054 	.word	0x08012054

080016d0 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b08a      	sub	sp, #40	@ 0x28
 80016d4:	af08      	add	r7, sp, #32
 80016d6:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 80016d8:	2206      	movs	r2, #6
 80016da:	494a      	ldr	r1, [pc, #296]	@ (8001804 <GPS_parse+0x134>)
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f00c fbdf 	bl	800dea0 <strncmp>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d137      	bne.n	8001758 <GPS_parse+0x88>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 80016e8:	4b47      	ldr	r3, [pc, #284]	@ (8001808 <GPS_parse+0x138>)
 80016ea:	9307      	str	r3, [sp, #28]
 80016ec:	4b47      	ldr	r3, [pc, #284]	@ (800180c <GPS_parse+0x13c>)
 80016ee:	9306      	str	r3, [sp, #24]
 80016f0:	4b47      	ldr	r3, [pc, #284]	@ (8001810 <GPS_parse+0x140>)
 80016f2:	9305      	str	r3, [sp, #20]
 80016f4:	4b47      	ldr	r3, [pc, #284]	@ (8001814 <GPS_parse+0x144>)
 80016f6:	9304      	str	r3, [sp, #16]
 80016f8:	4b47      	ldr	r3, [pc, #284]	@ (8001818 <GPS_parse+0x148>)
 80016fa:	9303      	str	r3, [sp, #12]
 80016fc:	4b47      	ldr	r3, [pc, #284]	@ (800181c <GPS_parse+0x14c>)
 80016fe:	9302      	str	r3, [sp, #8]
 8001700:	4b47      	ldr	r3, [pc, #284]	@ (8001820 <GPS_parse+0x150>)
 8001702:	9301      	str	r3, [sp, #4]
 8001704:	4b47      	ldr	r3, [pc, #284]	@ (8001824 <GPS_parse+0x154>)
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	4b47      	ldr	r3, [pc, #284]	@ (8001828 <GPS_parse+0x158>)
 800170a:	4a48      	ldr	r2, [pc, #288]	@ (800182c <GPS_parse+0x15c>)
 800170c:	4948      	ldr	r1, [pc, #288]	@ (8001830 <GPS_parse+0x160>)
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f00c fab8 	bl	800dc84 <siscanf>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	dd70      	ble.n	80017fc <GPS_parse+0x12c>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 800171a:	4b46      	ldr	r3, [pc, #280]	@ (8001834 <GPS_parse+0x164>)
 800171c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001720:	4b44      	ldr	r3, [pc, #272]	@ (8001834 <GPS_parse+0x164>)
 8001722:	7e1b      	ldrb	r3, [r3, #24]
 8001724:	4618      	mov	r0, r3
 8001726:	eeb0 0a67 	vmov.f32	s0, s15
 800172a:	f000 f8a7 	bl	800187c <GPS_nmea_to_dec>
 800172e:	eef0 7a40 	vmov.f32	s15, s0
 8001732:	4b40      	ldr	r3, [pc, #256]	@ (8001834 <GPS_parse+0x164>)
 8001734:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001738:	4b3e      	ldr	r3, [pc, #248]	@ (8001834 <GPS_parse+0x164>)
 800173a:	edd3 7a03 	vldr	s15, [r3, #12]
 800173e:	4b3d      	ldr	r3, [pc, #244]	@ (8001834 <GPS_parse+0x164>)
 8001740:	7e5b      	ldrb	r3, [r3, #25]
 8001742:	4618      	mov	r0, r3
 8001744:	eeb0 0a67 	vmov.f32	s0, s15
 8001748:	f000 f898 	bl	800187c <GPS_nmea_to_dec>
 800174c:	eef0 7a40 	vmov.f32	s15, s0
 8001750:	4b38      	ldr	r3, [pc, #224]	@ (8001834 <GPS_parse+0x164>)
 8001752:	edc3 7a00 	vstr	s15, [r3]
    		return;
 8001756:	e051      	b.n	80017fc <GPS_parse+0x12c>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 8001758:	2206      	movs	r2, #6
 800175a:	4937      	ldr	r1, [pc, #220]	@ (8001838 <GPS_parse+0x168>)
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f00c fb9f 	bl	800dea0 <strncmp>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d114      	bne.n	8001792 <GPS_parse+0xc2>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 8001768:	4b34      	ldr	r3, [pc, #208]	@ (800183c <GPS_parse+0x16c>)
 800176a:	9305      	str	r3, [sp, #20]
 800176c:	4b34      	ldr	r3, [pc, #208]	@ (8001840 <GPS_parse+0x170>)
 800176e:	9304      	str	r3, [sp, #16]
 8001770:	4b34      	ldr	r3, [pc, #208]	@ (8001844 <GPS_parse+0x174>)
 8001772:	9303      	str	r3, [sp, #12]
 8001774:	4b29      	ldr	r3, [pc, #164]	@ (800181c <GPS_parse+0x14c>)
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	4b29      	ldr	r3, [pc, #164]	@ (8001820 <GPS_parse+0x150>)
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	4b29      	ldr	r3, [pc, #164]	@ (8001824 <GPS_parse+0x154>)
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	4b29      	ldr	r3, [pc, #164]	@ (8001828 <GPS_parse+0x158>)
 8001782:	4a2a      	ldr	r2, [pc, #168]	@ (800182c <GPS_parse+0x15c>)
 8001784:	4930      	ldr	r1, [pc, #192]	@ (8001848 <GPS_parse+0x178>)
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f00c fa7c 	bl	800dc84 <siscanf>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	e034      	b.n	80017fc <GPS_parse+0x12c>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 8001792:	2206      	movs	r2, #6
 8001794:	492d      	ldr	r1, [pc, #180]	@ (800184c <GPS_parse+0x17c>)
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f00c fb82 	bl	800dea0 <strncmp>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d110      	bne.n	80017c4 <GPS_parse+0xf4>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 80017a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001850 <GPS_parse+0x180>)
 80017a4:	9303      	str	r3, [sp, #12]
 80017a6:	4b21      	ldr	r3, [pc, #132]	@ (800182c <GPS_parse+0x15c>)
 80017a8:	9302      	str	r3, [sp, #8]
 80017aa:	4b1c      	ldr	r3, [pc, #112]	@ (800181c <GPS_parse+0x14c>)
 80017ac:	9301      	str	r3, [sp, #4]
 80017ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001820 <GPS_parse+0x150>)
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001824 <GPS_parse+0x154>)
 80017b4:	4a1c      	ldr	r2, [pc, #112]	@ (8001828 <GPS_parse+0x158>)
 80017b6:	4927      	ldr	r1, [pc, #156]	@ (8001854 <GPS_parse+0x184>)
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f00c fa63 	bl	800dc84 <siscanf>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	e01b      	b.n	80017fc <GPS_parse+0x12c>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 80017c4:	2206      	movs	r2, #6
 80017c6:	4924      	ldr	r1, [pc, #144]	@ (8001858 <GPS_parse+0x188>)
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f00c fb69 	bl	800dea0 <strncmp>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d113      	bne.n	80017fc <GPS_parse+0x12c>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 80017d4:	4b21      	ldr	r3, [pc, #132]	@ (800185c <GPS_parse+0x18c>)
 80017d6:	9305      	str	r3, [sp, #20]
 80017d8:	4b21      	ldr	r3, [pc, #132]	@ (8001860 <GPS_parse+0x190>)
 80017da:	9304      	str	r3, [sp, #16]
 80017dc:	4b21      	ldr	r3, [pc, #132]	@ (8001864 <GPS_parse+0x194>)
 80017de:	9303      	str	r3, [sp, #12]
 80017e0:	4b18      	ldr	r3, [pc, #96]	@ (8001844 <GPS_parse+0x174>)
 80017e2:	9302      	str	r3, [sp, #8]
 80017e4:	4b20      	ldr	r3, [pc, #128]	@ (8001868 <GPS_parse+0x198>)
 80017e6:	9301      	str	r3, [sp, #4]
 80017e8:	4b20      	ldr	r3, [pc, #128]	@ (800186c <GPS_parse+0x19c>)
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	4b20      	ldr	r3, [pc, #128]	@ (8001870 <GPS_parse+0x1a0>)
 80017ee:	4a21      	ldr	r2, [pc, #132]	@ (8001874 <GPS_parse+0x1a4>)
 80017f0:	4921      	ldr	r1, [pc, #132]	@ (8001878 <GPS_parse+0x1a8>)
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f00c fa46 	bl	800dc84 <siscanf>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
            return;
    }
}
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	0801205c 	.word	0x0801205c
 8001808:	20004eb8 	.word	0x20004eb8
 800180c:	20004eb4 	.word	0x20004eb4
 8001810:	20004eb0 	.word	0x20004eb0
 8001814:	20004eac 	.word	0x20004eac
 8001818:	20004ea8 	.word	0x20004ea8
 800181c:	20004ea5 	.word	0x20004ea5
 8001820:	20004e98 	.word	0x20004e98
 8001824:	20004ea4 	.word	0x20004ea4
 8001828:	20004e9c 	.word	0x20004e9c
 800182c:	20004ea0 	.word	0x20004ea0
 8001830:	08012064 	.word	0x08012064
 8001834:	20004e8c 	.word	0x20004e8c
 8001838:	0801208c 	.word	0x0801208c
 800183c:	20004ec4 	.word	0x20004ec4
 8001840:	20004ec0 	.word	0x20004ec0
 8001844:	20004ebc 	.word	0x20004ebc
 8001848:	08012094 	.word	0x08012094
 800184c:	080120b4 	.word	0x080120b4
 8001850:	20004ec8 	.word	0x20004ec8
 8001854:	080120bc 	.word	0x080120bc
 8001858:	080120d8 	.word	0x080120d8
 800185c:	20004ee0 	.word	0x20004ee0
 8001860:	20004edc 	.word	0x20004edc
 8001864:	20004ed9 	.word	0x20004ed9
 8001868:	20004ed8 	.word	0x20004ed8
 800186c:	20004ed4 	.word	0x20004ed4
 8001870:	20004ed0 	.word	0x20004ed0
 8001874:	20004ecc 	.word	0x20004ecc
 8001878:	080120e0 	.word	0x080120e0

0800187c <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 800187c:	b480      	push	{r7}
 800187e:	b087      	sub	sp, #28
 8001880:	af00      	add	r7, sp, #0
 8001882:	ed87 0a01 	vstr	s0, [r7, #4]
 8001886:	4603      	mov	r3, r0
 8001888:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 800188a:	ed97 7a01 	vldr	s14, [r7, #4]
 800188e:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001910 <GPS_nmea_to_dec+0x94>
 8001892:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001896:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800189a:	ee17 3a90 	vmov	r3, s15
 800189e:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	2264      	movs	r2, #100	@ 0x64
 80018a4:	fb02 f303 	mul.w	r3, r2, r3
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b0:	ed97 7a01 	vldr	s14, [r7, #4]
 80018b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018b8:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 80018bc:	ed97 7a03 	vldr	s14, [r7, #12]
 80018c0:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001914 <GPS_nmea_to_dec+0x98>
 80018c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018c8:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80018da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018de:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 80018e2:	78fb      	ldrb	r3, [r7, #3]
 80018e4:	2b53      	cmp	r3, #83	@ 0x53
 80018e6:	d002      	beq.n	80018ee <GPS_nmea_to_dec+0x72>
 80018e8:	78fb      	ldrb	r3, [r7, #3]
 80018ea:	2b57      	cmp	r3, #87	@ 0x57
 80018ec:	d105      	bne.n	80018fa <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 80018ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80018f2:	eef1 7a67 	vneg.f32	s15, s15
 80018f6:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	ee07 3a90 	vmov	s15, r3
}
 8001900:	eeb0 0a67 	vmov.f32	s0, s15
 8001904:	371c      	adds	r7, #28
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	42c80000 	.word	0x42c80000
 8001914:	42700000 	.word	0x42700000

08001918 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800191c:	4b1b      	ldr	r3, [pc, #108]	@ (800198c <MX_I2C1_Init+0x74>)
 800191e:	4a1c      	ldr	r2, [pc, #112]	@ (8001990 <MX_I2C1_Init+0x78>)
 8001920:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001922:	4b1a      	ldr	r3, [pc, #104]	@ (800198c <MX_I2C1_Init+0x74>)
 8001924:	4a1b      	ldr	r2, [pc, #108]	@ (8001994 <MX_I2C1_Init+0x7c>)
 8001926:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001928:	4b18      	ldr	r3, [pc, #96]	@ (800198c <MX_I2C1_Init+0x74>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800192e:	4b17      	ldr	r3, [pc, #92]	@ (800198c <MX_I2C1_Init+0x74>)
 8001930:	2201      	movs	r2, #1
 8001932:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001934:	4b15      	ldr	r3, [pc, #84]	@ (800198c <MX_I2C1_Init+0x74>)
 8001936:	2200      	movs	r2, #0
 8001938:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800193a:	4b14      	ldr	r3, [pc, #80]	@ (800198c <MX_I2C1_Init+0x74>)
 800193c:	2200      	movs	r2, #0
 800193e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001940:	4b12      	ldr	r3, [pc, #72]	@ (800198c <MX_I2C1_Init+0x74>)
 8001942:	2200      	movs	r2, #0
 8001944:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001946:	4b11      	ldr	r3, [pc, #68]	@ (800198c <MX_I2C1_Init+0x74>)
 8001948:	2200      	movs	r2, #0
 800194a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800194c:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <MX_I2C1_Init+0x74>)
 800194e:	2200      	movs	r2, #0
 8001950:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001952:	480e      	ldr	r0, [pc, #56]	@ (800198c <MX_I2C1_Init+0x74>)
 8001954:	f002 ff46 	bl	80047e4 <HAL_I2C_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800195e:	f000 fb71 	bl	8002044 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001962:	2100      	movs	r1, #0
 8001964:	4809      	ldr	r0, [pc, #36]	@ (800198c <MX_I2C1_Init+0x74>)
 8001966:	f003 fdcf 	bl	8005508 <HAL_I2CEx_ConfigAnalogFilter>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001970:	f000 fb68 	bl	8002044 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001974:	2100      	movs	r1, #0
 8001976:	4805      	ldr	r0, [pc, #20]	@ (800198c <MX_I2C1_Init+0x74>)
 8001978:	f003 fe11 	bl	800559e <HAL_I2CEx_ConfigDigitalFilter>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001982:	f000 fb5f 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000bf0 	.word	0x20000bf0
 8001990:	40005400 	.word	0x40005400
 8001994:	40b285c2 	.word	0x40b285c2

08001998 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b09e      	sub	sp, #120	@ 0x78
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019b0:	f107 0310 	add.w	r3, r7, #16
 80019b4:	2254      	movs	r2, #84	@ 0x54
 80019b6:	2100      	movs	r1, #0
 80019b8:	4618      	mov	r0, r3
 80019ba:	f00c fa69 	bl	800de90 <memset>
  if(i2cHandle->Instance==I2C1)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a23      	ldr	r2, [pc, #140]	@ (8001a50 <HAL_I2C_MspInit+0xb8>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d13e      	bne.n	8001a46 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80019c8:	2340      	movs	r3, #64	@ 0x40
 80019ca:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80019cc:	2300      	movs	r3, #0
 80019ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	4618      	mov	r0, r3
 80019d6:	f004 fc11 	bl	80061fc <HAL_RCCEx_PeriphCLKConfig>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80019e0:	f000 fb30 	bl	8002044 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a54 <HAL_I2C_MspInit+0xbc>)
 80019e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e8:	4a1a      	ldr	r2, [pc, #104]	@ (8001a54 <HAL_I2C_MspInit+0xbc>)
 80019ea:	f043 0302 	orr.w	r3, r3, #2
 80019ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f0:	4b18      	ldr	r3, [pc, #96]	@ (8001a54 <HAL_I2C_MspInit+0xbc>)
 80019f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = accSCL_Pin|accSDA_Pin;
 80019fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a00:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a02:	2312      	movs	r3, #18
 8001a04:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a06:	2301      	movs	r3, #1
 8001a08:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a0e:	2304      	movs	r3, #4
 8001a10:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a12:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a16:	4619      	mov	r1, r3
 8001a18:	480f      	ldr	r0, [pc, #60]	@ (8001a58 <HAL_I2C_MspInit+0xc0>)
 8001a1a:	f002 fd31 	bl	8004480 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a54 <HAL_I2C_MspInit+0xbc>)
 8001a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a22:	4a0c      	ldr	r2, [pc, #48]	@ (8001a54 <HAL_I2C_MspInit+0xbc>)
 8001a24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a28:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a54 <HAL_I2C_MspInit+0xbc>)
 8001a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001a36:	2200      	movs	r2, #0
 8001a38:	2100      	movs	r1, #0
 8001a3a:	201f      	movs	r0, #31
 8001a3c:	f002 fc1d 	bl	800427a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001a40:	201f      	movs	r0, #31
 8001a42:	f002 fc34 	bl	80042ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a46:	bf00      	nop
 8001a48:	3778      	adds	r7, #120	@ 0x78
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40005400 	.word	0x40005400
 8001a54:	40021000 	.word	0x40021000
 8001a58:	48000400 	.word	0x48000400

08001a5c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int fd, unsigned char *buf, int len) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
  if (fd == 1 || fd == 2) {                     // stdout or stderr ?
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d002      	beq.n	8001a74 <_write+0x18>
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d107      	bne.n	8001a84 <_write+0x28>
    HAL_UART_Transmit(&hlpuart1, buf, len, 999);  // Print to the UART
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001a7c:	68b9      	ldr	r1, [r7, #8]
 8001a7e:	4804      	ldr	r0, [pc, #16]	@ (8001a90 <_write+0x34>)
 8001a80:	f005 ffd6 	bl	8007a30 <HAL_UART_Transmit>
  }
  return len;
 8001a84:	687b      	ldr	r3, [r7, #4]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20006148 	.word	0x20006148

08001a94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a98:	ed2d 8b02 	vpush	{d8}
 8001a9c:	b0a4      	sub	sp, #144	@ 0x90
 8001a9e:	af16      	add	r7, sp, #88	@ 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aa0:	f002 fa59 	bl	8003f56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aa4:	f000 f9b6 	bl	8001e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aa8:	f7ff fce6 	bl	8001478 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001aac:	f002 f852 	bl	8003b54 <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 8001ab0:	f001 fe26 	bl	8003700 <MX_SPI2_Init>
  MX_I2C1_Init();
 8001ab4:	f7ff ff30 	bl	8001918 <MX_I2C1_Init>
  MX_TIM6_Init();
 8001ab8:	f001 ffee 	bl	8003a98 <MX_TIM6_Init>

  MX_USART3_UART_Init();
 8001abc:	f002 f8e0 	bl	8003c80 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8001ac0:	f002 f892 	bl	8003be8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  GPS_Init();
 8001ac4:	f7ff fd5c 	bl	8001580 <GPS_Init>
  //logger
  SDCyclicInit(&SDLogger);
 8001ac8:	48a8      	ldr	r0, [pc, #672]	@ (8001d6c <main+0x2d8>)
 8001aca:	f001 f893 	bl	8002bf4 <SDCyclicInit>
   //sd_unmount();
  //sd_benchmark();


  // Accelerometer initialization
  HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1, 0b1101000 <<1 + 0 , 1, 100);
 8001ace:	2364      	movs	r3, #100	@ 0x64
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	21d0      	movs	r1, #208	@ 0xd0
 8001ad4:	48a6      	ldr	r0, [pc, #664]	@ (8001d70 <main+0x2dc>)
 8001ad6:	f003 f94f 	bl	8004d78 <HAL_I2C_IsDeviceReady>
 8001ada:	4603      	mov	r3, r0
 8001adc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  MPU6050_init();
 8001ae0:	f7ff fac6 	bl	8001070 <MPU6050_init>

  if (ret == HAL_OK){
 8001ae4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d103      	bne.n	8001af4 <main+0x60>
	  printf("The Device is Ready\n\r");
 8001aec:	48a1      	ldr	r0, [pc, #644]	@ (8001d74 <main+0x2e0>)
 8001aee:	f00c f837 	bl	800db60 <iprintf>
 8001af2:	e002      	b.n	8001afa <main+0x66>
  } else {
	  printf("Device not ready \n");
 8001af4:	48a0      	ldr	r0, [pc, #640]	@ (8001d78 <main+0x2e4>)
 8001af6:	f00c f89b 	bl	800dc30 <puts>
  }
  // Calibrao do giroscpio com sensor parado
  printf("Calibrating gyro... keep IMU still\n\r");
 8001afa:	48a0      	ldr	r0, [pc, #640]	@ (8001d7c <main+0x2e8>)
 8001afc:	f00c f830 	bl	800db60 <iprintf>
  //CalibrateGyro(200); // 200 amostras
  printf("Gyro bias: %.3f %.3f %.3f (deg/s)\n\r", gyroBiasX, gyroBiasY, gyroBiasZ);
 8001b00:	4b9f      	ldr	r3, [pc, #636]	@ (8001d80 <main+0x2ec>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7fe fd47 	bl	8000598 <__aeabi_f2d>
 8001b0a:	4680      	mov	r8, r0
 8001b0c:	4689      	mov	r9, r1
 8001b0e:	4b9d      	ldr	r3, [pc, #628]	@ (8001d84 <main+0x2f0>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7fe fd40 	bl	8000598 <__aeabi_f2d>
 8001b18:	4604      	mov	r4, r0
 8001b1a:	460d      	mov	r5, r1
 8001b1c:	4b9a      	ldr	r3, [pc, #616]	@ (8001d88 <main+0x2f4>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7fe fd39 	bl	8000598 <__aeabi_f2d>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b2e:	e9cd 4500 	strd	r4, r5, [sp]
 8001b32:	4642      	mov	r2, r8
 8001b34:	464b      	mov	r3, r9
 8001b36:	4895      	ldr	r0, [pc, #596]	@ (8001d8c <main+0x2f8>)
 8001b38:	f00c f812 	bl	800db60 <iprintf>
  HAL_UART_Receive_IT(&huart1, &uart_rx_byte, 1);
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	4994      	ldr	r1, [pc, #592]	@ (8001d90 <main+0x2fc>)
 8001b40:	4894      	ldr	r0, [pc, #592]	@ (8001d94 <main+0x300>)
 8001b42:	f006 f803 	bl	8007b4c <HAL_UART_Receive_IT>
  //uint32_t last = HAL_GetTick();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b46:	2036      	movs	r0, #54	@ 0x36
 8001b48:	f002 fbb1 	bl	80042ae <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim6);
 8001b4c:	4892      	ldr	r0, [pc, #584]	@ (8001d98 <main+0x304>)
 8001b4e:	f005 fb9f 	bl	8007290 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&hlpuart1, &rxLPUART, 1);
 8001b52:	2201      	movs	r2, #1
 8001b54:	4991      	ldr	r1, [pc, #580]	@ (8001d9c <main+0x308>)
 8001b56:	4892      	ldr	r0, [pc, #584]	@ (8001da0 <main+0x30c>)
 8001b58:	f005 fff8 	bl	8007b4c <HAL_UART_Receive_IT>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001b5c:	2027      	movs	r0, #39	@ 0x27
 8001b5e:	f002 fba6 	bl	80042ae <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b62:	2025      	movs	r0, #37	@ 0x25
 8001b64:	f002 fba3 	bl	80042ae <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001b68:	205b      	movs	r0, #91	@ 0x5b
 8001b6a:	f002 fba0 	bl	80042ae <HAL_NVIC_EnableIRQ>

  static SensorData_t dataSnapshot;
  static char line[160];
  while (1)
  {
	  if(!idleMode){
 8001b6e:	4b8d      	ldr	r3, [pc, #564]	@ (8001da4 <main+0x310>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f040 8133 	bne.w	8001dde <main+0x34a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b78:	b672      	cpsid	i
}
 8001b7a:	bf00      	nop
		  //copia o data para eviat problemas de insero e remoo comcomitante
		  __disable_irq();
		  if(dataBufferPop(&dataBuffer, &dataSnapshot)){
 8001b7c:	498a      	ldr	r1, [pc, #552]	@ (8001da8 <main+0x314>)
 8001b7e:	488b      	ldr	r0, [pc, #556]	@ (8001dac <main+0x318>)
 8001b80:	f7ff fc3a 	bl	80013f8 <dataBufferPop>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f000 8118 	beq.w	8001dbc <main+0x328>
  __ASM volatile ("cpsie i" : : : "memory");
 8001b8c:	b662      	cpsie	i
}
 8001b8e:	bf00      	nop
			  __enable_irq();
			  sprintf(line,
					  "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
					  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001b90:	4b85      	ldr	r3, [pc, #532]	@ (8001da8 <main+0x314>)
 8001b92:	681b      	ldr	r3, [r3, #0]
			  sprintf(line,
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7fe fcff 	bl	8000598 <__aeabi_f2d>
 8001b9a:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
					  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001b9e:	4b82      	ldr	r3, [pc, #520]	@ (8001da8 <main+0x314>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
			  sprintf(line,
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fcf8 	bl	8000598 <__aeabi_f2d>
 8001ba8:	e9c7 0108 	strd	r0, r1, [r7, #32]
					  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001bac:	4b7e      	ldr	r3, [pc, #504]	@ (8001da8 <main+0x314>)
 8001bae:	689b      	ldr	r3, [r3, #8]
			  sprintf(line,
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7fe fcf1 	bl	8000598 <__aeabi_f2d>
 8001bb6:	e9c7 0106 	strd	r0, r1, [r7, #24]
					  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001bba:	4b7b      	ldr	r3, [pc, #492]	@ (8001da8 <main+0x314>)
 8001bbc:	68db      	ldr	r3, [r3, #12]
			  sprintf(line,
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fcea 	bl	8000598 <__aeabi_f2d>
 8001bc4:	e9c7 0104 	strd	r0, r1, [r7, #16]
					  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001bc8:	4b77      	ldr	r3, [pc, #476]	@ (8001da8 <main+0x314>)
 8001bca:	691b      	ldr	r3, [r3, #16]
			  sprintf(line,
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7fe fce3 	bl	8000598 <__aeabi_f2d>
 8001bd2:	e9c7 0102 	strd	r0, r1, [r7, #8]
					  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001bd6:	4b74      	ldr	r3, [pc, #464]	@ (8001da8 <main+0x314>)
 8001bd8:	695b      	ldr	r3, [r3, #20]
			  sprintf(line,
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fcdc 	bl	8000598 <__aeabi_f2d>
 8001be0:	e9c7 0100 	strd	r0, r1, [r7]
 8001be4:	4b70      	ldr	r3, [pc, #448]	@ (8001da8 <main+0x314>)
 8001be6:	ed93 8b06 	vldr	d8, [r3, #24]
 8001bea:	4b6f      	ldr	r3, [pc, #444]	@ (8001da8 <main+0x314>)
 8001bec:	e9d3 ab08 	ldrd	sl, fp, [r3, #32]
					  dataSnapshot.latitude, dataSnapshot.longitude,
					  dataSnapshot.velocity, dataSnapshot.motorRPM,
 8001bf0:	4b6d      	ldr	r3, [pc, #436]	@ (8001da8 <main+0x314>)
 8001bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
			  sprintf(line,
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7fe fccf 	bl	8000598 <__aeabi_f2d>
 8001bfa:	4680      	mov	r8, r0
 8001bfc:	4689      	mov	r9, r1
					  dataSnapshot.velocity, dataSnapshot.motorRPM,
 8001bfe:	4b6a      	ldr	r3, [pc, #424]	@ (8001da8 <main+0x314>)
 8001c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
			  sprintf(line,
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fcc8 	bl	8000598 <__aeabi_f2d>
 8001c08:	4604      	mov	r4, r0
 8001c0a:	460d      	mov	r5, r1
					  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear);
 8001c0c:	4b66      	ldr	r3, [pc, #408]	@ (8001da8 <main+0x314>)
 8001c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			  sprintf(line,
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fcc1 	bl	8000598 <__aeabi_f2d>
					  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear);
 8001c16:	4b64      	ldr	r3, [pc, #400]	@ (8001da8 <main+0x314>)
 8001c18:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
			  sprintf(line,
 8001c1c:	461a      	mov	r2, r3
					  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear);
 8001c1e:	4b62      	ldr	r3, [pc, #392]	@ (8001da8 <main+0x314>)
 8001c20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
			  sprintf(line,
 8001c24:	9315      	str	r3, [sp, #84]	@ 0x54
 8001c26:	9214      	str	r2, [sp, #80]	@ 0x50
 8001c28:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8001c2c:	e9cd 4510 	strd	r4, r5, [sp, #64]	@ 0x40
 8001c30:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 8001c34:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8001c38:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 8001c3c:	ed97 7b00 	vldr	d7, [r7]
 8001c40:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001c44:	ed97 7b02 	vldr	d7, [r7, #8]
 8001c48:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001c4c:	ed97 7b04 	vldr	d7, [r7, #16]
 8001c50:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001c54:	ed97 7b06 	vldr	d7, [r7, #24]
 8001c58:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001c5c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c60:	ed8d 7b00 	vstr	d7, [sp]
 8001c64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001c68:	4951      	ldr	r1, [pc, #324]	@ (8001db0 <main+0x31c>)
 8001c6a:	4852      	ldr	r0, [pc, #328]	@ (8001db4 <main+0x320>)
 8001c6c:	f00b ffe8 	bl	800dc40 <siprintf>

			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
							  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001c70:	4b4d      	ldr	r3, [pc, #308]	@ (8001da8 <main+0x314>)
 8001c72:	681b      	ldr	r3, [r3, #0]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe fc8f 	bl	8000598 <__aeabi_f2d>
 8001c7a:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
							  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001c7e:	4b4a      	ldr	r3, [pc, #296]	@ (8001da8 <main+0x314>)
 8001c80:	685b      	ldr	r3, [r3, #4]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7fe fc88 	bl	8000598 <__aeabi_f2d>
 8001c88:	e9c7 0108 	strd	r0, r1, [r7, #32]
							  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001c8c:	4b46      	ldr	r3, [pc, #280]	@ (8001da8 <main+0x314>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe fc81 	bl	8000598 <__aeabi_f2d>
 8001c96:	e9c7 0106 	strd	r0, r1, [r7, #24]
							  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001c9a:	4b43      	ldr	r3, [pc, #268]	@ (8001da8 <main+0x314>)
 8001c9c:	68db      	ldr	r3, [r3, #12]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7fe fc7a 	bl	8000598 <__aeabi_f2d>
 8001ca4:	e9c7 0104 	strd	r0, r1, [r7, #16]
							  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001ca8:	4b3f      	ldr	r3, [pc, #252]	@ (8001da8 <main+0x314>)
 8001caa:	691b      	ldr	r3, [r3, #16]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fc73 	bl	8000598 <__aeabi_f2d>
 8001cb2:	e9c7 0102 	strd	r0, r1, [r7, #8]
							  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001cb6:	4b3c      	ldr	r3, [pc, #240]	@ (8001da8 <main+0x314>)
 8001cb8:	695b      	ldr	r3, [r3, #20]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7fe fc6c 	bl	8000598 <__aeabi_f2d>
 8001cc0:	e9c7 0100 	strd	r0, r1, [r7]
 8001cc4:	4b38      	ldr	r3, [pc, #224]	@ (8001da8 <main+0x314>)
 8001cc6:	ed93 8b06 	vldr	d8, [r3, #24]
 8001cca:	4b37      	ldr	r3, [pc, #220]	@ (8001da8 <main+0x314>)
 8001ccc:	e9d3 ab08 	ldrd	sl, fp, [r3, #32]
							  dataSnapshot.latitude, dataSnapshot.longitude,
							  dataSnapshot.velocity, dataSnapshot.motorRPM,
 8001cd0:	4b35      	ldr	r3, [pc, #212]	@ (8001da8 <main+0x314>)
 8001cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7fe fc5f 	bl	8000598 <__aeabi_f2d>
 8001cda:	4680      	mov	r8, r0
 8001cdc:	4689      	mov	r9, r1
							  dataSnapshot.velocity, dataSnapshot.motorRPM,
 8001cde:	4b32      	ldr	r3, [pc, #200]	@ (8001da8 <main+0x314>)
 8001ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7fe fc58 	bl	8000598 <__aeabi_f2d>
 8001ce8:	4604      	mov	r4, r0
 8001cea:	460d      	mov	r5, r1
							  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear);
 8001cec:	4b2e      	ldr	r3, [pc, #184]	@ (8001da8 <main+0x314>)
 8001cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7fe fc51 	bl	8000598 <__aeabi_f2d>
							  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear);
 8001cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8001da8 <main+0x314>)
 8001cf8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001cfc:	461a      	mov	r2, r3
							  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear);
 8001cfe:	4b2a      	ldr	r3, [pc, #168]	@ (8001da8 <main+0x314>)
 8001d00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d\r\n",
 8001d04:	9315      	str	r3, [sp, #84]	@ 0x54
 8001d06:	9214      	str	r2, [sp, #80]	@ 0x50
 8001d08:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8001d0c:	e9cd 4510 	strd	r4, r5, [sp, #64]	@ 0x40
 8001d10:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 8001d14:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8001d18:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 8001d1c:	ed97 7b00 	vldr	d7, [r7]
 8001d20:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001d24:	ed97 7b02 	vldr	d7, [r7, #8]
 8001d28:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001d2c:	ed97 7b04 	vldr	d7, [r7, #16]
 8001d30:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001d34:	ed97 7b06 	vldr	d7, [r7, #24]
 8001d38:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001d3c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001d40:	ed8d 7b00 	vstr	d7, [sp]
 8001d44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001d48:	4819      	ldr	r0, [pc, #100]	@ (8001db0 <main+0x31c>)
 8001d4a:	f00b ff09 	bl	800db60 <iprintf>
			  SDCyclicAddLine(&SDLogger, line);
 8001d4e:	4919      	ldr	r1, [pc, #100]	@ (8001db4 <main+0x320>)
 8001d50:	4806      	ldr	r0, [pc, #24]	@ (8001d6c <main+0x2d8>)
 8001d52:	f000 ff6e 	bl	8002c32 <SDCyclicAddLine>
			  if(SDLogger.lineCount >= SAFE_MAX_DATA_BUFFER_SIZE )
 8001d56:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <main+0x2d8>)
 8001d58:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001d5c:	889b      	ldrh	r3, [r3, #4]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	2b3b      	cmp	r3, #59	@ 0x3b
 8001d62:	d92d      	bls.n	8001dc0 <main+0x32c>
							ready2SaveFlag = 1;
 8001d64:	4b14      	ldr	r3, [pc, #80]	@ (8001db8 <main+0x324>)
 8001d66:	2201      	movs	r2, #1
 8001d68:	701a      	strb	r2, [r3, #0]
 8001d6a:	e029      	b.n	8001dc0 <main+0x32c>
 8001d6c:	20000c48 	.word	0x20000c48
 8001d70:	20000bf0 	.word	0x20000bf0
 8001d74:	08012100 	.word	0x08012100
 8001d78:	08012118 	.word	0x08012118
 8001d7c:	0801212c 	.word	0x0801212c
 8001d80:	20005e1c 	.word	0x20005e1c
 8001d84:	20005e20 	.word	0x20005e20
 8001d88:	20005e24 	.word	0x20005e24
 8001d8c:	08012154 	.word	0x08012154
 8001d90:	20004ee4 	.word	0x20004ee4
 8001d94:	200061dc 	.word	0x200061dc
 8001d98:	200060fc 	.word	0x200060fc
 8001d9c:	20004ee5 	.word	0x20004ee5
 8001da0:	20006148 	.word	0x20006148
 8001da4:	20000c44 	.word	0x20000c44
 8001da8:	20005d38 	.word	0x20005d38
 8001dac:	20004f30 	.word	0x20004f30
 8001db0:	08012178 	.word	0x08012178
 8001db4:	20005d70 	.word	0x20005d70
 8001db8:	20004e84 	.word	0x20004e84
  __ASM volatile ("cpsie i" : : : "memory");
 8001dbc:	b662      	cpsie	i
}
 8001dbe:	bf00      	nop

		  }
		  else
			  __enable_irq();

			if(ready2SaveFlag){
 8001dc0:	4b10      	ldr	r3, [pc, #64]	@ (8001e04 <main+0x370>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d006      	beq.n	8001dd6 <main+0x342>
//				__disable_irq();
				SDCyclicFlush(&SDLogger, "log.csv");
 8001dc8:	490f      	ldr	r1, [pc, #60]	@ (8001e08 <main+0x374>)
 8001dca:	4810      	ldr	r0, [pc, #64]	@ (8001e0c <main+0x378>)
 8001dcc:	f000 ff9c 	bl	8002d08 <SDCyclicFlush>
//				__enable_irq();
				ready2SaveFlag = 0;
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <main+0x370>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	701a      	strb	r2, [r3, #0]
			}
			HAL_Delay(50);
 8001dd6:	2032      	movs	r0, #50	@ 0x32
 8001dd8:	f002 f92e 	bl	8004038 <HAL_Delay>
 8001ddc:	e6c7      	b.n	8001b6e <main+0xda>

		/* USER CODE BEGIN 3 */
	  }
  else
  {
	  printf("Idle Mode On \n\r");
 8001dde:	480c      	ldr	r0, [pc, #48]	@ (8001e10 <main+0x37c>)
 8001de0:	f00b febe 	bl	800db60 <iprintf>
	  HAL_Delay(1000);
 8001de4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001de8:	f002 f926 	bl	8004038 <HAL_Delay>
	  if(SDLogger.mounted)
 8001dec:	4b07      	ldr	r3, [pc, #28]	@ (8001e0c <main+0x378>)
 8001dee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001df2:	f893 3238 	ldrb.w	r3, [r3, #568]	@ 0x238
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	f43f aeb9 	beq.w	8001b6e <main+0xda>
		  sd_unmount(&SDLogger);
 8001dfc:	4803      	ldr	r0, [pc, #12]	@ (8001e0c <main+0x378>)
 8001dfe:	f001 f8f9 	bl	8002ff4 <sd_unmount>
	  if(!idleMode){
 8001e02:	e6b4      	b.n	8001b6e <main+0xda>
 8001e04:	20004e84 	.word	0x20004e84
 8001e08:	080121b8 	.word	0x080121b8
 8001e0c:	20000c48 	.word	0x20000c48
 8001e10:	080121c0 	.word	0x080121c0

08001e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b094      	sub	sp, #80	@ 0x50
 8001e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e1a:	f107 0318 	add.w	r3, r7, #24
 8001e1e:	2238      	movs	r2, #56	@ 0x38
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f00c f834 	bl	800de90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e28:	1d3b      	adds	r3, r7, #4
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	60da      	str	r2, [r3, #12]
 8001e34:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e36:	2000      	movs	r0, #0
 8001e38:	f003 fbfe 	bl	8005638 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e44:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e46:	2340      	movs	r3, #64	@ 0x40
 8001e48:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001e52:	2304      	movs	r3, #4
 8001e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001e56:	2355      	movs	r3, #85	@ 0x55
 8001e58:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e62:	2302      	movs	r3, #2
 8001e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e66:	f107 0318 	add.w	r3, r7, #24
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f003 fc98 	bl	80057a0 <HAL_RCC_OscConfig>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001e76:	f000 f8e5 	bl	8002044 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e7a:	230f      	movs	r3, #15
 8001e7c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e86:	2300      	movs	r3, #0
 8001e88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e8e:	1d3b      	adds	r3, r7, #4
 8001e90:	2104      	movs	r1, #4
 8001e92:	4618      	mov	r0, r3
 8001e94:	f003 ff96 	bl	8005dc4 <HAL_RCC_ClockConfig>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001e9e:	f000 f8d1 	bl	8002044 <Error_Handler>
  }
}
 8001ea2:	bf00      	nop
 8001ea4:	3750      	adds	r7, #80	@ 0x50
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
	...

08001eac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM6)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a33      	ldr	r2, [pc, #204]	@ (8001f88 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d160      	bne.n	8001f80 <HAL_TIM_PeriodElapsedCallback+0xd4>
	{
		if(!idleMode){
 8001ebe:	4b33      	ldr	r3, [pc, #204]	@ (8001f8c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d15c      	bne.n	8001f80 <HAL_TIM_PeriodElapsedCallback+0xd4>
			uiMsCounter+=1;
 8001ec6:	4b32      	ldr	r3, [pc, #200]	@ (8001f90 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	4a30      	ldr	r2, [pc, #192]	@ (8001f90 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001ece:	6013      	str	r3, [r2, #0]
			if(!(uiMsCounter%10)){
	//			IMU_Update(0.01);
	//			MPU6050AddSample(pitch_deg, roll_deg, yaw_deg, linAx_ms2, linAy_ms2, linAz_ms2);
			}

			if(!(uiMsCounter%100)){
 8001ed0:	4b2f      	ldr	r3, [pc, #188]	@ (8001f90 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4b2f      	ldr	r3, [pc, #188]	@ (8001f94 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001ed6:	fba3 1302 	umull	r1, r3, r3, r2
 8001eda:	095b      	lsrs	r3, r3, #5
 8001edc:	2164      	movs	r1, #100	@ 0x64
 8001ede:	fb01 f303 	mul.w	r3, r1, r3
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d14b      	bne.n	8001f80 <HAL_TIM_PeriodElapsedCallback+0xd4>
				IMU_Update(0.1);
 8001ee8:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8001f98 <HAL_TIM_PeriodElapsedCallback+0xec>
 8001eec:	f000 fca0 	bl	8002830 <IMU_Update>

				data.pitch_deg = pitch_deg;
 8001ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f9c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a2a      	ldr	r2, [pc, #168]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001ef6:	6013      	str	r3, [r2, #0]
				data.roll_deg  = roll_deg;
 8001ef8:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a28      	ldr	r2, [pc, #160]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001efe:	6053      	str	r3, [r2, #4]
				data.yaw_deg   = yaw_deg;
 8001f00:	4b29      	ldr	r3, [pc, #164]	@ (8001fa8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a26      	ldr	r2, [pc, #152]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f06:	6093      	str	r3, [r2, #8]

				data.linAx_ms2 = linAx_ms2;
 8001f08:	4b28      	ldr	r3, [pc, #160]	@ (8001fac <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a24      	ldr	r2, [pc, #144]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f0e:	60d3      	str	r3, [r2, #12]
				data.linAy_ms2 = linAy_ms2;
 8001f10:	4b27      	ldr	r3, [pc, #156]	@ (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a22      	ldr	r2, [pc, #136]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f16:	6113      	str	r3, [r2, #16]
				data.linAz_ms2 = linAz_ms2;
 8001f18:	4b26      	ldr	r3, [pc, #152]	@ (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a20      	ldr	r2, [pc, #128]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f1e:	6153      	str	r3, [r2, #20]

				// --- Atualiza GPS ---
				data.latitude  = GPS.dec_latitude;
 8001f20:	4b25      	ldr	r3, [pc, #148]	@ (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe fb37 	bl	8000598 <__aeabi_f2d>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	491c      	ldr	r1, [pc, #112]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f30:	e9c1 2306 	strd	r2, r3, [r1, #24]
				data.longitude = GPS.dec_longitude;
 8001f34:	4b20      	ldr	r3, [pc, #128]	@ (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fb2d 	bl	8000598 <__aeabi_f2d>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	460b      	mov	r3, r1
 8001f42:	4917      	ldr	r1, [pc, #92]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f44:	e9c1 2308 	strd	r2, r3, [r1, #32]

				// --- Atualiza OBD2 ---
				data.velocity        = velocity;
 8001f48:	4b1c      	ldr	r3, [pc, #112]	@ (8001fbc <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a14      	ldr	r2, [pc, #80]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f4e:	6293      	str	r3, [r2, #40]	@ 0x28
				data.motorRPM        = motorRPM;
 8001f50:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a12      	ldr	r2, [pc, #72]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f56:	62d3      	str	r3, [r2, #44]	@ 0x2c
				data.fuelConsumption = fuelConsumption;
 8001f58:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a10      	ldr	r2, [pc, #64]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f5e:	6313      	str	r3, [r2, #48]	@ 0x30
				data.throttle        = throttle;
 8001f60:	4b19      	ldr	r3, [pc, #100]	@ (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	b2da      	uxtb	r2, r3
 8001f66:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
				data.gear            = gear;
 8001f6c:	4b17      	ldr	r3, [pc, #92]	@ (8001fcc <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	//			       linAx_ms2, linAy_ms2, linAz_ms2);
	//			printf("Lat= %.2f Lon= %.2f\r\n", GPS.dec_latitude, GPS.dec_longitude);
	//			printf("Velocidade: %.1f km/h | RPM: %.0f | Consumo: %.2f L/h | Acelerador: %d%% | Marcha: %d\r\n",
	//			       velocity, motorRPM, fuelConsumption, throttle, gear);

				dataBufferPush(&dataBuffer, &data);
 8001f78:	4909      	ldr	r1, [pc, #36]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f7a:	4815      	ldr	r0, [pc, #84]	@ (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001f7c:	f7ff f9fc 	bl	8001378 <dataBufferPush>
//			           mean_pitch, mean_roll, mean_yaw, mean_ax, mean_ay, mean_az);




}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40001000 	.word	0x40001000
 8001f8c:	20000c44 	.word	0x20000c44
 8001f90:	20004e88 	.word	0x20004e88
 8001f94:	51eb851f 	.word	0x51eb851f
 8001f98:	3dcccccd 	.word	0x3dcccccd
 8001f9c:	20005e4c 	.word	0x20005e4c
 8001fa0:	20004ef8 	.word	0x20004ef8
 8001fa4:	20005e50 	.word	0x20005e50
 8001fa8:	20005e54 	.word	0x20005e54
 8001fac:	20005e40 	.word	0x20005e40
 8001fb0:	20005e44 	.word	0x20005e44
 8001fb4:	20005e48 	.word	0x20005e48
 8001fb8:	20004e8c 	.word	0x20004e8c
 8001fbc:	20004ee8 	.word	0x20004ee8
 8001fc0:	20004eec 	.word	0x20004eec
 8001fc4:	20004ef0 	.word	0x20004ef0
 8001fc8:	20004ef4 	.word	0x20004ef4
 8001fcc:	20000000 	.word	0x20000000
 8001fd0:	20004f30 	.word	0x20004f30

08001fd4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
	if(!idleMode){
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800200c <HAL_UART_RxCpltCallback+0x38>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d105      	bne.n	8001ff0 <HAL_UART_RxCpltCallback+0x1c>
	  if (huart == &huart3) {
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a0a      	ldr	r2, [pc, #40]	@ (8002010 <HAL_UART_RxCpltCallback+0x3c>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d101      	bne.n	8001ff0 <HAL_UART_RxCpltCallback+0x1c>
		GPS_UART_CallBack();
 8001fec:	f7ff fad6 	bl	800159c <GPS_UART_CallBack>
		//HAL_UART_Receive_IT(&huart1, &uart_rx_byte, 1);
		//HAL_UART_Transmit_IT(&hlpuart1, &uart_rx_byte, 1);
	  }
	}

  if (huart == &hlpuart1)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a08      	ldr	r2, [pc, #32]	@ (8002014 <HAL_UART_RxCpltCallback+0x40>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d104      	bne.n	8002002 <HAL_UART_RxCpltCallback+0x2e>
  {
	  // Para recepo do PC, apenas retransmite imediatamente para USART1
	  //HAL_UART_Transmit(&huart1, &rxLPUART, 1, HAL_MAX_DELAY);

	  // Reinicia a recepo
	  HAL_UART_Receive_IT(&hlpuart1, &rxLPUART, 1);
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	4907      	ldr	r1, [pc, #28]	@ (8002018 <HAL_UART_RxCpltCallback+0x44>)
 8001ffc:	4805      	ldr	r0, [pc, #20]	@ (8002014 <HAL_UART_RxCpltCallback+0x40>)
 8001ffe:	f005 fda5 	bl	8007b4c <HAL_UART_Receive_IT>
  }
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000c44 	.word	0x20000c44
 8002010:	20006270 	.word	0x20006270
 8002014:	20006148 	.word	0x20006148
 8002018:	20004ee5 	.word	0x20004ee5

0800201c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin){
 8002026:	88fb      	ldrh	r3, [r7, #6]
 8002028:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800202c:	d102      	bne.n	8002034 <HAL_GPIO_EXTI_Callback+0x18>
		idleMode = 1;
 800202e:	4b04      	ldr	r3, [pc, #16]	@ (8002040 <HAL_GPIO_EXTI_Callback+0x24>)
 8002030:	2201      	movs	r2, #1
 8002032:	701a      	strb	r2, [r3, #0]
	}

}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	20000c44 	.word	0x20000c44

08002044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002048:	b672      	cpsid	i
}
 800204a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <Error_Handler+0x8>

08002050 <MadgwickAHRSupdateIMU>:
// Inputs: gx,gy,gz (rad/s) ; ax,ay,az (g, normalized approx)
// dt = intervalo em segundos
// ======================================================================
void MadgwickAHRSupdateIMU(float gx, float gy, float gz,
                           float ax, float ay, float az, float dt)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b0a4      	sub	sp, #144	@ 0x90
 8002054:	af00      	add	r7, sp, #0
 8002056:	ed87 0a07 	vstr	s0, [r7, #28]
 800205a:	edc7 0a06 	vstr	s1, [r7, #24]
 800205e:	ed87 1a05 	vstr	s2, [r7, #20]
 8002062:	edc7 1a04 	vstr	s3, [r7, #16]
 8002066:	ed87 2a03 	vstr	s4, [r7, #12]
 800206a:	edc7 2a02 	vstr	s5, [r7, #8]
 800206e:	ed87 3a01 	vstr	s6, [r7, #4]
    float recipNorm;
    float s0, s1, s2, s3;
    float qDot0, qDot1, qDot2, qDot3;
    float _2q0 = 2.0f * q0;
 8002072:	4bea      	ldr	r3, [pc, #936]	@ (800241c <MadgwickAHRSupdateIMU+0x3cc>)
 8002074:	edd3 7a00 	vldr	s15, [r3]
 8002078:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800207c:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
    float _2q1 = 2.0f * q1;
 8002080:	4be7      	ldr	r3, [pc, #924]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 8002082:	edd3 7a00 	vldr	s15, [r3]
 8002086:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800208a:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    float _2q2 = 2.0f * q2;
 800208e:	4be5      	ldr	r3, [pc, #916]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 8002090:	edd3 7a00 	vldr	s15, [r3]
 8002094:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002098:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    float _2q3 = 2.0f * q3;
 800209c:	4be2      	ldr	r3, [pc, #904]	@ (8002428 <MadgwickAHRSupdateIMU+0x3d8>)
 800209e:	edd3 7a00 	vldr	s15, [r3]
 80020a2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020a6:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    float _4q0 = 4.0f * q0;
 80020aa:	4bdc      	ldr	r3, [pc, #880]	@ (800241c <MadgwickAHRSupdateIMU+0x3cc>)
 80020ac:	edd3 7a00 	vldr	s15, [r3]
 80020b0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80020b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020b8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    float _4q1 = 4.0f * q1;
 80020bc:	4bd8      	ldr	r3, [pc, #864]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 80020be:	edd3 7a00 	vldr	s15, [r3]
 80020c2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80020c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ca:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    float _4q2 = 4.0f * q2;
 80020ce:	4bd5      	ldr	r3, [pc, #852]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 80020d0:	edd3 7a00 	vldr	s15, [r3]
 80020d4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80020d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020dc:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    float _8q1 = 8.0f * q1;
 80020e0:	4bcf      	ldr	r3, [pc, #828]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 80020e2:	edd3 7a00 	vldr	s15, [r3]
 80020e6:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80020ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ee:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    float _8q2 = 8.0f * q2;
 80020f2:	4bcc      	ldr	r3, [pc, #816]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 80020f4:	edd3 7a00 	vldr	s15, [r3]
 80020f8:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80020fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002100:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    float q0q0 = q0 * q0;
 8002104:	4bc5      	ldr	r3, [pc, #788]	@ (800241c <MadgwickAHRSupdateIMU+0x3cc>)
 8002106:	ed93 7a00 	vldr	s14, [r3]
 800210a:	4bc4      	ldr	r3, [pc, #784]	@ (800241c <MadgwickAHRSupdateIMU+0x3cc>)
 800210c:	edd3 7a00 	vldr	s15, [r3]
 8002110:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002114:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float q1q1 = q1 * q1;
 8002118:	4bc1      	ldr	r3, [pc, #772]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 800211a:	ed93 7a00 	vldr	s14, [r3]
 800211e:	4bc0      	ldr	r3, [pc, #768]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 8002120:	edd3 7a00 	vldr	s15, [r3]
 8002124:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002128:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float q2q2 = q2 * q2;
 800212c:	4bbd      	ldr	r3, [pc, #756]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 800212e:	ed93 7a00 	vldr	s14, [r3]
 8002132:	4bbc      	ldr	r3, [pc, #752]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 8002134:	edd3 7a00 	vldr	s15, [r3]
 8002138:	ee67 7a27 	vmul.f32	s15, s14, s15
 800213c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float q3q3 = q3 * q3;
 8002140:	4bb9      	ldr	r3, [pc, #740]	@ (8002428 <MadgwickAHRSupdateIMU+0x3d8>)
 8002142:	ed93 7a00 	vldr	s14, [r3]
 8002146:	4bb8      	ldr	r3, [pc, #736]	@ (8002428 <MadgwickAHRSupdateIMU+0x3d8>)
 8002148:	edd3 7a00 	vldr	s15, [r3]
 800214c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002150:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

    // Rate of change from gyroscope
    qDot0 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002154:	4bb2      	ldr	r3, [pc, #712]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 8002156:	edd3 7a00 	vldr	s15, [r3]
 800215a:	eeb1 7a67 	vneg.f32	s14, s15
 800215e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002162:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002166:	4baf      	ldr	r3, [pc, #700]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 8002168:	edd3 6a00 	vldr	s13, [r3]
 800216c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002170:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002174:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002178:	4bab      	ldr	r3, [pc, #684]	@ (8002428 <MadgwickAHRSupdateIMU+0x3d8>)
 800217a:	edd3 6a00 	vldr	s13, [r3]
 800217e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002182:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002186:	ee77 7a67 	vsub.f32	s15, s14, s15
 800218a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800218e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002192:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    qDot1 = 0.5f * ( q0 * gx + q2 * gz - q3 * gy);
 8002196:	4ba1      	ldr	r3, [pc, #644]	@ (800241c <MadgwickAHRSupdateIMU+0x3cc>)
 8002198:	ed93 7a00 	vldr	s14, [r3]
 800219c:	edd7 7a07 	vldr	s15, [r7, #28]
 80021a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021a4:	4b9f      	ldr	r3, [pc, #636]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 80021a6:	edd3 6a00 	vldr	s13, [r3]
 80021aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80021ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021b6:	4b9c      	ldr	r3, [pc, #624]	@ (8002428 <MadgwickAHRSupdateIMU+0x3d8>)
 80021b8:	edd3 6a00 	vldr	s13, [r3]
 80021bc:	edd7 7a06 	vldr	s15, [r7, #24]
 80021c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021c8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80021cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    qDot2 = 0.5f * ( q0 * gy - q1 * gz + q3 * gx);
 80021d4:	4b91      	ldr	r3, [pc, #580]	@ (800241c <MadgwickAHRSupdateIMU+0x3cc>)
 80021d6:	ed93 7a00 	vldr	s14, [r3]
 80021da:	edd7 7a06 	vldr	s15, [r7, #24]
 80021de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021e2:	4b8f      	ldr	r3, [pc, #572]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 80021e4:	edd3 6a00 	vldr	s13, [r3]
 80021e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80021ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021f4:	4b8c      	ldr	r3, [pc, #560]	@ (8002428 <MadgwickAHRSupdateIMU+0x3d8>)
 80021f6:	edd3 6a00 	vldr	s13, [r3]
 80021fa:	edd7 7a07 	vldr	s15, [r7, #28]
 80021fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002202:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002206:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800220a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800220e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    qDot3 = 0.5f * ( q0 * gz + q1 * gy - q2 * gx);
 8002212:	4b82      	ldr	r3, [pc, #520]	@ (800241c <MadgwickAHRSupdateIMU+0x3cc>)
 8002214:	ed93 7a00 	vldr	s14, [r3]
 8002218:	edd7 7a05 	vldr	s15, [r7, #20]
 800221c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002220:	4b7f      	ldr	r3, [pc, #508]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 8002222:	edd3 6a00 	vldr	s13, [r3]
 8002226:	edd7 7a06 	vldr	s15, [r7, #24]
 800222a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800222e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002232:	4b7c      	ldr	r3, [pc, #496]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 8002234:	edd3 6a00 	vldr	s13, [r3]
 8002238:	edd7 7a07 	vldr	s15, [r7, #28]
 800223c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002240:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002244:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002248:	ee67 7a87 	vmul.f32	s15, s15, s14
 800224c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Normalise accelerometer measurement
    recipNorm = sqrtf(ax * ax + ay * ay + az * az);
 8002250:	edd7 7a04 	vldr	s15, [r7, #16]
 8002254:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002258:	edd7 7a03 	vldr	s15, [r7, #12]
 800225c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002260:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002264:	edd7 7a02 	vldr	s15, [r7, #8]
 8002268:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800226c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002270:	eeb0 0a67 	vmov.f32	s0, s15
 8002274:	f00f fc60 	bl	8011b38 <sqrtf>
 8002278:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    if (recipNorm == 0.0f) return; // evita diviso por zero
 800227c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002280:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002288:	f000 81f5 	beq.w	8002676 <MadgwickAHRSupdateIMU+0x626>
    recipNorm = 1.0f / recipNorm;
 800228c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002290:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002294:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002298:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    ax *= recipNorm;
 800229c:	ed97 7a04 	vldr	s14, [r7, #16]
 80022a0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80022a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022a8:	edc7 7a04 	vstr	s15, [r7, #16]
    ay *= recipNorm;
 80022ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80022b0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80022b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022b8:	edc7 7a03 	vstr	s15, [r7, #12]
    az *= recipNorm;
 80022bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80022c0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80022c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022c8:	edc7 7a02 	vstr	s15, [r7, #8]

    // Gradient decent algorithm corrective step
    float _2q0q2 = 2.0f * q0 * q2;
 80022cc:	4b53      	ldr	r3, [pc, #332]	@ (800241c <MadgwickAHRSupdateIMU+0x3cc>)
 80022ce:	edd3 7a00 	vldr	s15, [r3]
 80022d2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80022d6:	4b53      	ldr	r3, [pc, #332]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 80022d8:	edd3 7a00 	vldr	s15, [r3]
 80022dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022e0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float _2q2q3 = 2.0f * q2 * q3;
 80022e4:	4b4f      	ldr	r3, [pc, #316]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 80022e6:	edd3 7a00 	vldr	s15, [r3]
 80022ea:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80022ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002428 <MadgwickAHRSupdateIMU+0x3d8>)
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float f1 = _2q1 * q3 - _2q0 * q2 - ax;
 80022fc:	4b4a      	ldr	r3, [pc, #296]	@ (8002428 <MadgwickAHRSupdateIMU+0x3d8>)
 80022fe:	ed93 7a00 	vldr	s14, [r3]
 8002302:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002306:	ee27 7a27 	vmul.f32	s14, s14, s15
 800230a:	4b46      	ldr	r3, [pc, #280]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 800230c:	edd3 6a00 	vldr	s13, [r3]
 8002310:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002314:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002318:	ee37 7a67 	vsub.f32	s14, s14, s15
 800231c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002320:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002324:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float f2 = _2q0 * q1 + _2q2 * q3 - ay;
 8002328:	4b3d      	ldr	r3, [pc, #244]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 800232a:	ed93 7a00 	vldr	s14, [r3]
 800232e:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002332:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002336:	4b3c      	ldr	r3, [pc, #240]	@ (8002428 <MadgwickAHRSupdateIMU+0x3d8>)
 8002338:	edd3 6a00 	vldr	s13, [r3]
 800233c:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002340:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002344:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002348:	edd7 7a03 	vldr	s15, [r7, #12]
 800234c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002350:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float f3 = 1.0f - _2q1 * q1 - _2q2 * q2 - az;
 8002354:	4b32      	ldr	r3, [pc, #200]	@ (8002420 <MadgwickAHRSupdateIMU+0x3d0>)
 8002356:	ed93 7a00 	vldr	s14, [r3]
 800235a:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 800235e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002362:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002366:	ee37 7a67 	vsub.f32	s14, s14, s15
 800236a:	4b2e      	ldr	r3, [pc, #184]	@ (8002424 <MadgwickAHRSupdateIMU+0x3d4>)
 800236c:	edd3 6a00 	vldr	s13, [r3]
 8002370:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002374:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002378:	ee37 7a67 	vsub.f32	s14, s14, s15
 800237c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002380:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002384:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // compute jacobian * f (approx)
    s0 = -_2q2 * f1 + _2q1 * f2;
 8002388:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800238c:	eeb1 7a67 	vneg.f32	s14, s15
 8002390:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002394:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002398:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 800239c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80023a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a8:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    s1 =  _2q3 * f1 + _2q0 * f2 - _4q1 * f3;
 80023ac:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80023b0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80023b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023b8:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 80023bc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80023c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023c8:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 80023cc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80023d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023d8:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    s2 = -_2q0 * f1 + _2q3 * f2 - _4q2 * f3;
 80023dc:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80023e0:	eeb1 7a67 	vneg.f32	s14, s15
 80023e4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80023e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ec:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 80023f0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80023f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023fc:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8002400:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002404:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002408:	ee77 7a67 	vsub.f32	s15, s14, s15
 800240c:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
    s3 =  _2q1 * f1 + _2q2 * f2;
 8002410:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8002414:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002418:	e00a      	b.n	8002430 <MadgwickAHRSupdateIMU+0x3e0>
 800241a:	bf00      	nop
 800241c:	20000004 	.word	0x20000004
 8002420:	20005e10 	.word	0x20005e10
 8002424:	20005e14 	.word	0x20005e14
 8002428:	20005e18 	.word	0x20005e18
 800242c:	3da3d70a 	.word	0x3da3d70a
 8002430:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002434:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8002438:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800243c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002440:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002444:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80

    // normalize step magnitude
    recipNorm = sqrtf(s0*s0 + s1*s1 + s2*s2 + s3*s3);
 8002448:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800244c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002450:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002454:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002458:	ee37 7a27 	vadd.f32	s14, s14, s15
 800245c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002460:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002464:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002468:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800246c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002470:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002474:	eeb0 0a67 	vmov.f32	s0, s15
 8002478:	f00f fb5e 	bl	8011b38 <sqrtf>
 800247c:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    if (recipNorm != 0.0f) {
 8002480:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002484:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800248c:	d027      	beq.n	80024de <MadgwickAHRSupdateIMU+0x48e>
        recipNorm = 1.0f / recipNorm;
 800248e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002492:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002496:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800249a:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        s0 *= recipNorm;
 800249e:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80024a2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80024a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024aa:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
        s1 *= recipNorm;
 80024ae:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80024b2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80024b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ba:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
        s2 *= recipNorm;
 80024be:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80024c2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80024c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ca:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
        s3 *= recipNorm;
 80024ce:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80024d2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80024d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024da:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    }

    // Apply feedback step
    qDot0 -= MADGWICK_BETA * s0;
 80024de:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80024e2:	ed1f 7a2e 	vldr	s14, [pc, #-184]	@ 800242c <MadgwickAHRSupdateIMU+0x3dc>
 80024e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ea:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80024ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024f2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    qDot1 -= MADGWICK_BETA * s1;
 80024f6:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80024fa:	ed1f 7a34 	vldr	s14, [pc, #-208]	@ 800242c <MadgwickAHRSupdateIMU+0x3dc>
 80024fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002502:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002506:	ee77 7a67 	vsub.f32	s15, s14, s15
 800250a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    qDot2 -= MADGWICK_BETA * s2;
 800250e:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002512:	ed1f 7a3a 	vldr	s14, [pc, #-232]	@ 800242c <MadgwickAHRSupdateIMU+0x3dc>
 8002516:	ee67 7a87 	vmul.f32	s15, s15, s14
 800251a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800251e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002522:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    qDot3 -= MADGWICK_BETA * s3;
 8002526:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800252a:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 800242c <MadgwickAHRSupdateIMU+0x3dc>
 800252e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002532:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800253a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Integrate rate of change of quaternion to yield quaternion
    q0 += qDot0 * dt;
 800253e:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002542:	edd7 7a01 	vldr	s15, [r7, #4]
 8002546:	ee27 7a27 	vmul.f32	s14, s14, s15
 800254a:	4b4e      	ldr	r3, [pc, #312]	@ (8002684 <MadgwickAHRSupdateIMU+0x634>)
 800254c:	edd3 7a00 	vldr	s15, [r3]
 8002550:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002554:	4b4b      	ldr	r3, [pc, #300]	@ (8002684 <MadgwickAHRSupdateIMU+0x634>)
 8002556:	edc3 7a00 	vstr	s15, [r3]
    q1 += qDot1 * dt;
 800255a:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800255e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002562:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002566:	4b48      	ldr	r3, [pc, #288]	@ (8002688 <MadgwickAHRSupdateIMU+0x638>)
 8002568:	edd3 7a00 	vldr	s15, [r3]
 800256c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002570:	4b45      	ldr	r3, [pc, #276]	@ (8002688 <MadgwickAHRSupdateIMU+0x638>)
 8002572:	edc3 7a00 	vstr	s15, [r3]
    q2 += qDot2 * dt;
 8002576:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800257a:	edd7 7a01 	vldr	s15, [r7, #4]
 800257e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002582:	4b42      	ldr	r3, [pc, #264]	@ (800268c <MadgwickAHRSupdateIMU+0x63c>)
 8002584:	edd3 7a00 	vldr	s15, [r3]
 8002588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800258c:	4b3f      	ldr	r3, [pc, #252]	@ (800268c <MadgwickAHRSupdateIMU+0x63c>)
 800258e:	edc3 7a00 	vstr	s15, [r3]
    q3 += qDot3 * dt;
 8002592:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002596:	edd7 7a01 	vldr	s15, [r7, #4]
 800259a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800259e:	4b3c      	ldr	r3, [pc, #240]	@ (8002690 <MadgwickAHRSupdateIMU+0x640>)
 80025a0:	edd3 7a00 	vldr	s15, [r3]
 80025a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025a8:	4b39      	ldr	r3, [pc, #228]	@ (8002690 <MadgwickAHRSupdateIMU+0x640>)
 80025aa:	edc3 7a00 	vstr	s15, [r3]

    // Normalise quaternion
    recipNorm = sqrtf(q0*q0 + q1*q1 + q2*q2 + q3*q3);
 80025ae:	4b35      	ldr	r3, [pc, #212]	@ (8002684 <MadgwickAHRSupdateIMU+0x634>)
 80025b0:	ed93 7a00 	vldr	s14, [r3]
 80025b4:	4b33      	ldr	r3, [pc, #204]	@ (8002684 <MadgwickAHRSupdateIMU+0x634>)
 80025b6:	edd3 7a00 	vldr	s15, [r3]
 80025ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025be:	4b32      	ldr	r3, [pc, #200]	@ (8002688 <MadgwickAHRSupdateIMU+0x638>)
 80025c0:	edd3 6a00 	vldr	s13, [r3]
 80025c4:	4b30      	ldr	r3, [pc, #192]	@ (8002688 <MadgwickAHRSupdateIMU+0x638>)
 80025c6:	edd3 7a00 	vldr	s15, [r3]
 80025ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025d2:	4b2e      	ldr	r3, [pc, #184]	@ (800268c <MadgwickAHRSupdateIMU+0x63c>)
 80025d4:	edd3 6a00 	vldr	s13, [r3]
 80025d8:	4b2c      	ldr	r3, [pc, #176]	@ (800268c <MadgwickAHRSupdateIMU+0x63c>)
 80025da:	edd3 7a00 	vldr	s15, [r3]
 80025de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002690 <MadgwickAHRSupdateIMU+0x640>)
 80025e8:	edd3 6a00 	vldr	s13, [r3]
 80025ec:	4b28      	ldr	r3, [pc, #160]	@ (8002690 <MadgwickAHRSupdateIMU+0x640>)
 80025ee:	edd3 7a00 	vldr	s15, [r3]
 80025f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025fa:	eeb0 0a67 	vmov.f32	s0, s15
 80025fe:	f00f fa9b 	bl	8011b38 <sqrtf>
 8002602:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    if (recipNorm == 0.0f) return;
 8002606:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800260a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800260e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002612:	d032      	beq.n	800267a <MadgwickAHRSupdateIMU+0x62a>
    recipNorm = 1.0f / recipNorm;
 8002614:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002618:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800261c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002620:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    q0 *= recipNorm;
 8002624:	4b17      	ldr	r3, [pc, #92]	@ (8002684 <MadgwickAHRSupdateIMU+0x634>)
 8002626:	ed93 7a00 	vldr	s14, [r3]
 800262a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800262e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002632:	4b14      	ldr	r3, [pc, #80]	@ (8002684 <MadgwickAHRSupdateIMU+0x634>)
 8002634:	edc3 7a00 	vstr	s15, [r3]
    q1 *= recipNorm;
 8002638:	4b13      	ldr	r3, [pc, #76]	@ (8002688 <MadgwickAHRSupdateIMU+0x638>)
 800263a:	ed93 7a00 	vldr	s14, [r3]
 800263e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002646:	4b10      	ldr	r3, [pc, #64]	@ (8002688 <MadgwickAHRSupdateIMU+0x638>)
 8002648:	edc3 7a00 	vstr	s15, [r3]
    q2 *= recipNorm;
 800264c:	4b0f      	ldr	r3, [pc, #60]	@ (800268c <MadgwickAHRSupdateIMU+0x63c>)
 800264e:	ed93 7a00 	vldr	s14, [r3]
 8002652:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800265a:	4b0c      	ldr	r3, [pc, #48]	@ (800268c <MadgwickAHRSupdateIMU+0x63c>)
 800265c:	edc3 7a00 	vstr	s15, [r3]
    q3 *= recipNorm;
 8002660:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <MadgwickAHRSupdateIMU+0x640>)
 8002662:	ed93 7a00 	vldr	s14, [r3]
 8002666:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800266a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800266e:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <MadgwickAHRSupdateIMU+0x640>)
 8002670:	edc3 7a00 	vstr	s15, [r3]
 8002674:	e002      	b.n	800267c <MadgwickAHRSupdateIMU+0x62c>
    if (recipNorm == 0.0f) return; // evita diviso por zero
 8002676:	bf00      	nop
 8002678:	e000      	b.n	800267c <MadgwickAHRSupdateIMU+0x62c>
    if (recipNorm == 0.0f) return;
 800267a:	bf00      	nop
}
 800267c:	3790      	adds	r7, #144	@ 0x90
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000004 	.word	0x20000004
 8002688:	20005e10 	.word	0x20005e10
 800268c:	20005e14 	.word	0x20005e14
 8002690:	20005e18 	.word	0x20005e18

08002694 <QuaternionToEulerDegrees>:

// ======================================================================
// Quaternion -> Euler angles (deg). Returns roll, pitch, yaw
// ======================================================================
void QuaternionToEulerDegrees(float *roll, float *pitch, float *yaw)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b08a      	sub	sp, #40	@ 0x28
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
    // roll (x-axis rotation)
    float sinr_cosp = 2.0f * (q0 * q1 + q2 * q3);
 80026a0:	4b5d      	ldr	r3, [pc, #372]	@ (8002818 <QuaternionToEulerDegrees+0x184>)
 80026a2:	ed93 7a00 	vldr	s14, [r3]
 80026a6:	4b5d      	ldr	r3, [pc, #372]	@ (800281c <QuaternionToEulerDegrees+0x188>)
 80026a8:	edd3 7a00 	vldr	s15, [r3]
 80026ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026b0:	4b5b      	ldr	r3, [pc, #364]	@ (8002820 <QuaternionToEulerDegrees+0x18c>)
 80026b2:	edd3 6a00 	vldr	s13, [r3]
 80026b6:	4b5b      	ldr	r3, [pc, #364]	@ (8002824 <QuaternionToEulerDegrees+0x190>)
 80026b8:	edd3 7a00 	vldr	s15, [r3]
 80026bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026c8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float cosr_cosp = 1.0f - 2.0f * (q1 * q1 + q2 * q2);
 80026cc:	4b53      	ldr	r3, [pc, #332]	@ (800281c <QuaternionToEulerDegrees+0x188>)
 80026ce:	ed93 7a00 	vldr	s14, [r3]
 80026d2:	4b52      	ldr	r3, [pc, #328]	@ (800281c <QuaternionToEulerDegrees+0x188>)
 80026d4:	edd3 7a00 	vldr	s15, [r3]
 80026d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026dc:	4b50      	ldr	r3, [pc, #320]	@ (8002820 <QuaternionToEulerDegrees+0x18c>)
 80026de:	edd3 6a00 	vldr	s13, [r3]
 80026e2:	4b4f      	ldr	r3, [pc, #316]	@ (8002820 <QuaternionToEulerDegrees+0x18c>)
 80026e4:	edd3 7a00 	vldr	s15, [r3]
 80026e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026f0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80026f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026fc:	edc7 7a08 	vstr	s15, [r7, #32]
    *roll = atan2f(sinr_cosp, cosr_cosp) * RAD2DEG(1.0f);
 8002700:	edd7 0a08 	vldr	s1, [r7, #32]
 8002704:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002708:	f00f fa14 	bl	8011b34 <atan2f>
 800270c:	eef0 7a40 	vmov.f32	s15, s0
 8002710:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8002828 <QuaternionToEulerDegrees+0x194>
 8002714:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	edc3 7a00 	vstr	s15, [r3]

    // pitch (y-axis rotation)
    float sinp = 2.0f * (q0 * q2 - q3 * q1);
 800271e:	4b3e      	ldr	r3, [pc, #248]	@ (8002818 <QuaternionToEulerDegrees+0x184>)
 8002720:	ed93 7a00 	vldr	s14, [r3]
 8002724:	4b3e      	ldr	r3, [pc, #248]	@ (8002820 <QuaternionToEulerDegrees+0x18c>)
 8002726:	edd3 7a00 	vldr	s15, [r3]
 800272a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800272e:	4b3d      	ldr	r3, [pc, #244]	@ (8002824 <QuaternionToEulerDegrees+0x190>)
 8002730:	edd3 6a00 	vldr	s13, [r3]
 8002734:	4b39      	ldr	r3, [pc, #228]	@ (800281c <QuaternionToEulerDegrees+0x188>)
 8002736:	edd3 7a00 	vldr	s15, [r3]
 800273a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800273e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002742:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002746:	edc7 7a07 	vstr	s15, [r7, #28]
    if (fabsf(sinp) >= 1)
 800274a:	edd7 7a07 	vldr	s15, [r7, #28]
 800274e:	eef0 7ae7 	vabs.f32	s15, s15
 8002752:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002756:	eef4 7ac7 	vcmpe.f32	s15, s14
 800275a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275e:	db0b      	blt.n	8002778 <QuaternionToEulerDegrees+0xe4>
        *pitch = copysignf(90.0f, sinp); // use 90 degrees if out of range
 8002760:	edd7 0a07 	vldr	s1, [r7, #28]
 8002764:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 800282c <QuaternionToEulerDegrees+0x198>
 8002768:	f00b fc3a 	bl	800dfe0 <copysignf>
 800276c:	eef0 7a40 	vmov.f32	s15, s0
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	edc3 7a00 	vstr	s15, [r3]
 8002776:	e00c      	b.n	8002792 <QuaternionToEulerDegrees+0xfe>
    else
        *pitch = asinf(sinp) * RAD2DEG(1.0f);
 8002778:	ed97 0a07 	vldr	s0, [r7, #28]
 800277c:	f00f f9ae 	bl	8011adc <asinf>
 8002780:	eef0 7a40 	vmov.f32	s15, s0
 8002784:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002828 <QuaternionToEulerDegrees+0x194>
 8002788:	ee67 7a87 	vmul.f32	s15, s15, s14
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	edc3 7a00 	vstr	s15, [r3]

    // yaw (z-axis rotation)
    float siny_cosp = 2.0f * (q0 * q3 + q1 * q2);
 8002792:	4b21      	ldr	r3, [pc, #132]	@ (8002818 <QuaternionToEulerDegrees+0x184>)
 8002794:	ed93 7a00 	vldr	s14, [r3]
 8002798:	4b22      	ldr	r3, [pc, #136]	@ (8002824 <QuaternionToEulerDegrees+0x190>)
 800279a:	edd3 7a00 	vldr	s15, [r3]
 800279e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027a2:	4b1e      	ldr	r3, [pc, #120]	@ (800281c <QuaternionToEulerDegrees+0x188>)
 80027a4:	edd3 6a00 	vldr	s13, [r3]
 80027a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002820 <QuaternionToEulerDegrees+0x18c>)
 80027aa:	edd3 7a00 	vldr	s15, [r3]
 80027ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027ba:	edc7 7a06 	vstr	s15, [r7, #24]
    float cosy_cosp = 1.0f - 2.0f * (q2 * q2 + q3 * q3);
 80027be:	4b18      	ldr	r3, [pc, #96]	@ (8002820 <QuaternionToEulerDegrees+0x18c>)
 80027c0:	ed93 7a00 	vldr	s14, [r3]
 80027c4:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <QuaternionToEulerDegrees+0x18c>)
 80027c6:	edd3 7a00 	vldr	s15, [r3]
 80027ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027ce:	4b15      	ldr	r3, [pc, #84]	@ (8002824 <QuaternionToEulerDegrees+0x190>)
 80027d0:	edd3 6a00 	vldr	s13, [r3]
 80027d4:	4b13      	ldr	r3, [pc, #76]	@ (8002824 <QuaternionToEulerDegrees+0x190>)
 80027d6:	edd3 7a00 	vldr	s15, [r3]
 80027da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80027ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ee:	edc7 7a05 	vstr	s15, [r7, #20]
    *yaw = atan2f(siny_cosp, cosy_cosp) * RAD2DEG(1.0f);
 80027f2:	edd7 0a05 	vldr	s1, [r7, #20]
 80027f6:	ed97 0a06 	vldr	s0, [r7, #24]
 80027fa:	f00f f99b 	bl	8011b34 <atan2f>
 80027fe:	eef0 7a40 	vmov.f32	s15, s0
 8002802:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002828 <QuaternionToEulerDegrees+0x194>
 8002806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	edc3 7a00 	vstr	s15, [r3]
}
 8002810:	bf00      	nop
 8002812:	3728      	adds	r7, #40	@ 0x28
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	20000004 	.word	0x20000004
 800281c:	20005e10 	.word	0x20005e10
 8002820:	20005e14 	.word	0x20005e14
 8002824:	20005e18 	.word	0x20005e18
 8002828:	42652ee1 	.word	0x42652ee1
 800282c:	42b40000 	.word	0x42b40000

08002830 <IMU_Update>:
// ======================================================================
// Loop principal de atualizao: chama leitura, filtro, subtrai gravidade
// Preenchendo: linAx_ms2, linAy_ms2, linAz_ms2, pitch_deg, roll_deg, yaw_deg
// ======================================================================
void IMU_Update(float dt)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b08c      	sub	sp, #48	@ 0x30
 8002834:	af00      	add	r7, sp, #0
 8002836:	ed87 0a01 	vstr	s0, [r7, #4]
    // 1) Leitura (Ax/Ay/Az em g; Gx/Gy/Gz em /s)
    MPU6050_Read_Accel(&Ax_g, &Ay_g, &Az_g);
 800283a:	4a83      	ldr	r2, [pc, #524]	@ (8002a48 <IMU_Update+0x218>)
 800283c:	4983      	ldr	r1, [pc, #524]	@ (8002a4c <IMU_Update+0x21c>)
 800283e:	4884      	ldr	r0, [pc, #528]	@ (8002a50 <IMU_Update+0x220>)
 8002840:	f7fe fc9c 	bl	800117c <MPU6050_Read_Accel>
    MPU6050_Read_Gyro(&Gx_dps, &Gy_dps, &Gz_dps);
 8002844:	4a83      	ldr	r2, [pc, #524]	@ (8002a54 <IMU_Update+0x224>)
 8002846:	4984      	ldr	r1, [pc, #528]	@ (8002a58 <IMU_Update+0x228>)
 8002848:	4884      	ldr	r0, [pc, #528]	@ (8002a5c <IMU_Update+0x22c>)
 800284a:	f7fe fd15 	bl	8001278 <MPU6050_Read_Gyro>

    // 2) Remover bias do giroscpio e converter para rad/s
    float gx = (Gx_dps - gyroBiasX) * (M_PI / 180.0f);
 800284e:	4b83      	ldr	r3, [pc, #524]	@ (8002a5c <IMU_Update+0x22c>)
 8002850:	ed93 7a00 	vldr	s14, [r3]
 8002854:	4b82      	ldr	r3, [pc, #520]	@ (8002a60 <IMU_Update+0x230>)
 8002856:	edd3 7a00 	vldr	s15, [r3]
 800285a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800285e:	ee17 0a90 	vmov	r0, s15
 8002862:	f7fd fe99 	bl	8000598 <__aeabi_f2d>
 8002866:	a376      	add	r3, pc, #472	@ (adr r3, 8002a40 <IMU_Update+0x210>)
 8002868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286c:	f7fd feec 	bl	8000648 <__aeabi_dmul>
 8002870:	4602      	mov	r2, r0
 8002872:	460b      	mov	r3, r1
 8002874:	4610      	mov	r0, r2
 8002876:	4619      	mov	r1, r3
 8002878:	f7fe f9de 	bl	8000c38 <__aeabi_d2f>
 800287c:	4603      	mov	r3, r0
 800287e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float gy = (Gy_dps - gyroBiasY) * (M_PI / 180.0f);
 8002880:	4b75      	ldr	r3, [pc, #468]	@ (8002a58 <IMU_Update+0x228>)
 8002882:	ed93 7a00 	vldr	s14, [r3]
 8002886:	4b77      	ldr	r3, [pc, #476]	@ (8002a64 <IMU_Update+0x234>)
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002890:	ee17 0a90 	vmov	r0, s15
 8002894:	f7fd fe80 	bl	8000598 <__aeabi_f2d>
 8002898:	a369      	add	r3, pc, #420	@ (adr r3, 8002a40 <IMU_Update+0x210>)
 800289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289e:	f7fd fed3 	bl	8000648 <__aeabi_dmul>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4610      	mov	r0, r2
 80028a8:	4619      	mov	r1, r3
 80028aa:	f7fe f9c5 	bl	8000c38 <__aeabi_d2f>
 80028ae:	4603      	mov	r3, r0
 80028b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    float gz = (Gz_dps - gyroBiasZ) * (M_PI / 180.0f);
 80028b2:	4b68      	ldr	r3, [pc, #416]	@ (8002a54 <IMU_Update+0x224>)
 80028b4:	ed93 7a00 	vldr	s14, [r3]
 80028b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002a68 <IMU_Update+0x238>)
 80028ba:	edd3 7a00 	vldr	s15, [r3]
 80028be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028c2:	ee17 0a90 	vmov	r0, s15
 80028c6:	f7fd fe67 	bl	8000598 <__aeabi_f2d>
 80028ca:	a35d      	add	r3, pc, #372	@ (adr r3, 8002a40 <IMU_Update+0x210>)
 80028cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d0:	f7fd feba 	bl	8000648 <__aeabi_dmul>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4610      	mov	r0, r2
 80028da:	4619      	mov	r1, r3
 80028dc:	f7fe f9ac 	bl	8000c38 <__aeabi_d2f>
 80028e0:	4603      	mov	r3, r0
 80028e2:	627b      	str	r3, [r7, #36]	@ 0x24

    // 3) Atualiza Madgwick (ax,ay,az em g)
    MadgwickAHRSupdateIMU(gx, gy, gz, Ax_g, Ay_g, Az_g, dt);
 80028e4:	4b5a      	ldr	r3, [pc, #360]	@ (8002a50 <IMU_Update+0x220>)
 80028e6:	edd3 7a00 	vldr	s15, [r3]
 80028ea:	4b58      	ldr	r3, [pc, #352]	@ (8002a4c <IMU_Update+0x21c>)
 80028ec:	ed93 7a00 	vldr	s14, [r3]
 80028f0:	4b55      	ldr	r3, [pc, #340]	@ (8002a48 <IMU_Update+0x218>)
 80028f2:	edd3 6a00 	vldr	s13, [r3]
 80028f6:	ed97 3a01 	vldr	s6, [r7, #4]
 80028fa:	eef0 2a66 	vmov.f32	s5, s13
 80028fe:	eeb0 2a47 	vmov.f32	s4, s14
 8002902:	eef0 1a67 	vmov.f32	s3, s15
 8002906:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 800290a:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 800290e:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8002912:	f7ff fb9d 	bl	8002050 <MadgwickAHRSupdateIMU>

    // 4) Extrai Euler (graus)
    QuaternionToEulerDegrees(&roll_deg, &pitch_deg, &yaw_deg);
 8002916:	4a55      	ldr	r2, [pc, #340]	@ (8002a6c <IMU_Update+0x23c>)
 8002918:	4955      	ldr	r1, [pc, #340]	@ (8002a70 <IMU_Update+0x240>)
 800291a:	4856      	ldr	r0, [pc, #344]	@ (8002a74 <IMU_Update+0x244>)
 800291c:	f7ff feba 	bl	8002694 <QuaternionToEulerDegrees>

    // 5) Estima vetor da gravidade no frame do sensor a partir do quaternion
    // vetor gravidade (g) no corpo = [2*(q1*q3 - q0*q2), 2*(q0*q1 + q2*q3), q0^2 - q1^2 - q2^2 + q3^2]
    float gX = 2.0f * (q1 * q3 - q0 * q2);
 8002920:	4b55      	ldr	r3, [pc, #340]	@ (8002a78 <IMU_Update+0x248>)
 8002922:	ed93 7a00 	vldr	s14, [r3]
 8002926:	4b55      	ldr	r3, [pc, #340]	@ (8002a7c <IMU_Update+0x24c>)
 8002928:	edd3 7a00 	vldr	s15, [r3]
 800292c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002930:	4b53      	ldr	r3, [pc, #332]	@ (8002a80 <IMU_Update+0x250>)
 8002932:	edd3 6a00 	vldr	s13, [r3]
 8002936:	4b53      	ldr	r3, [pc, #332]	@ (8002a84 <IMU_Update+0x254>)
 8002938:	edd3 7a00 	vldr	s15, [r3]
 800293c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002940:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002944:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002948:	edc7 7a08 	vstr	s15, [r7, #32]
    float gY = 2.0f * (q0 * q1 + q2 * q3);
 800294c:	4b4c      	ldr	r3, [pc, #304]	@ (8002a80 <IMU_Update+0x250>)
 800294e:	ed93 7a00 	vldr	s14, [r3]
 8002952:	4b49      	ldr	r3, [pc, #292]	@ (8002a78 <IMU_Update+0x248>)
 8002954:	edd3 7a00 	vldr	s15, [r3]
 8002958:	ee27 7a27 	vmul.f32	s14, s14, s15
 800295c:	4b49      	ldr	r3, [pc, #292]	@ (8002a84 <IMU_Update+0x254>)
 800295e:	edd3 6a00 	vldr	s13, [r3]
 8002962:	4b46      	ldr	r3, [pc, #280]	@ (8002a7c <IMU_Update+0x24c>)
 8002964:	edd3 7a00 	vldr	s15, [r3]
 8002968:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800296c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002970:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002974:	edc7 7a07 	vstr	s15, [r7, #28]
    float gZ = q0*q0 - q1*q1 - q2*q2 + q3*q3;
 8002978:	4b41      	ldr	r3, [pc, #260]	@ (8002a80 <IMU_Update+0x250>)
 800297a:	ed93 7a00 	vldr	s14, [r3]
 800297e:	4b40      	ldr	r3, [pc, #256]	@ (8002a80 <IMU_Update+0x250>)
 8002980:	edd3 7a00 	vldr	s15, [r3]
 8002984:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002988:	4b3b      	ldr	r3, [pc, #236]	@ (8002a78 <IMU_Update+0x248>)
 800298a:	edd3 6a00 	vldr	s13, [r3]
 800298e:	4b3a      	ldr	r3, [pc, #232]	@ (8002a78 <IMU_Update+0x248>)
 8002990:	edd3 7a00 	vldr	s15, [r3]
 8002994:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002998:	ee37 7a67 	vsub.f32	s14, s14, s15
 800299c:	4b39      	ldr	r3, [pc, #228]	@ (8002a84 <IMU_Update+0x254>)
 800299e:	edd3 6a00 	vldr	s13, [r3]
 80029a2:	4b38      	ldr	r3, [pc, #224]	@ (8002a84 <IMU_Update+0x254>)
 80029a4:	edd3 7a00 	vldr	s15, [r3]
 80029a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029b0:	4b32      	ldr	r3, [pc, #200]	@ (8002a7c <IMU_Update+0x24c>)
 80029b2:	edd3 6a00 	vldr	s13, [r3]
 80029b6:	4b31      	ldr	r3, [pc, #196]	@ (8002a7c <IMU_Update+0x24c>)
 80029b8:	edd3 7a00 	vldr	s15, [r3]
 80029bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029c4:	edc7 7a06 	vstr	s15, [r7, #24]

    // 6) Acelerao linear (g) = medida (g) - gravidade (g)
    float linax_g = Ax_g - gX;
 80029c8:	4b21      	ldr	r3, [pc, #132]	@ (8002a50 <IMU_Update+0x220>)
 80029ca:	ed93 7a00 	vldr	s14, [r3]
 80029ce:	edd7 7a08 	vldr	s15, [r7, #32]
 80029d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029d6:	edc7 7a05 	vstr	s15, [r7, #20]
    float linay_g = Ay_g - gY;
 80029da:	4b1c      	ldr	r3, [pc, #112]	@ (8002a4c <IMU_Update+0x21c>)
 80029dc:	ed93 7a00 	vldr	s14, [r3]
 80029e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80029e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029e8:	edc7 7a04 	vstr	s15, [r7, #16]
    float linaz_g = Az_g - gZ;
 80029ec:	4b16      	ldr	r3, [pc, #88]	@ (8002a48 <IMU_Update+0x218>)
 80029ee:	ed93 7a00 	vldr	s14, [r3]
 80029f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80029f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029fa:	edc7 7a03 	vstr	s15, [r7, #12]

    // 7) Converter para m/s
    linAx_ms2 = linax_g * G;
 80029fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a02:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8002a88 <IMU_Update+0x258>
 8002a06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a0a:	4b20      	ldr	r3, [pc, #128]	@ (8002a8c <IMU_Update+0x25c>)
 8002a0c:	edc3 7a00 	vstr	s15, [r3]
    linAy_ms2 = linay_g * G;
 8002a10:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a14:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002a88 <IMU_Update+0x258>
 8002a18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8002a90 <IMU_Update+0x260>)
 8002a1e:	edc3 7a00 	vstr	s15, [r3]
    linAz_ms2 = linaz_g * G;
 8002a22:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a26:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002a88 <IMU_Update+0x258>
 8002a2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a2e:	4b19      	ldr	r3, [pc, #100]	@ (8002a94 <IMU_Update+0x264>)
 8002a30:	edc3 7a00 	vstr	s15, [r3]
}
 8002a34:	bf00      	nop
 8002a36:	3730      	adds	r7, #48	@ 0x30
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	f3af 8000 	nop.w
 8002a40:	a2529d39 	.word	0xa2529d39
 8002a44:	3f91df46 	.word	0x3f91df46
 8002a48:	20005e30 	.word	0x20005e30
 8002a4c:	20005e2c 	.word	0x20005e2c
 8002a50:	20005e28 	.word	0x20005e28
 8002a54:	20005e3c 	.word	0x20005e3c
 8002a58:	20005e38 	.word	0x20005e38
 8002a5c:	20005e34 	.word	0x20005e34
 8002a60:	20005e1c 	.word	0x20005e1c
 8002a64:	20005e20 	.word	0x20005e20
 8002a68:	20005e24 	.word	0x20005e24
 8002a6c:	20005e54 	.word	0x20005e54
 8002a70:	20005e4c 	.word	0x20005e4c
 8002a74:	20005e50 	.word	0x20005e50
 8002a78:	20005e10 	.word	0x20005e10
 8002a7c:	20005e18 	.word	0x20005e18
 8002a80:	20000004 	.word	0x20000004
 8002a84:	20005e14 	.word	0x20005e14
 8002a88:	411ce80a 	.word	0x411ce80a
 8002a8c:	20005e40 	.word	0x20005e40
 8002a90:	20005e44 	.word	0x20005e44
 8002a94:	20005e48 	.word	0x20005e48

08002a98 <SD_disk_status>:
#include "diskio.h"
#include "sd_spi.h"
#include "ff_gen_drv.h"


DSTATUS SD_disk_status(BYTE drv) {
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <SD_disk_status+0x14>
        return STA_NOINIT;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <SD_disk_status+0x16>
    return 0;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <SD_disk_initialize>:

DSTATUS SD_disk_initialize(BYTE drv) {
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <SD_disk_initialize+0x14>
        return STA_NOINIT;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e007      	b.n	8002ade <SD_disk_initialize+0x24>

    return (SD_SPI_Init() == SD_OK) ? 0 : STA_NOINIT;
 8002ace:	f000 fb7d 	bl	80031cc <SD_SPI_Init>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bf14      	ite	ne
 8002ad8:	2301      	movne	r3, #1
 8002ada:	2300      	moveq	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count) {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60b9      	str	r1, [r7, #8]
 8002af0:	607a      	str	r2, [r7, #4]
 8002af2:	603b      	str	r3, [r7, #0]
 8002af4:	4603      	mov	r3, r0
 8002af6:	73fb      	strb	r3, [r7, #15]
    if (pdrv != 0 || count == 0)
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d102      	bne.n	8002b04 <SD_disk_read+0x1c>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <SD_disk_read+0x20>
        return RES_PARERR;
 8002b04:	2304      	movs	r3, #4
 8002b06:	e010      	b.n	8002b2a <SD_disk_read+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8002b08:	4b0a      	ldr	r3, [pc, #40]	@ (8002b34 <SD_disk_read+0x4c>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <SD_disk_read+0x2c>
 8002b10:	2303      	movs	r3, #3
 8002b12:	e00a      	b.n	8002b2a <SD_disk_read+0x42>
    return (SD_ReadBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8002b14:	683a      	ldr	r2, [r7, #0]
 8002b16:	6879      	ldr	r1, [r7, #4]
 8002b18:	68b8      	ldr	r0, [r7, #8]
 8002b1a:	f000 fc49 	bl	80033b0 <SD_ReadBlocks>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	bf14      	ite	ne
 8002b24:	2301      	movne	r3, #1
 8002b26:	2300      	moveq	r3, #0
 8002b28:	b2db      	uxtb	r3, r3
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20006091 	.word	0x20006091

08002b38 <SD_disk_write>:

DRESULT SD_disk_write(BYTE pdrv,  BYTE *buff, DWORD sector, UINT count) {
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
 8002b42:	603b      	str	r3, [r7, #0]
 8002b44:	4603      	mov	r3, r0
 8002b46:	73fb      	strb	r3, [r7, #15]
    if (pdrv || !count) return RES_PARERR;
 8002b48:	7bfb      	ldrb	r3, [r7, #15]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d102      	bne.n	8002b54 <SD_disk_write+0x1c>
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <SD_disk_write+0x20>
 8002b54:	2304      	movs	r3, #4
 8002b56:	e010      	b.n	8002b7a <SD_disk_write+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8002b58:	4b0a      	ldr	r3, [pc, #40]	@ (8002b84 <SD_disk_write+0x4c>)
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <SD_disk_write+0x2c>
 8002b60:	2303      	movs	r3, #3
 8002b62:	e00a      	b.n	8002b7a <SD_disk_write+0x42>
    return (SD_WriteBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	68b8      	ldr	r0, [r7, #8]
 8002b6a:	f000 fcf5 	bl	8003558 <SD_WriteBlocks>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	bf14      	ite	ne
 8002b74:	2301      	movne	r3, #1
 8002b76:	2300      	moveq	r3, #0
 8002b78:	b2db      	uxtb	r3, r3
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20006091 	.word	0x20006091

08002b88 <SD_disk_ioctl>:

DRESULT SD_disk_ioctl(BYTE pdrv, BYTE cmd, void *buff) {
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	603a      	str	r2, [r7, #0]
 8002b92:	71fb      	strb	r3, [r7, #7]
 8002b94:	460b      	mov	r3, r1
 8002b96:	71bb      	strb	r3, [r7, #6]
    if (pdrv != 0)
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <SD_disk_ioctl+0x1a>
        return RES_PARERR;
 8002b9e:	2304      	movs	r3, #4
 8002ba0:	e022      	b.n	8002be8 <SD_disk_ioctl+0x60>

    switch (cmd) {
 8002ba2:	79bb      	ldrb	r3, [r7, #6]
 8002ba4:	2b03      	cmp	r3, #3
 8002ba6:	d81e      	bhi.n	8002be6 <SD_disk_ioctl+0x5e>
 8002ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb0 <SD_disk_ioctl+0x28>)
 8002baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bae:	bf00      	nop
 8002bb0:	08002bc1 	.word	0x08002bc1
 8002bb4:	08002bd1 	.word	0x08002bd1
 8002bb8:	08002bc5 	.word	0x08002bc5
 8002bbc:	08002bdd 	.word	0x08002bdd
    case CTRL_SYNC:
        return RES_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	e011      	b.n	8002be8 <SD_disk_ioctl+0x60>
    case GET_SECTOR_SIZE:
        *(WORD *)buff = 512;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bca:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	e00b      	b.n	8002be8 <SD_disk_ioctl+0x60>
    case GET_SECTOR_COUNT:
        *(DWORD *)buff = 0x10000; // Example: 32MB SD card (65536 * 512)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002bd6:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	e005      	b.n	8002be8 <SD_disk_ioctl+0x60>
    case GET_BLOCK_SIZE:
        *(DWORD *)buff = 1;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	2201      	movs	r2, #1
 8002be0:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	e000      	b.n	8002be8 <SD_disk_ioctl+0x60>
    default:
        return RES_PARERR;
 8002be6:	2304      	movs	r3, #4
    }
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <SDCyclicInit>:

char sd_path[4];
FATFS fs;

void SDCyclicInit(SDCyclic_t *sd)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
//	//res = f_mount(&USERFatFs, sd, 1);
//	if (res != FR_OK) {
//		printf("[SD] Mount failed (%d)\r\n", res);
//		return false;
//	    }
    sd_mount();
 8002bfc:	f000 f986 	bl	8002f0c <sd_mount>
    sd->head = 0;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002c06:	2200      	movs	r2, #0
 8002c08:	801a      	strh	r2, [r3, #0]
    sd->tail = 0;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002c10:	2200      	movs	r2, #0
 8002c12:	805a      	strh	r2, [r3, #2]
    sd->lineCount = 0;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	809a      	strh	r2, [r3, #4]
    sd->mounted = 1;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002c24:	2201      	movs	r2, #1
 8002c26:	f883 2238 	strb.w	r2, [r3, #568]	@ 0x238

//    return true;

}
 8002c2a:	bf00      	nop
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <SDCyclicAddLine>:

void SDCyclicAddLine(SDCyclic_t *sd, const char *line)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b084      	sub	sp, #16
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
 8002c3a:	6039      	str	r1, [r7, #0]
	sd->lineCount += 1;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002c42:	889b      	ldrh	r3, [r3, #4]
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	3301      	adds	r3, #1
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002c50:	809a      	strh	r2, [r3, #4]
    uint16_t len = strlen(line);
 8002c52:	6838      	ldr	r0, [r7, #0]
 8002c54:	f7fd fb34 	bl	80002c0 <strlen>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	81bb      	strh	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++) {
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	81fb      	strh	r3, [r7, #14]
 8002c60:	e048      	b.n	8002cf4 <SDCyclicAddLine+0xc2>
        sd->buffer[sd->head] = line[i];
 8002c62:	89fb      	ldrh	r3, [r7, #14]
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	4413      	add	r3, r2
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 8002c6e:	8812      	ldrh	r2, [r2, #0]
 8002c70:	b292      	uxth	r2, r2
 8002c72:	7819      	ldrb	r1, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	5499      	strb	r1, [r3, r2]
        sd->head = (sd->head + 1) % SDCYCLIC_BUFFER_SIZE;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002c7e:	881b      	ldrh	r3, [r3, #0]
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	3301      	adds	r3, #1
 8002c84:	425a      	negs	r2, r3
 8002c86:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002c8a:	f3c2 020d 	ubfx	r2, r2, #0, #14
 8002c8e:	bf58      	it	pl
 8002c90:	4253      	negpl	r3, r2
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002c9a:	801a      	strh	r2, [r3, #0]

        // sobrescreve se cheioS
        if (sd->head == sd->tail){
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002ca2:	881b      	ldrh	r3, [r3, #0]
 8002ca4:	b29a      	uxth	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002cac:	885b      	ldrh	r3, [r3, #2]
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d11c      	bne.n	8002cee <SDCyclicAddLine+0xbc>
            sd->tail = (sd->tail + 1) % SDCYCLIC_BUFFER_SIZE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002cba:	885b      	ldrh	r3, [r3, #2]
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	425a      	negs	r2, r3
 8002cc2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002cc6:	f3c2 020d 	ubfx	r2, r2, #0, #14
 8002cca:	bf58      	it	pl
 8002ccc:	4253      	negpl	r3, r2
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002cd6:	805a      	strh	r2, [r3, #2]
            sd->lineCount -= 1;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002cde:	889b      	ldrh	r3, [r3, #4]
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002cec:	809a      	strh	r2, [r3, #4]
    for (uint16_t i = 0; i < len; i++) {
 8002cee:	89fb      	ldrh	r3, [r7, #14]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	81fb      	strh	r3, [r7, #14]
 8002cf4:	89fa      	ldrh	r2, [r7, #14]
 8002cf6:	89bb      	ldrh	r3, [r7, #12]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d3b2      	bcc.n	8002c62 <SDCyclicAddLine+0x30>
        }
    }
}
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <SDCyclicFlush>:

bool SDCyclicFlush(SDCyclic_t *sd, const char *filename)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	f5ad 7d50 	sub.w	sp, sp, #832	@ 0x340
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002d14:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002d18:	6018      	str	r0, [r3, #0]
 8002d1a:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002d1e:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8002d22:	6019      	str	r1, [r3, #0]

    if (sd->head == sd->tail)
 8002d24:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002d28:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002d32:	881b      	ldrh	r3, [r3, #0]
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002d3a:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002d44:	885b      	ldrh	r3, [r3, #2]
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d101      	bne.n	8002d50 <SDCyclicFlush+0x48>
        return false; // nada a gravar
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e0a0      	b.n	8002e92 <SDCyclicFlush+0x18a>
    FIL file;
    UINT bw;
    char temp[SDCYCLIC_TEMP_SIZE];

    // Abre (ou cria) o arquivo
    res = f_open(&file, filename, FA_OPEN_APPEND | FA_WRITE);
 8002d50:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002d54:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8002d58:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 8002d5c:	2232      	movs	r2, #50	@ 0x32
 8002d5e:	6819      	ldr	r1, [r3, #0]
 8002d60:	f009 f8c8 	bl	800bef4 <f_open>
 8002d64:	4603      	mov	r3, r0
 8002d66:	f887 333d 	strb.w	r3, [r7, #829]	@ 0x33d
    if (res != FR_OK) {
 8002d6a:	f897 333d 	ldrb.w	r3, [r7, #829]	@ 0x33d
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d067      	beq.n	8002e42 <SDCyclicFlush+0x13a>
        printf("[SD] File open failed (%d)\r\n", res);
 8002d72:	f897 333d 	ldrb.w	r3, [r7, #829]	@ 0x33d
 8002d76:	4619      	mov	r1, r3
 8002d78:	4848      	ldr	r0, [pc, #288]	@ (8002e9c <SDCyclicFlush+0x194>)
 8002d7a:	f00a fef1 	bl	800db60 <iprintf>
        f_mount(NULL, "", 0);
 8002d7e:	2200      	movs	r2, #0
 8002d80:	4947      	ldr	r1, [pc, #284]	@ (8002ea0 <SDCyclicFlush+0x198>)
 8002d82:	2000      	movs	r0, #0
 8002d84:	f009 f870 	bl	800be68 <f_mount>
        return false;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	e082      	b.n	8002e92 <SDCyclicFlush+0x18a>
    }

    // Escreve o buffer circular
    while (sd->tail != sd->head) {
        uint16_t count = 0;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	f8a7 333e 	strh.w	r3, [r7, #830]	@ 0x33e

        while (sd->tail != sd->head && count < sizeof(temp)) {
 8002d92:	e034      	b.n	8002dfe <SDCyclicFlush+0xf6>
            temp[count++] = sd->buffer[sd->tail];
 8002d94:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002d98:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002da2:	885b      	ldrh	r3, [r3, #2]
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	4619      	mov	r1, r3
 8002da8:	f8b7 333e 	ldrh.w	r3, [r7, #830]	@ 0x33e
 8002dac:	1c5a      	adds	r2, r3, #1
 8002dae:	f8a7 233e 	strh.w	r2, [r7, #830]	@ 0x33e
 8002db2:	461a      	mov	r2, r3
 8002db4:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002db8:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	5c59      	ldrb	r1, [r3, r1]
 8002dc0:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002dc4:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8002dc8:	5499      	strb	r1, [r3, r2]
            sd->tail = (sd->tail + 1) % SDCYCLIC_BUFFER_SIZE;
 8002dca:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002dce:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002dd8:	885b      	ldrh	r3, [r3, #2]
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	3301      	adds	r3, #1
 8002dde:	425a      	negs	r2, r3
 8002de0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002de4:	f3c2 020d 	ubfx	r2, r2, #0, #14
 8002de8:	bf58      	it	pl
 8002dea:	4253      	negpl	r3, r2
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002df2:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002dfc:	805a      	strh	r2, [r3, #2]
        while (sd->tail != sd->head && count < sizeof(temp)) {
 8002dfe:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002e02:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002e0c:	885b      	ldrh	r3, [r3, #2]
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002e14:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002e1e:	881b      	ldrh	r3, [r3, #0]
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d003      	beq.n	8002e2e <SDCyclicFlush+0x126>
 8002e26:	f8b7 333e 	ldrh.w	r3, [r7, #830]	@ 0x33e
 8002e2a:	2bff      	cmp	r3, #255	@ 0xff
 8002e2c:	d9b2      	bls.n	8002d94 <SDCyclicFlush+0x8c>
        }

        f_write(&file, temp, count, &bw);
 8002e2e:	f8b7 233e 	ldrh.w	r2, [r7, #830]	@ 0x33e
 8002e32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e36:	f107 0108 	add.w	r1, r7, #8
 8002e3a:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 8002e3e:	f009 fa23 	bl	800c288 <f_write>
    while (sd->tail != sd->head) {
 8002e42:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002e46:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002e50:	885b      	ldrh	r3, [r3, #2]
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002e58:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002e62:	881b      	ldrh	r3, [r3, #0]
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d190      	bne.n	8002d8c <SDCyclicFlush+0x84>
    }

    f_sync(&file);
 8002e6a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f009 fb7f 	bl	800c572 <f_sync>
    f_close(&file);
 8002e74:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f009 fbf8 	bl	800c66e <f_close>
//    f_mount(NULL, "", 0);
//    printf("[SD] Flushed and unmounted.\r\n");
    sd->lineCount = 0;
 8002e7e:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8002e82:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	809a      	strh	r2, [r3, #4]

    return true;
 8002e90:	2301      	movs	r3, #1
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	f507 7750 	add.w	r7, r7, #832	@ 0x340
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	080121d0 	.word	0x080121d0
 8002ea0:	080121f0 	.word	0x080121f0

08002ea4 <sd_get_space_kb>:
//		printf("Format failed: f_mkfs returned %d\r\n", res);
//	}
//		return res;
//}

int sd_get_space_kb(void) {
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b088      	sub	sp, #32
 8002ea8:	af00      	add	r7, sp, #0
	FATFS *pfs;
	DWORD fre_clust, tot_sect, fre_sect, total_kb, free_kb;
	FRESULT res = f_getfree(sd_path, &fre_clust, &pfs);
 8002eaa:	f107 0208 	add.w	r2, r7, #8
 8002eae:	1d3b      	adds	r3, r7, #4
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4814      	ldr	r0, [pc, #80]	@ (8002f04 <sd_get_space_kb+0x60>)
 8002eb4:	f009 fc05 	bl	800c6c2 <f_getfree>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 8002ebc:	7ffb      	ldrb	r3, [r7, #31]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <sd_get_space_kb+0x22>
 8002ec2:	7ffb      	ldrb	r3, [r7, #31]
 8002ec4:	e01a      	b.n	8002efc <sd_get_space_kb+0x58>

	tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	3b02      	subs	r3, #2
 8002ecc:	68ba      	ldr	r2, [r7, #8]
 8002ece:	8952      	ldrh	r2, [r2, #10]
 8002ed0:	fb02 f303 	mul.w	r3, r2, r3
 8002ed4:	61bb      	str	r3, [r7, #24]
	fre_sect = fre_clust * pfs->csize;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	895b      	ldrh	r3, [r3, #10]
 8002eda:	461a      	mov	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	fb02 f303 	mul.w	r3, r2, r3
 8002ee2:	617b      	str	r3, [r7, #20]
	total_kb = tot_sect / 2;
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	085b      	lsrs	r3, r3, #1
 8002ee8:	613b      	str	r3, [r7, #16]
	free_kb = fre_sect / 2;
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	085b      	lsrs	r3, r3, #1
 8002eee:	60fb      	str	r3, [r7, #12]
	printf(" Total: %lu KB, Free: %lu KB\r\n", total_kb, free_kb);
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	6939      	ldr	r1, [r7, #16]
 8002ef4:	4804      	ldr	r0, [pc, #16]	@ (8002f08 <sd_get_space_kb+0x64>)
 8002ef6:	f00a fe33 	bl	800db60 <iprintf>
	return FR_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3720      	adds	r7, #32
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	20005e58 	.word	0x20005e58
 8002f08:	080121f4 	.word	0x080121f4

08002f0c <sd_mount>:

int sd_mount(void) {
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
	FRESULT res;
	extern uint8_t sd_is_sdhc(void);

	printf("Linking SD driver...\r\n");
 8002f12:	4829      	ldr	r0, [pc, #164]	@ (8002fb8 <sd_mount+0xac>)
 8002f14:	f00a fe8c 	bl	800dc30 <puts>
	if (FATFS_LinkDriver(&SD_Driver, sd_path) != 0) {
 8002f18:	4928      	ldr	r1, [pc, #160]	@ (8002fbc <sd_mount+0xb0>)
 8002f1a:	4829      	ldr	r0, [pc, #164]	@ (8002fc0 <sd_mount+0xb4>)
 8002f1c:	f009 fcd2 	bl	800c8c4 <FATFS_LinkDriver>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d004      	beq.n	8002f30 <sd_mount+0x24>
		printf("FATFS_LinkDriver failed\n");
 8002f26:	4827      	ldr	r0, [pc, #156]	@ (8002fc4 <sd_mount+0xb8>)
 8002f28:	f00a fe82 	bl	800dc30 <puts>
		return FR_DISK_ERR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e03f      	b.n	8002fb0 <sd_mount+0xa4>
	}

	printf("Initializing disk...\r\n");
 8002f30:	4825      	ldr	r0, [pc, #148]	@ (8002fc8 <sd_mount+0xbc>)
 8002f32:	f00a fe7d 	bl	800dc30 <puts>
	DSTATUS stat = disk_initialize(0);
 8002f36:	2000      	movs	r0, #0
 8002f38:	f006 fe96 	bl	8009c68 <disk_initialize>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	71fb      	strb	r3, [r7, #7]
	if (stat != 0) {
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00c      	beq.n	8002f60 <sd_mount+0x54>
		printf("disk_initialize failed: 0x%02X\n", stat);
 8002f46:	79fb      	ldrb	r3, [r7, #7]
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4820      	ldr	r0, [pc, #128]	@ (8002fcc <sd_mount+0xc0>)
 8002f4c:	f00a fe08 	bl	800db60 <iprintf>
		printf("FR_NOT_READY\tTry Hard Reset or Check Connection/Power\r\n");
 8002f50:	481f      	ldr	r0, [pc, #124]	@ (8002fd0 <sd_mount+0xc4>)
 8002f52:	f00a fe6d 	bl	800dc30 <puts>
		printf("Make sure \"MX_FATFS_Init\" is not being called in the main function\n"\
 8002f56:	481f      	ldr	r0, [pc, #124]	@ (8002fd4 <sd_mount+0xc8>)
 8002f58:	f00a fe6a 	bl	800dc30 <puts>
				"You need to disable its call in CubeMX->Project Manager->Advance Settings->Uncheck Generate code for MX_FATFS_Init\r\n");
		return FR_NOT_READY;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e027      	b.n	8002fb0 <sd_mount+0xa4>
	}

	printf("Attempting mount at %s...\r\n", sd_path);
 8002f60:	4916      	ldr	r1, [pc, #88]	@ (8002fbc <sd_mount+0xb0>)
 8002f62:	481d      	ldr	r0, [pc, #116]	@ (8002fd8 <sd_mount+0xcc>)
 8002f64:	f00a fdfc 	bl	800db60 <iprintf>
	res = f_mount(&fs, sd_path, 1);
 8002f68:	2201      	movs	r2, #1
 8002f6a:	4914      	ldr	r1, [pc, #80]	@ (8002fbc <sd_mount+0xb0>)
 8002f6c:	481b      	ldr	r0, [pc, #108]	@ (8002fdc <sd_mount+0xd0>)
 8002f6e:	f008 ff7b 	bl	800be68 <f_mount>
 8002f72:	4603      	mov	r3, r0
 8002f74:	71bb      	strb	r3, [r7, #6]
	if (res == FR_OK)
 8002f76:	79bb      	ldrb	r3, [r7, #6]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d113      	bne.n	8002fa4 <sd_mount+0x98>
	{
		printf("SD card mounted successfully at %s\r\n", sd_path);
 8002f7c:	490f      	ldr	r1, [pc, #60]	@ (8002fbc <sd_mount+0xb0>)
 8002f7e:	4818      	ldr	r0, [pc, #96]	@ (8002fe0 <sd_mount+0xd4>)
 8002f80:	f00a fdee 	bl	800db60 <iprintf>
		printf("Card Type: %s\r\n", sd_is_sdhc() ? "SDHC/SDXC" : "SDSC");
 8002f84:	f000 f916 	bl	80031b4 <sd_is_sdhc>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <sd_mount+0x86>
 8002f8e:	4b15      	ldr	r3, [pc, #84]	@ (8002fe4 <sd_mount+0xd8>)
 8002f90:	e000      	b.n	8002f94 <sd_mount+0x88>
 8002f92:	4b15      	ldr	r3, [pc, #84]	@ (8002fe8 <sd_mount+0xdc>)
 8002f94:	4619      	mov	r1, r3
 8002f96:	4815      	ldr	r0, [pc, #84]	@ (8002fec <sd_mount+0xe0>)
 8002f98:	f00a fde2 	bl	800db60 <iprintf>

		// Capacity and free space reporting
		sd_get_space_kb();
 8002f9c:	f7ff ff82 	bl	8002ea4 <sd_get_space_kb>
		return FR_OK;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	e005      	b.n	8002fb0 <sd_mount+0xa4>
//		}
//		return res;
//	}

	// Any other mount error
	printf("Mount failed with code: %d\r\n", res);
 8002fa4:	79bb      	ldrb	r3, [r7, #6]
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4811      	ldr	r0, [pc, #68]	@ (8002ff0 <sd_mount+0xe4>)
 8002faa:	f00a fdd9 	bl	800db60 <iprintf>
	return res;
 8002fae:	79bb      	ldrb	r3, [r7, #6]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	08012218 	.word	0x08012218
 8002fbc:	20005e58 	.word	0x20005e58
 8002fc0:	08012620 	.word	0x08012620
 8002fc4:	08012230 	.word	0x08012230
 8002fc8:	08012248 	.word	0x08012248
 8002fcc:	08012260 	.word	0x08012260
 8002fd0:	08012280 	.word	0x08012280
 8002fd4:	080122b8 	.word	0x080122b8
 8002fd8:	08012370 	.word	0x08012370
 8002fdc:	20005e5c 	.word	0x20005e5c
 8002fe0:	0801238c 	.word	0x0801238c
 8002fe4:	080123b4 	.word	0x080123b4
 8002fe8:	080123c0 	.word	0x080123c0
 8002fec:	080123c8 	.word	0x080123c8
 8002ff0:	080123d8 	.word	0x080123d8

08002ff4 <sd_unmount>:


int sd_unmount(SDCyclic_t *sd) {
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
	FRESULT res = f_mount(NULL, sd_path, 1);
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	490d      	ldr	r1, [pc, #52]	@ (8003034 <sd_unmount+0x40>)
 8003000:	2000      	movs	r0, #0
 8003002:	f008 ff31 	bl	800be68 <f_mount>
 8003006:	4603      	mov	r3, r0
 8003008:	73fb      	strb	r3, [r7, #15]
	printf("SD card unmounted: %s\r\n", (res == FR_OK) ? "OK" : "Failed");
 800300a:	7bfb      	ldrb	r3, [r7, #15]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <sd_unmount+0x20>
 8003010:	4b09      	ldr	r3, [pc, #36]	@ (8003038 <sd_unmount+0x44>)
 8003012:	e000      	b.n	8003016 <sd_unmount+0x22>
 8003014:	4b09      	ldr	r3, [pc, #36]	@ (800303c <sd_unmount+0x48>)
 8003016:	4619      	mov	r1, r3
 8003018:	4809      	ldr	r0, [pc, #36]	@ (8003040 <sd_unmount+0x4c>)
 800301a:	f00a fda1 	bl	800db60 <iprintf>
	sd->mounted = 0;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003024:	2200      	movs	r2, #0
 8003026:	f883 2238 	strb.w	r2, [r3, #568]	@ 0x238
	return res;
 800302a:	7bfb      	ldrb	r3, [r7, #15]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	20005e58 	.word	0x20005e58
 8003038:	080123f8 	.word	0x080123f8
 800303c:	080123fc 	.word	0x080123fc
 8003040:	08012404 	.word	0x08012404

08003044 <SD_TransmitByte>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
	if (hspi == &hspi1) dma_rx_done = 1;
}
#endif

static void SD_TransmitByte(uint8_t data) {
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&SD_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 800304e:	1df9      	adds	r1, r7, #7
 8003050:	f04f 33ff 	mov.w	r3, #4294967295
 8003054:	2201      	movs	r2, #1
 8003056:	4803      	ldr	r0, [pc, #12]	@ (8003064 <SD_TransmitByte+0x20>)
 8003058:	f003 fbc9 	bl	80067ee <HAL_SPI_Transmit>
}
 800305c:	bf00      	nop
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	20006094 	.word	0x20006094

08003068 <SD_ReceiveByte>:

static uint8_t SD_ReceiveByte(void) {
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF, data = 0;
 800306e:	23ff      	movs	r3, #255	@ 0xff
 8003070:	71fb      	strb	r3, [r7, #7]
 8003072:	2300      	movs	r3, #0
 8003074:	71bb      	strb	r3, [r7, #6]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dummy, &data, 1, HAL_MAX_DELAY);
 8003076:	1dba      	adds	r2, r7, #6
 8003078:	1df9      	adds	r1, r7, #7
 800307a:	f04f 33ff 	mov.w	r3, #4294967295
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	2301      	movs	r3, #1
 8003082:	4804      	ldr	r0, [pc, #16]	@ (8003094 <SD_ReceiveByte+0x2c>)
 8003084:	f003 fd29 	bl	8006ada <HAL_SPI_TransmitReceive>
    return data;
 8003088:	79bb      	ldrb	r3, [r7, #6]
}
 800308a:	4618      	mov	r0, r3
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20006094 	.word	0x20006094

08003098 <SD_TransmitBuffer>:

static void SD_TransmitBuffer(const uint8_t *buffer, uint16_t len) {
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	460b      	mov	r3, r1
 80030a2:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    dma_tx_done = 0;
    HAL_SPI_Transmit_DMA(&SD_SPI_HANDLE, (uint8_t *)buffer, len);
    while (!dma_tx_done);
#else
    HAL_SPI_Transmit(&SD_SPI_HANDLE, (uint8_t *)buffer, len, HAL_MAX_DELAY);
 80030a4:	887a      	ldrh	r2, [r7, #2]
 80030a6:	f04f 33ff 	mov.w	r3, #4294967295
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	4803      	ldr	r0, [pc, #12]	@ (80030bc <SD_TransmitBuffer+0x24>)
 80030ae:	f003 fb9e 	bl	80067ee <HAL_SPI_Transmit>
#endif
}
 80030b2:	bf00      	nop
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20006094 	.word	0x20006094

080030c0 <SD_ReceiveBuffer>:

static void SD_ReceiveBuffer(uint8_t *buffer, uint16_t len) {
 80030c0:	b590      	push	{r4, r7, lr}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	460b      	mov	r3, r1
 80030ca:	807b      	strh	r3, [r7, #2]
    for (int i = 0; i < len; i++) tx_dummy[i] = 0xFF;  // Fill with 0xFF
    dma_rx_done = 0;
    HAL_SPI_TransmitReceive_DMA(&hspi1, tx_dummy, buffer, len);
    while (!dma_rx_done);
#else
    for (uint16_t i = 0; i < len; i++) {
 80030cc:	2300      	movs	r3, #0
 80030ce:	81fb      	strh	r3, [r7, #14]
 80030d0:	e009      	b.n	80030e6 <SD_ReceiveBuffer+0x26>
        buffer[i] = SD_ReceiveByte();
 80030d2:	89fb      	ldrh	r3, [r7, #14]
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	18d4      	adds	r4, r2, r3
 80030d8:	f7ff ffc6 	bl	8003068 <SD_ReceiveByte>
 80030dc:	4603      	mov	r3, r0
 80030de:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 80030e0:	89fb      	ldrh	r3, [r7, #14]
 80030e2:	3301      	adds	r3, #1
 80030e4:	81fb      	strh	r3, [r7, #14]
 80030e6:	89fa      	ldrh	r2, [r7, #14]
 80030e8:	887b      	ldrh	r3, [r7, #2]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d3f1      	bcc.n	80030d2 <SD_ReceiveBuffer+0x12>
    }
#endif
}
 80030ee:	bf00      	nop
 80030f0:	bf00      	nop
 80030f2:	3714      	adds	r7, #20
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd90      	pop	{r4, r7, pc}

080030f8 <SD_WaitReady>:

static SD_Status SD_WaitReady(void) {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 500;
 80030fe:	f000 ff8f 	bl	8004020 <HAL_GetTick>
 8003102:	4603      	mov	r3, r0
 8003104:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003108:	607b      	str	r3, [r7, #4]
    uint8_t resp;
    do {
        resp = SD_ReceiveByte();
 800310a:	f7ff ffad 	bl	8003068 <SD_ReceiveByte>
 800310e:	4603      	mov	r3, r0
 8003110:	70fb      	strb	r3, [r7, #3]
        if (resp == 0xFF) return SD_OK;
 8003112:	78fb      	ldrb	r3, [r7, #3]
 8003114:	2bff      	cmp	r3, #255	@ 0xff
 8003116:	d101      	bne.n	800311c <SD_WaitReady+0x24>
 8003118:	2300      	movs	r3, #0
 800311a:	e006      	b.n	800312a <SD_WaitReady+0x32>
    } while (HAL_GetTick() < timeout);
 800311c:	f000 ff80 	bl	8004020 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4293      	cmp	r3, r2
 8003126:	d8f0      	bhi.n	800310a <SD_WaitReady+0x12>
    return SD_ERROR;
 8003128:	2301      	movs	r3, #1
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <SD_SendCommand>:

static uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg, uint8_t crc) {
 8003132:	b580      	push	{r7, lr}
 8003134:	b084      	sub	sp, #16
 8003136:	af00      	add	r7, sp, #0
 8003138:	4603      	mov	r3, r0
 800313a:	6039      	str	r1, [r7, #0]
 800313c:	71fb      	strb	r3, [r7, #7]
 800313e:	4613      	mov	r3, r2
 8003140:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0xFF;
 8003142:	23ff      	movs	r3, #255	@ 0xff
 8003144:	73fb      	strb	r3, [r7, #15]

    SD_WaitReady();
 8003146:	f7ff ffd7 	bl	80030f8 <SD_WaitReady>
    SD_TransmitByte(0x40 | cmd);
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003150:	b2db      	uxtb	r3, r3
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff ff76 	bl	8003044 <SD_TransmitByte>
    SD_TransmitByte(arg >> 24);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	0e1b      	lsrs	r3, r3, #24
 800315c:	b2db      	uxtb	r3, r3
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff ff70 	bl	8003044 <SD_TransmitByte>
    SD_TransmitByte(arg >> 16);
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	b2db      	uxtb	r3, r3
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff ff6a 	bl	8003044 <SD_TransmitByte>
    SD_TransmitByte(arg >> 8);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	0a1b      	lsrs	r3, r3, #8
 8003174:	b2db      	uxtb	r3, r3
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff ff64 	bl	8003044 <SD_TransmitByte>
    SD_TransmitByte(arg);
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	b2db      	uxtb	r3, r3
 8003180:	4618      	mov	r0, r3
 8003182:	f7ff ff5f 	bl	8003044 <SD_TransmitByte>
    SD_TransmitByte(crc);
 8003186:	79bb      	ldrb	r3, [r7, #6]
 8003188:	4618      	mov	r0, r3
 800318a:	f7ff ff5b 	bl	8003044 <SD_TransmitByte>

    do {
        response = SD_ReceiveByte();
 800318e:	f7ff ff6b 	bl	8003068 <SD_ReceiveByte>
 8003192:	4603      	mov	r3, r0
 8003194:	73bb      	strb	r3, [r7, #14]
    } while ((response & 0x80) && --retry);
 8003196:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800319a:	2b00      	cmp	r3, #0
 800319c:	da05      	bge.n	80031aa <SD_SendCommand+0x78>
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	3b01      	subs	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]
 80031a4:	7bfb      	ldrb	r3, [r7, #15]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1f1      	bne.n	800318e <SD_SendCommand+0x5c>

    return response;
 80031aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3710      	adds	r7, #16
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <sd_is_sdhc>:

static uint8_t sdhc = 0;
uint8_t sd_is_sdhc(void) {
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
    return sdhc;
 80031b8:	4b03      	ldr	r3, [pc, #12]	@ (80031c8 <sd_is_sdhc+0x14>)
 80031ba:	781b      	ldrb	r3, [r3, #0]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	20006090 	.word	0x20006090

080031cc <SD_SPI_Init>:
uint8_t card_initialized = 0;

SD_Status SD_SPI_Init(void) {
 80031cc:	b590      	push	{r4, r7, lr}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
    uint8_t i, response;
    uint8_t r7[4];
    uint32_t retry;

    SD_CS_HIGH();
 80031d2:	2201      	movs	r2, #1
 80031d4:	2102      	movs	r1, #2
 80031d6:	4873      	ldr	r0, [pc, #460]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 80031d8:	f001 fad4 	bl	8004784 <HAL_GPIO_WritePin>
    for (i = 0; i < 10; i++) SD_TransmitByte(0xFF);
 80031dc:	2300      	movs	r3, #0
 80031de:	73fb      	strb	r3, [r7, #15]
 80031e0:	e005      	b.n	80031ee <SD_SPI_Init+0x22>
 80031e2:	20ff      	movs	r0, #255	@ 0xff
 80031e4:	f7ff ff2e 	bl	8003044 <SD_TransmitByte>
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	3301      	adds	r3, #1
 80031ec:	73fb      	strb	r3, [r7, #15]
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
 80031f0:	2b09      	cmp	r3, #9
 80031f2:	d9f6      	bls.n	80031e2 <SD_SPI_Init+0x16>

    SD_CS_LOW();
 80031f4:	2200      	movs	r2, #0
 80031f6:	2102      	movs	r1, #2
 80031f8:	486a      	ldr	r0, [pc, #424]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 80031fa:	f001 fac3 	bl	8004784 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD0, 0, 0x95);
 80031fe:	2295      	movs	r2, #149	@ 0x95
 8003200:	2100      	movs	r1, #0
 8003202:	2000      	movs	r0, #0
 8003204:	f7ff ff95 	bl	8003132 <SD_SendCommand>
 8003208:	4603      	mov	r3, r0
 800320a:	73bb      	strb	r3, [r7, #14]
    SD_CS_HIGH();
 800320c:	2201      	movs	r2, #1
 800320e:	2102      	movs	r1, #2
 8003210:	4864      	ldr	r0, [pc, #400]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 8003212:	f001 fab7 	bl	8004784 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8003216:	20ff      	movs	r0, #255	@ 0xff
 8003218:	f7ff ff14 	bl	8003044 <SD_TransmitByte>
    if (response != 0x01) return SD_ERROR;
 800321c:	7bbb      	ldrb	r3, [r7, #14]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d001      	beq.n	8003226 <SD_SPI_Init+0x5a>
 8003222:	2301      	movs	r3, #1
 8003224:	e0ba      	b.n	800339c <SD_SPI_Init+0x1d0>

    SD_CS_LOW();
 8003226:	2200      	movs	r2, #0
 8003228:	2102      	movs	r1, #2
 800322a:	485e      	ldr	r0, [pc, #376]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 800322c:	f001 faaa 	bl	8004784 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD8, 0x000001AA, 0x87);
 8003230:	2287      	movs	r2, #135	@ 0x87
 8003232:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8003236:	2008      	movs	r0, #8
 8003238:	f7ff ff7b 	bl	8003132 <SD_SendCommand>
 800323c:	4603      	mov	r3, r0
 800323e:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 4; i++) r7[i] = SD_ReceiveByte();
 8003240:	2300      	movs	r3, #0
 8003242:	73fb      	strb	r3, [r7, #15]
 8003244:	e00c      	b.n	8003260 <SD_SPI_Init+0x94>
 8003246:	7bfc      	ldrb	r4, [r7, #15]
 8003248:	f7ff ff0e 	bl	8003068 <SD_ReceiveByte>
 800324c:	4603      	mov	r3, r0
 800324e:	461a      	mov	r2, r3
 8003250:	f104 0310 	add.w	r3, r4, #16
 8003254:	443b      	add	r3, r7
 8003256:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800325a:	7bfb      	ldrb	r3, [r7, #15]
 800325c:	3301      	adds	r3, #1
 800325e:	73fb      	strb	r3, [r7, #15]
 8003260:	7bfb      	ldrb	r3, [r7, #15]
 8003262:	2b03      	cmp	r3, #3
 8003264:	d9ef      	bls.n	8003246 <SD_SPI_Init+0x7a>
    SD_CS_HIGH();
 8003266:	2201      	movs	r2, #1
 8003268:	2102      	movs	r1, #2
 800326a:	484e      	ldr	r0, [pc, #312]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 800326c:	f001 fa8a 	bl	8004784 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8003270:	20ff      	movs	r0, #255	@ 0xff
 8003272:	f7ff fee7 	bl	8003044 <SD_TransmitByte>

    sdhc = 0;
 8003276:	4b4c      	ldr	r3, [pc, #304]	@ (80033a8 <SD_SPI_Init+0x1dc>)
 8003278:	2200      	movs	r2, #0
 800327a:	701a      	strb	r2, [r3, #0]
    retry = HAL_GetTick() + 1000;
 800327c:	f000 fed0 	bl	8004020 <HAL_GetTick>
 8003280:	4603      	mov	r3, r0
 8003282:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003286:	60bb      	str	r3, [r7, #8]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8003288:	7bbb      	ldrb	r3, [r7, #14]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d15a      	bne.n	8003344 <SD_SPI_Init+0x178>
 800328e:	79bb      	ldrb	r3, [r7, #6]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d157      	bne.n	8003344 <SD_SPI_Init+0x178>
 8003294:	79fb      	ldrb	r3, [r7, #7]
 8003296:	2baa      	cmp	r3, #170	@ 0xaa
 8003298:	d154      	bne.n	8003344 <SD_SPI_Init+0x178>
        do {
            SD_CS_LOW();
 800329a:	2200      	movs	r2, #0
 800329c:	2102      	movs	r1, #2
 800329e:	4841      	ldr	r0, [pc, #260]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 80032a0:	f001 fa70 	bl	8004784 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 80032a4:	22ff      	movs	r2, #255	@ 0xff
 80032a6:	2100      	movs	r1, #0
 80032a8:	2037      	movs	r0, #55	@ 0x37
 80032aa:	f7ff ff42 	bl	8003132 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0x40000000, 0xFF);
 80032ae:	22ff      	movs	r2, #255	@ 0xff
 80032b0:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80032b4:	2029      	movs	r0, #41	@ 0x29
 80032b6:	f7ff ff3c 	bl	8003132 <SD_SendCommand>
 80032ba:	4603      	mov	r3, r0
 80032bc:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 80032be:	2201      	movs	r2, #1
 80032c0:	2102      	movs	r1, #2
 80032c2:	4838      	ldr	r0, [pc, #224]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 80032c4:	f001 fa5e 	bl	8004784 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 80032c8:	20ff      	movs	r0, #255	@ 0xff
 80032ca:	f7ff febb 	bl	8003044 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 80032ce:	7bbb      	ldrb	r3, [r7, #14]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d005      	beq.n	80032e0 <SD_SPI_Init+0x114>
 80032d4:	f000 fea4 	bl	8004020 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	4293      	cmp	r3, r2
 80032de:	d8dc      	bhi.n	800329a <SD_SPI_Init+0xce>

        if (response != 0x00) return SD_ERROR;
 80032e0:	7bbb      	ldrb	r3, [r7, #14]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <SD_SPI_Init+0x11e>
 80032e6:	2301      	movs	r3, #1
 80032e8:	e058      	b.n	800339c <SD_SPI_Init+0x1d0>

        SD_CS_LOW();
 80032ea:	2200      	movs	r2, #0
 80032ec:	2102      	movs	r1, #2
 80032ee:	482d      	ldr	r0, [pc, #180]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 80032f0:	f001 fa48 	bl	8004784 <HAL_GPIO_WritePin>
        response = SD_SendCommand(CMD58, 0, 0xFF);
 80032f4:	22ff      	movs	r2, #255	@ 0xff
 80032f6:	2100      	movs	r1, #0
 80032f8:	203a      	movs	r0, #58	@ 0x3a
 80032fa:	f7ff ff1a 	bl	8003132 <SD_SendCommand>
 80032fe:	4603      	mov	r3, r0
 8003300:	73bb      	strb	r3, [r7, #14]
        uint8_t ocr[4];
        for (i = 0; i < 4; i++) ocr[i] = SD_ReceiveByte();
 8003302:	2300      	movs	r3, #0
 8003304:	73fb      	strb	r3, [r7, #15]
 8003306:	e00c      	b.n	8003322 <SD_SPI_Init+0x156>
 8003308:	7bfc      	ldrb	r4, [r7, #15]
 800330a:	f7ff fead 	bl	8003068 <SD_ReceiveByte>
 800330e:	4603      	mov	r3, r0
 8003310:	461a      	mov	r2, r3
 8003312:	f104 0310 	add.w	r3, r4, #16
 8003316:	443b      	add	r3, r7
 8003318:	f803 2c10 	strb.w	r2, [r3, #-16]
 800331c:	7bfb      	ldrb	r3, [r7, #15]
 800331e:	3301      	adds	r3, #1
 8003320:	73fb      	strb	r3, [r7, #15]
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	2b03      	cmp	r3, #3
 8003326:	d9ef      	bls.n	8003308 <SD_SPI_Init+0x13c>
        SD_CS_HIGH();
 8003328:	2201      	movs	r2, #1
 800332a:	2102      	movs	r1, #2
 800332c:	481d      	ldr	r0, [pc, #116]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 800332e:	f001 fa29 	bl	8004784 <HAL_GPIO_WritePin>
        if (ocr[0] & 0x40) sdhc = 1;
 8003332:	783b      	ldrb	r3, [r7, #0]
 8003334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003338:	2b00      	cmp	r3, #0
 800333a:	d02a      	beq.n	8003392 <SD_SPI_Init+0x1c6>
 800333c:	4b1a      	ldr	r3, [pc, #104]	@ (80033a8 <SD_SPI_Init+0x1dc>)
 800333e:	2201      	movs	r2, #1
 8003340:	701a      	strb	r2, [r3, #0]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8003342:	e026      	b.n	8003392 <SD_SPI_Init+0x1c6>
    } else {
        do {
            SD_CS_LOW();
 8003344:	2200      	movs	r2, #0
 8003346:	2102      	movs	r1, #2
 8003348:	4816      	ldr	r0, [pc, #88]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 800334a:	f001 fa1b 	bl	8004784 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 800334e:	22ff      	movs	r2, #255	@ 0xff
 8003350:	2100      	movs	r1, #0
 8003352:	2037      	movs	r0, #55	@ 0x37
 8003354:	f7ff feed 	bl	8003132 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0, 0xFF);
 8003358:	22ff      	movs	r2, #255	@ 0xff
 800335a:	2100      	movs	r1, #0
 800335c:	2029      	movs	r0, #41	@ 0x29
 800335e:	f7ff fee8 	bl	8003132 <SD_SendCommand>
 8003362:	4603      	mov	r3, r0
 8003364:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 8003366:	2201      	movs	r2, #1
 8003368:	2102      	movs	r1, #2
 800336a:	480e      	ldr	r0, [pc, #56]	@ (80033a4 <SD_SPI_Init+0x1d8>)
 800336c:	f001 fa0a 	bl	8004784 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8003370:	20ff      	movs	r0, #255	@ 0xff
 8003372:	f7ff fe67 	bl	8003044 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 8003376:	7bbb      	ldrb	r3, [r7, #14]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d005      	beq.n	8003388 <SD_SPI_Init+0x1bc>
 800337c:	f000 fe50 	bl	8004020 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4293      	cmp	r3, r2
 8003386:	d8dd      	bhi.n	8003344 <SD_SPI_Init+0x178>
        if (response != 0x00) return SD_ERROR;
 8003388:	7bbb      	ldrb	r3, [r7, #14]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d002      	beq.n	8003394 <SD_SPI_Init+0x1c8>
 800338e:	2301      	movs	r3, #1
 8003390:	e004      	b.n	800339c <SD_SPI_Init+0x1d0>
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8003392:	bf00      	nop
    }

    card_initialized = 1;
 8003394:	4b05      	ldr	r3, [pc, #20]	@ (80033ac <SD_SPI_Init+0x1e0>)
 8003396:	2201      	movs	r2, #1
 8003398:	701a      	strb	r2, [r3, #0]
    return SD_OK;
 800339a:	2300      	movs	r3, #0
}
 800339c:	4618      	mov	r0, r3
 800339e:	3714      	adds	r7, #20
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd90      	pop	{r4, r7, pc}
 80033a4:	48000400 	.word	0x48000400
 80033a8:	20006090 	.word	0x20006090
 80033ac:	20006091 	.word	0x20006091

080033b0 <SD_ReadBlocks>:

SD_Status SD_ReadBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <SD_ReadBlocks+0x16>
 80033c2:	2301      	movs	r3, #1
 80033c4:	e054      	b.n	8003470 <SD_ReadBlocks+0xc0>

    if (count == 1) {
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d14b      	bne.n	8003464 <SD_ReadBlocks+0xb4>
    	if (!sdhc) sector *= 512;
 80033cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003478 <SD_ReadBlocks+0xc8>)
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d102      	bne.n	80033da <SD_ReadBlocks+0x2a>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	025b      	lsls	r3, r3, #9
 80033d8:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 80033da:	2200      	movs	r2, #0
 80033dc:	2102      	movs	r1, #2
 80033de:	4827      	ldr	r0, [pc, #156]	@ (800347c <SD_ReadBlocks+0xcc>)
 80033e0:	f001 f9d0 	bl	8004784 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD17, sector, 0xFF) != 0x00) {
 80033e4:	22ff      	movs	r2, #255	@ 0xff
 80033e6:	68b9      	ldr	r1, [r7, #8]
 80033e8:	2011      	movs	r0, #17
 80033ea:	f7ff fea2 	bl	8003132 <SD_SendCommand>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d006      	beq.n	8003402 <SD_ReadBlocks+0x52>
            SD_CS_HIGH();
 80033f4:	2201      	movs	r2, #1
 80033f6:	2102      	movs	r1, #2
 80033f8:	4820      	ldr	r0, [pc, #128]	@ (800347c <SD_ReadBlocks+0xcc>)
 80033fa:	f001 f9c3 	bl	8004784 <HAL_GPIO_WritePin>
            return SD_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e036      	b.n	8003470 <SD_ReadBlocks+0xc0>
        }

        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8003402:	f000 fe0d 	bl	8004020 <HAL_GetTick>
 8003406:	4603      	mov	r3, r0
 8003408:	33c8      	adds	r3, #200	@ 0xc8
 800340a:	617b      	str	r3, [r7, #20]
        do {
            token = SD_ReceiveByte();
 800340c:	f7ff fe2c 	bl	8003068 <SD_ReceiveByte>
 8003410:	4603      	mov	r3, r0
 8003412:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8003414:	7cfb      	ldrb	r3, [r7, #19]
 8003416:	2bfe      	cmp	r3, #254	@ 0xfe
 8003418:	d006      	beq.n	8003428 <SD_ReadBlocks+0x78>
        } while (HAL_GetTick() < timeout);
 800341a:	f000 fe01 	bl	8004020 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	4293      	cmp	r3, r2
 8003424:	d8f2      	bhi.n	800340c <SD_ReadBlocks+0x5c>
 8003426:	e000      	b.n	800342a <SD_ReadBlocks+0x7a>
            if (token == 0xFE) break;
 8003428:	bf00      	nop
        if (token != 0xFE) {
 800342a:	7cfb      	ldrb	r3, [r7, #19]
 800342c:	2bfe      	cmp	r3, #254	@ 0xfe
 800342e:	d006      	beq.n	800343e <SD_ReadBlocks+0x8e>
            SD_CS_HIGH();
 8003430:	2201      	movs	r2, #1
 8003432:	2102      	movs	r1, #2
 8003434:	4811      	ldr	r0, [pc, #68]	@ (800347c <SD_ReadBlocks+0xcc>)
 8003436:	f001 f9a5 	bl	8004784 <HAL_GPIO_WritePin>
            return SD_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e018      	b.n	8003470 <SD_ReadBlocks+0xc0>
        }

        SD_ReceiveBuffer(buff, 512);
 800343e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f7ff fe3c 	bl	80030c0 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // CRC
 8003448:	f7ff fe0e 	bl	8003068 <SD_ReceiveByte>
        SD_ReceiveByte();
 800344c:	f7ff fe0c 	bl	8003068 <SD_ReceiveByte>
        SD_CS_HIGH();
 8003450:	2201      	movs	r2, #1
 8003452:	2102      	movs	r1, #2
 8003454:	4809      	ldr	r0, [pc, #36]	@ (800347c <SD_ReadBlocks+0xcc>)
 8003456:	f001 f995 	bl	8004784 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 800345a:	20ff      	movs	r0, #255	@ 0xff
 800345c:	f7ff fdf2 	bl	8003044 <SD_TransmitByte>
        return SD_OK;
 8003460:	2300      	movs	r3, #0
 8003462:	e005      	b.n	8003470 <SD_ReadBlocks+0xc0>
    } else {
        return SD_ReadMultiBlocks(buff, sector, count);
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	68b9      	ldr	r1, [r7, #8]
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f000 f809 	bl	8003480 <SD_ReadMultiBlocks>
 800346e:	4603      	mov	r3, r0
    }
}
 8003470:	4618      	mov	r0, r3
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	20006090 	.word	0x20006090
 800347c:	48000400 	.word	0x48000400

08003480 <SD_ReadMultiBlocks>:

SD_Status SD_ReadMultiBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <SD_ReadMultiBlocks+0x16>
 8003492:	2301      	movs	r3, #1
 8003494:	e058      	b.n	8003548 <SD_ReadMultiBlocks+0xc8>
    if (!sdhc) sector *= 512;
 8003496:	4b2e      	ldr	r3, [pc, #184]	@ (8003550 <SD_ReadMultiBlocks+0xd0>)
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d102      	bne.n	80034a4 <SD_ReadMultiBlocks+0x24>
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	025b      	lsls	r3, r3, #9
 80034a2:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 80034a4:	2200      	movs	r2, #0
 80034a6:	2102      	movs	r1, #2
 80034a8:	482a      	ldr	r0, [pc, #168]	@ (8003554 <SD_ReadMultiBlocks+0xd4>)
 80034aa:	f001 f96b 	bl	8004784 <HAL_GPIO_WritePin>
    if (SD_SendCommand(18, sector, 0xFF) != 0x00) {
 80034ae:	22ff      	movs	r2, #255	@ 0xff
 80034b0:	68b9      	ldr	r1, [r7, #8]
 80034b2:	2012      	movs	r0, #18
 80034b4:	f7ff fe3d 	bl	8003132 <SD_SendCommand>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d031      	beq.n	8003522 <SD_ReadMultiBlocks+0xa2>
        SD_CS_HIGH();
 80034be:	2201      	movs	r2, #1
 80034c0:	2102      	movs	r1, #2
 80034c2:	4824      	ldr	r0, [pc, #144]	@ (8003554 <SD_ReadMultiBlocks+0xd4>)
 80034c4:	f001 f95e 	bl	8004784 <HAL_GPIO_WritePin>
        return SD_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e03d      	b.n	8003548 <SD_ReadMultiBlocks+0xc8>
    }

    while (count--) {
        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 80034cc:	f000 fda8 	bl	8004020 <HAL_GetTick>
 80034d0:	4603      	mov	r3, r0
 80034d2:	33c8      	adds	r3, #200	@ 0xc8
 80034d4:	617b      	str	r3, [r7, #20]

        do {
            token = SD_ReceiveByte();
 80034d6:	f7ff fdc7 	bl	8003068 <SD_ReceiveByte>
 80034da:	4603      	mov	r3, r0
 80034dc:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 80034de:	7cfb      	ldrb	r3, [r7, #19]
 80034e0:	2bfe      	cmp	r3, #254	@ 0xfe
 80034e2:	d006      	beq.n	80034f2 <SD_ReadMultiBlocks+0x72>
        } while (HAL_GetTick() < timeout);
 80034e4:	f000 fd9c 	bl	8004020 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d8f2      	bhi.n	80034d6 <SD_ReadMultiBlocks+0x56>
 80034f0:	e000      	b.n	80034f4 <SD_ReadMultiBlocks+0x74>
            if (token == 0xFE) break;
 80034f2:	bf00      	nop

        if (token != 0xFE) {
 80034f4:	7cfb      	ldrb	r3, [r7, #19]
 80034f6:	2bfe      	cmp	r3, #254	@ 0xfe
 80034f8:	d006      	beq.n	8003508 <SD_ReadMultiBlocks+0x88>
            SD_CS_HIGH();
 80034fa:	2201      	movs	r2, #1
 80034fc:	2102      	movs	r1, #2
 80034fe:	4815      	ldr	r0, [pc, #84]	@ (8003554 <SD_ReadMultiBlocks+0xd4>)
 8003500:	f001 f940 	bl	8004784 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e01f      	b.n	8003548 <SD_ReadMultiBlocks+0xc8>
        }

        SD_ReceiveBuffer(buff, 512);
 8003508:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800350c:	68f8      	ldr	r0, [r7, #12]
 800350e:	f7ff fdd7 	bl	80030c0 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // discard CRC
 8003512:	f7ff fda9 	bl	8003068 <SD_ReceiveByte>
        SD_ReceiveByte();
 8003516:	f7ff fda7 	bl	8003068 <SD_ReceiveByte>

        buff += 512;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003520:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	1e5a      	subs	r2, r3, #1
 8003526:	607a      	str	r2, [r7, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1cf      	bne.n	80034cc <SD_ReadMultiBlocks+0x4c>
    }

    SD_SendCommand(12, 0, 0xFF);  // STOP_TRANSMISSION
 800352c:	22ff      	movs	r2, #255	@ 0xff
 800352e:	2100      	movs	r1, #0
 8003530:	200c      	movs	r0, #12
 8003532:	f7ff fdfe 	bl	8003132 <SD_SendCommand>
    SD_CS_HIGH();
 8003536:	2201      	movs	r2, #1
 8003538:	2102      	movs	r1, #2
 800353a:	4806      	ldr	r0, [pc, #24]	@ (8003554 <SD_ReadMultiBlocks+0xd4>)
 800353c:	f001 f922 	bl	8004784 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF); // Extra 8 clocks
 8003540:	20ff      	movs	r0, #255	@ 0xff
 8003542:	f7ff fd7f 	bl	8003044 <SD_TransmitByte>

    return SD_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	20006090 	.word	0x20006090
 8003554:	48000400 	.word	0x48000400

08003558 <SD_WriteBlocks>:

SD_Status SD_WriteBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <SD_WriteBlocks+0x16>
 800356a:	2301      	movs	r3, #1
 800356c:	e051      	b.n	8003612 <SD_WriteBlocks+0xba>

    if (count == 1) {
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d148      	bne.n	8003606 <SD_WriteBlocks+0xae>
    	if (!sdhc) sector *= 512;
 8003574:	4b29      	ldr	r3, [pc, #164]	@ (800361c <SD_WriteBlocks+0xc4>)
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d102      	bne.n	8003582 <SD_WriteBlocks+0x2a>
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	025b      	lsls	r3, r3, #9
 8003580:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8003582:	2200      	movs	r2, #0
 8003584:	2102      	movs	r1, #2
 8003586:	4826      	ldr	r0, [pc, #152]	@ (8003620 <SD_WriteBlocks+0xc8>)
 8003588:	f001 f8fc 	bl	8004784 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD24, sector, 0xFF) != 0x00) {
 800358c:	22ff      	movs	r2, #255	@ 0xff
 800358e:	68b9      	ldr	r1, [r7, #8]
 8003590:	2018      	movs	r0, #24
 8003592:	f7ff fdce 	bl	8003132 <SD_SendCommand>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d006      	beq.n	80035aa <SD_WriteBlocks+0x52>
            SD_CS_HIGH();
 800359c:	2201      	movs	r2, #1
 800359e:	2102      	movs	r1, #2
 80035a0:	481f      	ldr	r0, [pc, #124]	@ (8003620 <SD_WriteBlocks+0xc8>)
 80035a2:	f001 f8ef 	bl	8004784 <HAL_GPIO_WritePin>
            return SD_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e033      	b.n	8003612 <SD_WriteBlocks+0xba>
        }

        SD_TransmitByte(0xFE);
 80035aa:	20fe      	movs	r0, #254	@ 0xfe
 80035ac:	f7ff fd4a 	bl	8003044 <SD_TransmitByte>
        SD_TransmitBuffer(buff, 512);
 80035b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f7ff fd6f 	bl	8003098 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);
 80035ba:	20ff      	movs	r0, #255	@ 0xff
 80035bc:	f7ff fd42 	bl	8003044 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 80035c0:	20ff      	movs	r0, #255	@ 0xff
 80035c2:	f7ff fd3f 	bl	8003044 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 80035c6:	f7ff fd4f 	bl	8003068 <SD_ReceiveByte>
 80035ca:	4603      	mov	r3, r0
 80035cc:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 80035ce:	7dfb      	ldrb	r3, [r7, #23]
 80035d0:	f003 031f 	and.w	r3, r3, #31
 80035d4:	2b05      	cmp	r3, #5
 80035d6:	d006      	beq.n	80035e6 <SD_WriteBlocks+0x8e>
            SD_CS_HIGH();
 80035d8:	2201      	movs	r2, #1
 80035da:	2102      	movs	r1, #2
 80035dc:	4810      	ldr	r0, [pc, #64]	@ (8003620 <SD_WriteBlocks+0xc8>)
 80035de:	f001 f8d1 	bl	8004784 <HAL_GPIO_WritePin>
            return SD_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e015      	b.n	8003612 <SD_WriteBlocks+0xba>
        }

        while (SD_ReceiveByte() == 0);
 80035e6:	bf00      	nop
 80035e8:	f7ff fd3e 	bl	8003068 <SD_ReceiveByte>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0fa      	beq.n	80035e8 <SD_WriteBlocks+0x90>
        SD_CS_HIGH();
 80035f2:	2201      	movs	r2, #1
 80035f4:	2102      	movs	r1, #2
 80035f6:	480a      	ldr	r0, [pc, #40]	@ (8003620 <SD_WriteBlocks+0xc8>)
 80035f8:	f001 f8c4 	bl	8004784 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 80035fc:	20ff      	movs	r0, #255	@ 0xff
 80035fe:	f7ff fd21 	bl	8003044 <SD_TransmitByte>

        return SD_OK;
 8003602:	2300      	movs	r3, #0
 8003604:	e005      	b.n	8003612 <SD_WriteBlocks+0xba>
    } else {
        return SD_WriteMultiBlocks(buff, sector, count);
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	68b9      	ldr	r1, [r7, #8]
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f000 f80a 	bl	8003624 <SD_WriteMultiBlocks>
 8003610:	4603      	mov	r3, r0
    }
}
 8003612:	4618      	mov	r0, r3
 8003614:	3718      	adds	r7, #24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	20006090 	.word	0x20006090
 8003620:	48000400 	.word	0x48000400

08003624 <SD_WriteMultiBlocks>:

SD_Status SD_WriteMultiBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <SD_WriteMultiBlocks+0x16>
 8003636:	2301      	movs	r3, #1
 8003638:	e059      	b.n	80036ee <SD_WriteMultiBlocks+0xca>
    if (!sdhc) sector *= 512;
 800363a:	4b2f      	ldr	r3, [pc, #188]	@ (80036f8 <SD_WriteMultiBlocks+0xd4>)
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d102      	bne.n	8003648 <SD_WriteMultiBlocks+0x24>
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	025b      	lsls	r3, r3, #9
 8003646:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8003648:	2200      	movs	r2, #0
 800364a:	2102      	movs	r1, #2
 800364c:	482b      	ldr	r0, [pc, #172]	@ (80036fc <SD_WriteMultiBlocks+0xd8>)
 800364e:	f001 f899 	bl	8004784 <HAL_GPIO_WritePin>
    if (SD_SendCommand(25, sector, 0xFF) != 0x00) {
 8003652:	22ff      	movs	r2, #255	@ 0xff
 8003654:	68b9      	ldr	r1, [r7, #8]
 8003656:	2019      	movs	r0, #25
 8003658:	f7ff fd6b 	bl	8003132 <SD_SendCommand>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d02e      	beq.n	80036c0 <SD_WriteMultiBlocks+0x9c>
        SD_CS_HIGH();
 8003662:	2201      	movs	r2, #1
 8003664:	2102      	movs	r1, #2
 8003666:	4825      	ldr	r0, [pc, #148]	@ (80036fc <SD_WriteMultiBlocks+0xd8>)
 8003668:	f001 f88c 	bl	8004784 <HAL_GPIO_WritePin>
        return SD_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e03e      	b.n	80036ee <SD_WriteMultiBlocks+0xca>
    }

    while (count--) {
        SD_TransmitByte(0xFC);  // Start multi-block write token
 8003670:	20fc      	movs	r0, #252	@ 0xfc
 8003672:	f7ff fce7 	bl	8003044 <SD_TransmitByte>

        SD_TransmitBuffer((uint8_t *)buff, 512);
 8003676:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f7ff fd0c 	bl	8003098 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);  // dummy CRC
 8003680:	20ff      	movs	r0, #255	@ 0xff
 8003682:	f7ff fcdf 	bl	8003044 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8003686:	20ff      	movs	r0, #255	@ 0xff
 8003688:	f7ff fcdc 	bl	8003044 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 800368c:	f7ff fcec 	bl	8003068 <SD_ReceiveByte>
 8003690:	4603      	mov	r3, r0
 8003692:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 8003694:	7dfb      	ldrb	r3, [r7, #23]
 8003696:	f003 031f 	and.w	r3, r3, #31
 800369a:	2b05      	cmp	r3, #5
 800369c:	d006      	beq.n	80036ac <SD_WriteMultiBlocks+0x88>
            SD_CS_HIGH();
 800369e:	2201      	movs	r2, #1
 80036a0:	2102      	movs	r1, #2
 80036a2:	4816      	ldr	r0, [pc, #88]	@ (80036fc <SD_WriteMultiBlocks+0xd8>)
 80036a4:	f001 f86e 	bl	8004784 <HAL_GPIO_WritePin>
            return SD_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e020      	b.n	80036ee <SD_WriteMultiBlocks+0xca>
        }

        while (SD_ReceiveByte() == 0);  // busy wait
 80036ac:	bf00      	nop
 80036ae:	f7ff fcdb 	bl	8003068 <SD_ReceiveByte>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d0fa      	beq.n	80036ae <SD_WriteMultiBlocks+0x8a>
        buff += 512;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80036be:	60fb      	str	r3, [r7, #12]
    while (count--) {
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	1e5a      	subs	r2, r3, #1
 80036c4:	607a      	str	r2, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1d2      	bne.n	8003670 <SD_WriteMultiBlocks+0x4c>
    }

    SD_TransmitByte(0xFD);  // STOP_TRAN token
 80036ca:	20fd      	movs	r0, #253	@ 0xfd
 80036cc:	f7ff fcba 	bl	8003044 <SD_TransmitByte>
    while (SD_ReceiveByte() == 0);  // busy wait
 80036d0:	bf00      	nop
 80036d2:	f7ff fcc9 	bl	8003068 <SD_ReceiveByte>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d0fa      	beq.n	80036d2 <SD_WriteMultiBlocks+0xae>

    SD_CS_HIGH();
 80036dc:	2201      	movs	r2, #1
 80036de:	2102      	movs	r1, #2
 80036e0:	4806      	ldr	r0, [pc, #24]	@ (80036fc <SD_WriteMultiBlocks+0xd8>)
 80036e2:	f001 f84f 	bl	8004784 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 80036e6:	20ff      	movs	r0, #255	@ 0xff
 80036e8:	f7ff fcac 	bl	8003044 <SD_TransmitByte>

    return SD_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3718      	adds	r7, #24
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20006090 	.word	0x20006090
 80036fc:	48000400 	.word	0x48000400

08003700 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003704:	4b1b      	ldr	r3, [pc, #108]	@ (8003774 <MX_SPI2_Init+0x74>)
 8003706:	4a1c      	ldr	r2, [pc, #112]	@ (8003778 <MX_SPI2_Init+0x78>)
 8003708:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800370a:	4b1a      	ldr	r3, [pc, #104]	@ (8003774 <MX_SPI2_Init+0x74>)
 800370c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003710:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003712:	4b18      	ldr	r3, [pc, #96]	@ (8003774 <MX_SPI2_Init+0x74>)
 8003714:	2200      	movs	r2, #0
 8003716:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003718:	4b16      	ldr	r3, [pc, #88]	@ (8003774 <MX_SPI2_Init+0x74>)
 800371a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800371e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003720:	4b14      	ldr	r3, [pc, #80]	@ (8003774 <MX_SPI2_Init+0x74>)
 8003722:	2200      	movs	r2, #0
 8003724:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003726:	4b13      	ldr	r3, [pc, #76]	@ (8003774 <MX_SPI2_Init+0x74>)
 8003728:	2200      	movs	r2, #0
 800372a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800372c:	4b11      	ldr	r3, [pc, #68]	@ (8003774 <MX_SPI2_Init+0x74>)
 800372e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003732:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003734:	4b0f      	ldr	r3, [pc, #60]	@ (8003774 <MX_SPI2_Init+0x74>)
 8003736:	2228      	movs	r2, #40	@ 0x28
 8003738:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800373a:	4b0e      	ldr	r3, [pc, #56]	@ (8003774 <MX_SPI2_Init+0x74>)
 800373c:	2200      	movs	r2, #0
 800373e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003740:	4b0c      	ldr	r3, [pc, #48]	@ (8003774 <MX_SPI2_Init+0x74>)
 8003742:	2200      	movs	r2, #0
 8003744:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003746:	4b0b      	ldr	r3, [pc, #44]	@ (8003774 <MX_SPI2_Init+0x74>)
 8003748:	2200      	movs	r2, #0
 800374a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800374c:	4b09      	ldr	r3, [pc, #36]	@ (8003774 <MX_SPI2_Init+0x74>)
 800374e:	2207      	movs	r2, #7
 8003750:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003752:	4b08      	ldr	r3, [pc, #32]	@ (8003774 <MX_SPI2_Init+0x74>)
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003758:	4b06      	ldr	r3, [pc, #24]	@ (8003774 <MX_SPI2_Init+0x74>)
 800375a:	2208      	movs	r2, #8
 800375c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800375e:	4805      	ldr	r0, [pc, #20]	@ (8003774 <MX_SPI2_Init+0x74>)
 8003760:	f002 ff9a 	bl	8006698 <HAL_SPI_Init>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800376a:	f7fe fc6b 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800376e:	bf00      	nop
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20006094 	.word	0x20006094
 8003778:	40003800 	.word	0x40003800

0800377c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b08a      	sub	sp, #40	@ 0x28
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003784:	f107 0314 	add.w	r3, r7, #20
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	605a      	str	r2, [r3, #4]
 800378e:	609a      	str	r2, [r3, #8]
 8003790:	60da      	str	r2, [r3, #12]
 8003792:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a17      	ldr	r2, [pc, #92]	@ (80037f8 <HAL_SPI_MspInit+0x7c>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d128      	bne.n	80037f0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800379e:	4b17      	ldr	r3, [pc, #92]	@ (80037fc <HAL_SPI_MspInit+0x80>)
 80037a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a2:	4a16      	ldr	r2, [pc, #88]	@ (80037fc <HAL_SPI_MspInit+0x80>)
 80037a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80037aa:	4b14      	ldr	r3, [pc, #80]	@ (80037fc <HAL_SPI_MspInit+0x80>)
 80037ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037b2:	613b      	str	r3, [r7, #16]
 80037b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037b6:	4b11      	ldr	r3, [pc, #68]	@ (80037fc <HAL_SPI_MspInit+0x80>)
 80037b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ba:	4a10      	ldr	r2, [pc, #64]	@ (80037fc <HAL_SPI_MspInit+0x80>)
 80037bc:	f043 0302 	orr.w	r3, r3, #2
 80037c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037c2:	4b0e      	ldr	r3, [pc, #56]	@ (80037fc <HAL_SPI_MspInit+0x80>)
 80037c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	60fb      	str	r3, [r7, #12]
 80037cc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80037ce:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80037d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037d4:	2302      	movs	r3, #2
 80037d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d8:	2300      	movs	r3, #0
 80037da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037dc:	2300      	movs	r3, #0
 80037de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80037e0:	2305      	movs	r3, #5
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037e4:	f107 0314 	add.w	r3, r7, #20
 80037e8:	4619      	mov	r1, r3
 80037ea:	4805      	ldr	r0, [pc, #20]	@ (8003800 <HAL_SPI_MspInit+0x84>)
 80037ec:	f000 fe48 	bl	8004480 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80037f0:	bf00      	nop
 80037f2:	3728      	adds	r7, #40	@ 0x28
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	40003800 	.word	0x40003800
 80037fc:	40021000 	.word	0x40021000
 8003800:	48000400 	.word	0x48000400

08003804 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800380a:	4b0f      	ldr	r3, [pc, #60]	@ (8003848 <HAL_MspInit+0x44>)
 800380c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800380e:	4a0e      	ldr	r2, [pc, #56]	@ (8003848 <HAL_MspInit+0x44>)
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	6613      	str	r3, [r2, #96]	@ 0x60
 8003816:	4b0c      	ldr	r3, [pc, #48]	@ (8003848 <HAL_MspInit+0x44>)
 8003818:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	607b      	str	r3, [r7, #4]
 8003820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003822:	4b09      	ldr	r3, [pc, #36]	@ (8003848 <HAL_MspInit+0x44>)
 8003824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003826:	4a08      	ldr	r2, [pc, #32]	@ (8003848 <HAL_MspInit+0x44>)
 8003828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800382c:	6593      	str	r3, [r2, #88]	@ 0x58
 800382e:	4b06      	ldr	r3, [pc, #24]	@ (8003848 <HAL_MspInit+0x44>)
 8003830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003836:	603b      	str	r3, [r7, #0]
 8003838:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800383a:	f001 ffa1 	bl	8005780 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800383e:	bf00      	nop
 8003840:	3708      	adds	r7, #8
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	40021000 	.word	0x40021000

0800384c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003850:	bf00      	nop
 8003852:	e7fd      	b.n	8003850 <NMI_Handler+0x4>

08003854 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003858:	bf00      	nop
 800385a:	e7fd      	b.n	8003858 <HardFault_Handler+0x4>

0800385c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003860:	bf00      	nop
 8003862:	e7fd      	b.n	8003860 <MemManage_Handler+0x4>

08003864 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003868:	bf00      	nop
 800386a:	e7fd      	b.n	8003868 <BusFault_Handler+0x4>

0800386c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003870:	bf00      	nop
 8003872:	e7fd      	b.n	8003870 <UsageFault_Handler+0x4>

08003874 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003878:	bf00      	nop
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr

08003882 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003882:	b480      	push	{r7}
 8003884:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003886:	bf00      	nop
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003894:	bf00      	nop
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr

0800389e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800389e:	b580      	push	{r7, lr}
 80038a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038a2:	f000 fbab 	bl	8003ffc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038a6:	bf00      	nop
 80038a8:	bd80      	pop	{r7, pc}
	...

080038ac <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80038b0:	4802      	ldr	r0, [pc, #8]	@ (80038bc <I2C1_EV_IRQHandler+0x10>)
 80038b2:	f001 fb4d 	bl	8004f50 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80038b6:	bf00      	nop
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	20000bf0 	.word	0x20000bf0

080038c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80038c4:	4802      	ldr	r0, [pc, #8]	@ (80038d0 <USART1_IRQHandler+0x10>)
 80038c6:	f004 f98d 	bl	8007be4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80038ca:	bf00      	nop
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	200061dc 	.word	0x200061dc

080038d4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80038d8:	4802      	ldr	r0, [pc, #8]	@ (80038e4 <USART3_IRQHandler+0x10>)
 80038da:	f004 f983 	bl	8007be4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80038de:	bf00      	nop
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20006270 	.word	0x20006270

080038e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80038ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80038f0:	f000 ff60 	bl	80047b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80038f4:	bf00      	nop
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80038fc:	4802      	ldr	r0, [pc, #8]	@ (8003908 <TIM6_DAC_IRQHandler+0x10>)
 80038fe:	f003 fd3f 	bl	8007380 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003902:	bf00      	nop
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	200060fc 	.word	0x200060fc

0800390c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003910:	4802      	ldr	r0, [pc, #8]	@ (800391c <LPUART1_IRQHandler+0x10>)
 8003912:	f004 f967 	bl	8007be4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20006148 	.word	0x20006148

08003920 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  return 1;
 8003924:	2301      	movs	r3, #1
}
 8003926:	4618      	mov	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <_kill>:

int _kill(int pid, int sig)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800393a:	f00a fb1d 	bl	800df78 <__errno>
 800393e:	4603      	mov	r3, r0
 8003940:	2216      	movs	r2, #22
 8003942:	601a      	str	r2, [r3, #0]
  return -1;
 8003944:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003948:	4618      	mov	r0, r3
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <_exit>:

void _exit (int status)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003958:	f04f 31ff 	mov.w	r1, #4294967295
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7ff ffe7 	bl	8003930 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003962:	bf00      	nop
 8003964:	e7fd      	b.n	8003962 <_exit+0x12>

08003966 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003966:	b580      	push	{r7, lr}
 8003968:	b086      	sub	sp, #24
 800396a:	af00      	add	r7, sp, #0
 800396c:	60f8      	str	r0, [r7, #12]
 800396e:	60b9      	str	r1, [r7, #8]
 8003970:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
 8003976:	e00a      	b.n	800398e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003978:	f3af 8000 	nop.w
 800397c:	4601      	mov	r1, r0
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	60ba      	str	r2, [r7, #8]
 8003984:	b2ca      	uxtb	r2, r1
 8003986:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	3301      	adds	r3, #1
 800398c:	617b      	str	r3, [r7, #20]
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	429a      	cmp	r2, r3
 8003994:	dbf0      	blt.n	8003978 <_read+0x12>
  }

  return len;
 8003996:	687b      	ldr	r3, [r7, #4]
}
 8003998:	4618      	mov	r0, r3
 800399a:	3718      	adds	r7, #24
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80039a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039c8:	605a      	str	r2, [r3, #4]
  return 0;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <_isatty>:

int _isatty(int file)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039e0:	2301      	movs	r3, #1
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr

080039ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039ee:	b480      	push	{r7}
 80039f0:	b085      	sub	sp, #20
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	60f8      	str	r0, [r7, #12]
 80039f6:	60b9      	str	r1, [r7, #8]
 80039f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a10:	4a14      	ldr	r2, [pc, #80]	@ (8003a64 <_sbrk+0x5c>)
 8003a12:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <_sbrk+0x60>)
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a1c:	4b13      	ldr	r3, [pc, #76]	@ (8003a6c <_sbrk+0x64>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d102      	bne.n	8003a2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a24:	4b11      	ldr	r3, [pc, #68]	@ (8003a6c <_sbrk+0x64>)
 8003a26:	4a12      	ldr	r2, [pc, #72]	@ (8003a70 <_sbrk+0x68>)
 8003a28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a2a:	4b10      	ldr	r3, [pc, #64]	@ (8003a6c <_sbrk+0x64>)
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4413      	add	r3, r2
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d207      	bcs.n	8003a48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a38:	f00a fa9e 	bl	800df78 <__errno>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	220c      	movs	r2, #12
 8003a40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a42:	f04f 33ff 	mov.w	r3, #4294967295
 8003a46:	e009      	b.n	8003a5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a48:	4b08      	ldr	r3, [pc, #32]	@ (8003a6c <_sbrk+0x64>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a4e:	4b07      	ldr	r3, [pc, #28]	@ (8003a6c <_sbrk+0x64>)
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4413      	add	r3, r2
 8003a56:	4a05      	ldr	r2, [pc, #20]	@ (8003a6c <_sbrk+0x64>)
 8003a58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3718      	adds	r7, #24
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	20020000 	.word	0x20020000
 8003a68:	00000400 	.word	0x00000400
 8003a6c:	200060f8 	.word	0x200060f8
 8003a70:	20006488 	.word	0x20006488

08003a74 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003a78:	4b06      	ldr	r3, [pc, #24]	@ (8003a94 <SystemInit+0x20>)
 8003a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a7e:	4a05      	ldr	r2, [pc, #20]	@ (8003a94 <SystemInit+0x20>)
 8003a80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a88:	bf00      	nop
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	e000ed00 	.word	0xe000ed00

08003a98 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a9e:	1d3b      	adds	r3, r7, #4
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	605a      	str	r2, [r3, #4]
 8003aa6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003aa8:	4b14      	ldr	r3, [pc, #80]	@ (8003afc <MX_TIM6_Init+0x64>)
 8003aaa:	4a15      	ldr	r2, [pc, #84]	@ (8003b00 <MX_TIM6_Init+0x68>)
 8003aac:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 170-1;
 8003aae:	4b13      	ldr	r3, [pc, #76]	@ (8003afc <MX_TIM6_Init+0x64>)
 8003ab0:	22a9      	movs	r2, #169	@ 0xa9
 8003ab2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ab4:	4b11      	ldr	r3, [pc, #68]	@ (8003afc <MX_TIM6_Init+0x64>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8003aba:	4b10      	ldr	r3, [pc, #64]	@ (8003afc <MX_TIM6_Init+0x64>)
 8003abc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003ac0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8003afc <MX_TIM6_Init+0x64>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003ac8:	480c      	ldr	r0, [pc, #48]	@ (8003afc <MX_TIM6_Init+0x64>)
 8003aca:	f003 fb89 	bl	80071e0 <HAL_TIM_Base_Init>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003ad4:	f7fe fab6 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003adc:	2300      	movs	r3, #0
 8003ade:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003ae0:	1d3b      	adds	r3, r7, #4
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	4805      	ldr	r0, [pc, #20]	@ (8003afc <MX_TIM6_Init+0x64>)
 8003ae6:	f003 fe77 	bl	80077d8 <HAL_TIMEx_MasterConfigSynchronization>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003af0:	f7fe faa8 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003af4:	bf00      	nop
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	200060fc 	.word	0x200060fc
 8003b00:	40001000 	.word	0x40001000

08003b04 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a0e      	ldr	r2, [pc, #56]	@ (8003b4c <HAL_TIM_Base_MspInit+0x48>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d116      	bne.n	8003b44 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b16:	4b0e      	ldr	r3, [pc, #56]	@ (8003b50 <HAL_TIM_Base_MspInit+0x4c>)
 8003b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8003b50 <HAL_TIM_Base_MspInit+0x4c>)
 8003b1c:	f043 0310 	orr.w	r3, r3, #16
 8003b20:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b22:	4b0b      	ldr	r3, [pc, #44]	@ (8003b50 <HAL_TIM_Base_MspInit+0x4c>)
 8003b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b26:	f003 0310 	and.w	r3, r3, #16
 8003b2a:	60fb      	str	r3, [r7, #12]
 8003b2c:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003b2e:	2200      	movs	r2, #0
 8003b30:	2100      	movs	r1, #0
 8003b32:	2036      	movs	r0, #54	@ 0x36
 8003b34:	f000 fba1 	bl	800427a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b38:	2036      	movs	r0, #54	@ 0x36
 8003b3a:	f000 fbb8 	bl	80042ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */
    HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 8003b3e:	2036      	movs	r0, #54	@ 0x36
 8003b40:	f000 fbc3 	bl	80042ca <HAL_NVIC_DisableIRQ>
  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003b44:	bf00      	nop
 8003b46:	3710      	adds	r7, #16
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	40001000 	.word	0x40001000
 8003b50:	40021000 	.word	0x40021000

08003b54 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003b58:	4b21      	ldr	r3, [pc, #132]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b5a:	4a22      	ldr	r2, [pc, #136]	@ (8003be4 <MX_LPUART1_UART_Init+0x90>)
 8003b5c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8003b5e:	4b20      	ldr	r3, [pc, #128]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003b64:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b66:	4b1e      	ldr	r3, [pc, #120]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003b72:	4b1b      	ldr	r3, [pc, #108]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003b78:	4b19      	ldr	r3, [pc, #100]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b7a:	220c      	movs	r2, #12
 8003b7c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b7e:	4b18      	ldr	r3, [pc, #96]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b84:	4b16      	ldr	r3, [pc, #88]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003b8a:	4b15      	ldr	r3, [pc, #84]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b90:	4b13      	ldr	r3, [pc, #76]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003b96:	4812      	ldr	r0, [pc, #72]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003b98:	f003 fefa 	bl	8007990 <HAL_UART_Init>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8003ba2:	f7fe fa4f 	bl	8002044 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	480d      	ldr	r0, [pc, #52]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003baa:	f005 ff70 	bl	8009a8e <HAL_UARTEx_SetTxFifoThreshold>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8003bb4:	f7fe fa46 	bl	8002044 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003bb8:	2100      	movs	r1, #0
 8003bba:	4809      	ldr	r0, [pc, #36]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003bbc:	f005 ffa5 	bl	8009b0a <HAL_UARTEx_SetRxFifoThreshold>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8003bc6:	f7fe fa3d 	bl	8002044 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003bca:	4805      	ldr	r0, [pc, #20]	@ (8003be0 <MX_LPUART1_UART_Init+0x8c>)
 8003bcc:	f005 ff26 	bl	8009a1c <HAL_UARTEx_DisableFifoMode>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8003bd6:	f7fe fa35 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003bda:	bf00      	nop
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	20006148 	.word	0x20006148
 8003be4:	40008000 	.word	0x40008000

08003be8 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003bec:	4b22      	ldr	r3, [pc, #136]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003bee:	4a23      	ldr	r2, [pc, #140]	@ (8003c7c <MX_USART1_UART_Init+0x94>)
 8003bf0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38600;
 8003bf2:	4b21      	ldr	r3, [pc, #132]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003bf4:	f249 62c8 	movw	r2, #38600	@ 0x96c8
 8003bf8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003c00:	4b1d      	ldr	r3, [pc, #116]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c06:	4b1c      	ldr	r3, [pc, #112]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c0e:	220c      	movs	r2, #12
 8003c10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c12:	4b19      	ldr	r3, [pc, #100]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c18:	4b17      	ldr	r3, [pc, #92]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c1e:	4b16      	ldr	r3, [pc, #88]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003c24:	4b14      	ldr	r3, [pc, #80]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c2a:	4b13      	ldr	r3, [pc, #76]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c30:	4811      	ldr	r0, [pc, #68]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c32:	f003 fead 	bl	8007990 <HAL_UART_Init>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003c3c:	f7fe fa02 	bl	8002044 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c40:	2100      	movs	r1, #0
 8003c42:	480d      	ldr	r0, [pc, #52]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c44:	f005 ff23 	bl	8009a8e <HAL_UARTEx_SetTxFifoThreshold>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003c4e:	f7fe f9f9 	bl	8002044 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c52:	2100      	movs	r1, #0
 8003c54:	4808      	ldr	r0, [pc, #32]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c56:	f005 ff58 	bl	8009b0a <HAL_UARTEx_SetRxFifoThreshold>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d001      	beq.n	8003c64 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003c60:	f7fe f9f0 	bl	8002044 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003c64:	4804      	ldr	r0, [pc, #16]	@ (8003c78 <MX_USART1_UART_Init+0x90>)
 8003c66:	f005 fed9 	bl	8009a1c <HAL_UARTEx_DisableFifoMode>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d001      	beq.n	8003c74 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003c70:	f7fe f9e8 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003c74:	bf00      	nop
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	200061dc 	.word	0x200061dc
 8003c7c:	40013800 	.word	0x40013800

08003c80 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003c84:	4b22      	ldr	r3, [pc, #136]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003c86:	4a23      	ldr	r2, [pc, #140]	@ (8003d14 <MX_USART3_UART_Init+0x94>)
 8003c88:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003c8a:	4b21      	ldr	r3, [pc, #132]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003c8c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003c90:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003c92:	4b1f      	ldr	r3, [pc, #124]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003c98:	4b1d      	ldr	r3, [pc, #116]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003ca6:	220c      	movs	r2, #12
 8003ca8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003caa:	4b19      	ldr	r3, [pc, #100]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cb0:	4b17      	ldr	r3, [pc, #92]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003cb6:	4b16      	ldr	r3, [pc, #88]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003cbc:	4b14      	ldr	r3, [pc, #80]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003cc2:	4b13      	ldr	r3, [pc, #76]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003cc8:	4811      	ldr	r0, [pc, #68]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003cca:	f003 fe61 	bl	8007990 <HAL_UART_Init>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003cd4:	f7fe f9b6 	bl	8002044 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003cd8:	2100      	movs	r1, #0
 8003cda:	480d      	ldr	r0, [pc, #52]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003cdc:	f005 fed7 	bl	8009a8e <HAL_UARTEx_SetTxFifoThreshold>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8003ce6:	f7fe f9ad 	bl	8002044 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003cea:	2100      	movs	r1, #0
 8003cec:	4808      	ldr	r0, [pc, #32]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003cee:	f005 ff0c 	bl	8009b0a <HAL_UARTEx_SetRxFifoThreshold>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003cf8:	f7fe f9a4 	bl	8002044 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003cfc:	4804      	ldr	r0, [pc, #16]	@ (8003d10 <MX_USART3_UART_Init+0x90>)
 8003cfe:	f005 fe8d 	bl	8009a1c <HAL_UARTEx_DisableFifoMode>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003d08:	f7fe f99c 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003d0c:	bf00      	nop
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20006270 	.word	0x20006270
 8003d14:	40004800 	.word	0x40004800

08003d18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b0a2      	sub	sp, #136	@ 0x88
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d20:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003d24:	2200      	movs	r2, #0
 8003d26:	601a      	str	r2, [r3, #0]
 8003d28:	605a      	str	r2, [r3, #4]
 8003d2a:	609a      	str	r2, [r3, #8]
 8003d2c:	60da      	str	r2, [r3, #12]
 8003d2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d30:	f107 0320 	add.w	r3, r7, #32
 8003d34:	2254      	movs	r2, #84	@ 0x54
 8003d36:	2100      	movs	r1, #0
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f00a f8a9 	bl	800de90 <memset>
  if(uartHandle->Instance==LPUART1)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a6a      	ldr	r2, [pc, #424]	@ (8003eec <HAL_UART_MspInit+0x1d4>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d141      	bne.n	8003dcc <HAL_UART_MspInit+0xb4>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003d48:	2320      	movs	r3, #32
 8003d4a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d50:	f107 0320 	add.w	r3, r7, #32
 8003d54:	4618      	mov	r0, r3
 8003d56:	f002 fa51 	bl	80061fc <HAL_RCCEx_PeriphCLKConfig>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003d60:	f7fe f970 	bl	8002044 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003d64:	4b62      	ldr	r3, [pc, #392]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d68:	4a61      	ldr	r2, [pc, #388]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003d6a:	f043 0301 	orr.w	r3, r3, #1
 8003d6e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003d70:	4b5f      	ldr	r3, [pc, #380]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	61fb      	str	r3, [r7, #28]
 8003d7a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d7c:	4b5c      	ldr	r3, [pc, #368]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003d7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d80:	4a5b      	ldr	r2, [pc, #364]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003d82:	f043 0301 	orr.w	r3, r3, #1
 8003d86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d88:	4b59      	ldr	r3, [pc, #356]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	61bb      	str	r3, [r7, #24]
 8003d92:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8003d94:	230c      	movs	r3, #12
 8003d96:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d98:	2302      	movs	r3, #2
 8003d9a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003da0:	2300      	movs	r3, #0
 8003da2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003da6:	230c      	movs	r3, #12
 8003da8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dac:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003db0:	4619      	mov	r1, r3
 8003db2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003db6:	f000 fb63 	bl	8004480 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003dba:	2200      	movs	r2, #0
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	205b      	movs	r0, #91	@ 0x5b
 8003dc0:	f000 fa5b 	bl	800427a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003dc4:	205b      	movs	r0, #91	@ 0x5b
 8003dc6:	f000 fa72 	bl	80042ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003dca:	e08b      	b.n	8003ee4 <HAL_UART_MspInit+0x1cc>
  else if(uartHandle->Instance==USART1)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a48      	ldr	r2, [pc, #288]	@ (8003ef4 <HAL_UART_MspInit+0x1dc>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d140      	bne.n	8003e58 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003dde:	f107 0320 	add.w	r3, r7, #32
 8003de2:	4618      	mov	r0, r3
 8003de4:	f002 fa0a 	bl	80061fc <HAL_RCCEx_PeriphCLKConfig>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <HAL_UART_MspInit+0xda>
      Error_Handler();
 8003dee:	f7fe f929 	bl	8002044 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003df2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003df6:	4a3e      	ldr	r2, [pc, #248]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003df8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003dfc:	6613      	str	r3, [r2, #96]	@ 0x60
 8003dfe:	4b3c      	ldr	r3, [pc, #240]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e06:	617b      	str	r3, [r7, #20]
 8003e08:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e0a:	4b39      	ldr	r3, [pc, #228]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e0e:	4a38      	ldr	r2, [pc, #224]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003e10:	f043 0304 	orr.w	r3, r3, #4
 8003e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e16:	4b36      	ldr	r3, [pc, #216]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e1a:	f003 0304 	and.w	r3, r3, #4
 8003e1e:	613b      	str	r3, [r7, #16]
 8003e20:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003e22:	2330      	movs	r3, #48	@ 0x30
 8003e24:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e26:	2302      	movs	r3, #2
 8003e28:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e34:	2307      	movs	r3, #7
 8003e36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e3a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003e3e:	4619      	mov	r1, r3
 8003e40:	482d      	ldr	r0, [pc, #180]	@ (8003ef8 <HAL_UART_MspInit+0x1e0>)
 8003e42:	f000 fb1d 	bl	8004480 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003e46:	2200      	movs	r2, #0
 8003e48:	2100      	movs	r1, #0
 8003e4a:	2025      	movs	r0, #37	@ 0x25
 8003e4c:	f000 fa15 	bl	800427a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003e50:	2025      	movs	r0, #37	@ 0x25
 8003e52:	f000 fa2c 	bl	80042ae <HAL_NVIC_EnableIRQ>
}
 8003e56:	e045      	b.n	8003ee4 <HAL_UART_MspInit+0x1cc>
  else if(uartHandle->Instance==USART3)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a27      	ldr	r2, [pc, #156]	@ (8003efc <HAL_UART_MspInit+0x1e4>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d140      	bne.n	8003ee4 <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003e62:	2304      	movs	r3, #4
 8003e64:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003e66:	2300      	movs	r3, #0
 8003e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e6a:	f107 0320 	add.w	r3, r7, #32
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f002 f9c4 	bl	80061fc <HAL_RCCEx_PeriphCLKConfig>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <HAL_UART_MspInit+0x166>
      Error_Handler();
 8003e7a:	f7fe f8e3 	bl	8002044 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003e7e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e82:	4a1b      	ldr	r2, [pc, #108]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003e84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e88:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e8a:	4b19      	ldr	r3, [pc, #100]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e92:	60fb      	str	r3, [r7, #12]
 8003e94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e96:	4b16      	ldr	r3, [pc, #88]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e9a:	4a15      	ldr	r2, [pc, #84]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003e9c:	f043 0302 	orr.w	r3, r3, #2
 8003ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ea2:	4b13      	ldr	r3, [pc, #76]	@ (8003ef0 <HAL_UART_MspInit+0x1d8>)
 8003ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	60bb      	str	r3, [r7, #8]
 8003eac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003eae:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003eb2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003ec2:	2307      	movs	r3, #7
 8003ec4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ec8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003ecc:	4619      	mov	r1, r3
 8003ece:	480c      	ldr	r0, [pc, #48]	@ (8003f00 <HAL_UART_MspInit+0x1e8>)
 8003ed0:	f000 fad6 	bl	8004480 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	2027      	movs	r0, #39	@ 0x27
 8003eda:	f000 f9ce 	bl	800427a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003ede:	2027      	movs	r0, #39	@ 0x27
 8003ee0:	f000 f9e5 	bl	80042ae <HAL_NVIC_EnableIRQ>
}
 8003ee4:	bf00      	nop
 8003ee6:	3788      	adds	r7, #136	@ 0x88
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40008000 	.word	0x40008000
 8003ef0:	40021000 	.word	0x40021000
 8003ef4:	40013800 	.word	0x40013800
 8003ef8:	48000800 	.word	0x48000800
 8003efc:	40004800 	.word	0x40004800
 8003f00:	48000400 	.word	0x48000400

08003f04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003f04:	480d      	ldr	r0, [pc, #52]	@ (8003f3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003f06:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003f08:	f7ff fdb4 	bl	8003a74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f0c:	480c      	ldr	r0, [pc, #48]	@ (8003f40 <LoopForever+0x6>)
  ldr r1, =_edata
 8003f0e:	490d      	ldr	r1, [pc, #52]	@ (8003f44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003f10:	4a0d      	ldr	r2, [pc, #52]	@ (8003f48 <LoopForever+0xe>)
  movs r3, #0
 8003f12:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003f14:	e002      	b.n	8003f1c <LoopCopyDataInit>

08003f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f1a:	3304      	adds	r3, #4

08003f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f20:	d3f9      	bcc.n	8003f16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f22:	4a0a      	ldr	r2, [pc, #40]	@ (8003f4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003f24:	4c0a      	ldr	r4, [pc, #40]	@ (8003f50 <LoopForever+0x16>)
  movs r3, #0
 8003f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f28:	e001      	b.n	8003f2e <LoopFillZerobss>

08003f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f2c:	3204      	adds	r2, #4

08003f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f30:	d3fb      	bcc.n	8003f2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f32:	f00a f827 	bl	800df84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003f36:	f7fd fdad 	bl	8001a94 <main>

08003f3a <LoopForever>:

LoopForever:
    b LoopForever
 8003f3a:	e7fe      	b.n	8003f3a <LoopForever>
  ldr   r0, =_estack
 8003f3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f44:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003f48:	08012f38 	.word	0x08012f38
  ldr r2, =_sbss
 8003f4c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003f50:	20006488 	.word	0x20006488

08003f54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003f54:	e7fe      	b.n	8003f54 <ADC1_2_IRQHandler>

08003f56 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b082      	sub	sp, #8
 8003f5a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f60:	2003      	movs	r0, #3
 8003f62:	f000 f97f 	bl	8004264 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f66:	2007      	movs	r0, #7
 8003f68:	f000 f80e 	bl	8003f88 <HAL_InitTick>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d002      	beq.n	8003f78 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	71fb      	strb	r3, [r7, #7]
 8003f76:	e001      	b.n	8003f7c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003f78:	f7ff fc44 	bl	8003804 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f7c:	79fb      	ldrb	r3, [r7, #7]

}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3708      	adds	r7, #8
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
	...

08003f88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003f90:	2300      	movs	r3, #0
 8003f92:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003f94:	4b16      	ldr	r3, [pc, #88]	@ (8003ff0 <HAL_InitTick+0x68>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d022      	beq.n	8003fe2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003f9c:	4b15      	ldr	r3, [pc, #84]	@ (8003ff4 <HAL_InitTick+0x6c>)
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	4b13      	ldr	r3, [pc, #76]	@ (8003ff0 <HAL_InitTick+0x68>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003fa8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f000 f998 	bl	80042e6 <HAL_SYSTICK_Config>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10f      	bne.n	8003fdc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b0f      	cmp	r3, #15
 8003fc0:	d809      	bhi.n	8003fd6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8003fca:	f000 f956 	bl	800427a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003fce:	4a0a      	ldr	r2, [pc, #40]	@ (8003ff8 <HAL_InitTick+0x70>)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6013      	str	r3, [r2, #0]
 8003fd4:	e007      	b.n	8003fe6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	73fb      	strb	r3, [r7, #15]
 8003fda:	e004      	b.n	8003fe6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	73fb      	strb	r3, [r7, #15]
 8003fe0:	e001      	b.n	8003fe6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	20000010 	.word	0x20000010
 8003ff4:	20000008 	.word	0x20000008
 8003ff8:	2000000c 	.word	0x2000000c

08003ffc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004000:	4b05      	ldr	r3, [pc, #20]	@ (8004018 <HAL_IncTick+0x1c>)
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	4b05      	ldr	r3, [pc, #20]	@ (800401c <HAL_IncTick+0x20>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4413      	add	r3, r2
 800400a:	4a03      	ldr	r2, [pc, #12]	@ (8004018 <HAL_IncTick+0x1c>)
 800400c:	6013      	str	r3, [r2, #0]
}
 800400e:	bf00      	nop
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	20006304 	.word	0x20006304
 800401c:	20000010 	.word	0x20000010

08004020 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
  return uwTick;
 8004024:	4b03      	ldr	r3, [pc, #12]	@ (8004034 <HAL_GetTick+0x14>)
 8004026:	681b      	ldr	r3, [r3, #0]
}
 8004028:	4618      	mov	r0, r3
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	20006304 	.word	0x20006304

08004038 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004040:	f7ff ffee 	bl	8004020 <HAL_GetTick>
 8004044:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004050:	d004      	beq.n	800405c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004052:	4b09      	ldr	r3, [pc, #36]	@ (8004078 <HAL_Delay+0x40>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	4413      	add	r3, r2
 800405a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800405c:	bf00      	nop
 800405e:	f7ff ffdf 	bl	8004020 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	429a      	cmp	r2, r3
 800406c:	d8f7      	bhi.n	800405e <HAL_Delay+0x26>
  {
  }
}
 800406e:	bf00      	nop
 8004070:	bf00      	nop
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	20000010 	.word	0x20000010

0800407c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f003 0307 	and.w	r3, r3, #7
 800408a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800408c:	4b0c      	ldr	r3, [pc, #48]	@ (80040c0 <__NVIC_SetPriorityGrouping+0x44>)
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004098:	4013      	ands	r3, r2
 800409a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80040a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040ae:	4a04      	ldr	r2, [pc, #16]	@ (80040c0 <__NVIC_SetPriorityGrouping+0x44>)
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	60d3      	str	r3, [r2, #12]
}
 80040b4:	bf00      	nop
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	e000ed00 	.word	0xe000ed00

080040c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040c8:	4b04      	ldr	r3, [pc, #16]	@ (80040dc <__NVIC_GetPriorityGrouping+0x18>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	0a1b      	lsrs	r3, r3, #8
 80040ce:	f003 0307 	and.w	r3, r3, #7
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	e000ed00 	.word	0xe000ed00

080040e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	4603      	mov	r3, r0
 80040e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	db0b      	blt.n	800410a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040f2:	79fb      	ldrb	r3, [r7, #7]
 80040f4:	f003 021f 	and.w	r2, r3, #31
 80040f8:	4907      	ldr	r1, [pc, #28]	@ (8004118 <__NVIC_EnableIRQ+0x38>)
 80040fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040fe:	095b      	lsrs	r3, r3, #5
 8004100:	2001      	movs	r0, #1
 8004102:	fa00 f202 	lsl.w	r2, r0, r2
 8004106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800410a:	bf00      	nop
 800410c:	370c      	adds	r7, #12
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	e000e100 	.word	0xe000e100

0800411c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	4603      	mov	r3, r0
 8004124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412a:	2b00      	cmp	r3, #0
 800412c:	db12      	blt.n	8004154 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800412e:	79fb      	ldrb	r3, [r7, #7]
 8004130:	f003 021f 	and.w	r2, r3, #31
 8004134:	490a      	ldr	r1, [pc, #40]	@ (8004160 <__NVIC_DisableIRQ+0x44>)
 8004136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800413a:	095b      	lsrs	r3, r3, #5
 800413c:	2001      	movs	r0, #1
 800413e:	fa00 f202 	lsl.w	r2, r0, r2
 8004142:	3320      	adds	r3, #32
 8004144:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004148:	f3bf 8f4f 	dsb	sy
}
 800414c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800414e:	f3bf 8f6f 	isb	sy
}
 8004152:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr
 8004160:	e000e100 	.word	0xe000e100

08004164 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	4603      	mov	r3, r0
 800416c:	6039      	str	r1, [r7, #0]
 800416e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004174:	2b00      	cmp	r3, #0
 8004176:	db0a      	blt.n	800418e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	b2da      	uxtb	r2, r3
 800417c:	490c      	ldr	r1, [pc, #48]	@ (80041b0 <__NVIC_SetPriority+0x4c>)
 800417e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004182:	0112      	lsls	r2, r2, #4
 8004184:	b2d2      	uxtb	r2, r2
 8004186:	440b      	add	r3, r1
 8004188:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800418c:	e00a      	b.n	80041a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	b2da      	uxtb	r2, r3
 8004192:	4908      	ldr	r1, [pc, #32]	@ (80041b4 <__NVIC_SetPriority+0x50>)
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	f003 030f 	and.w	r3, r3, #15
 800419a:	3b04      	subs	r3, #4
 800419c:	0112      	lsls	r2, r2, #4
 800419e:	b2d2      	uxtb	r2, r2
 80041a0:	440b      	add	r3, r1
 80041a2:	761a      	strb	r2, [r3, #24]
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr
 80041b0:	e000e100 	.word	0xe000e100
 80041b4:	e000ed00 	.word	0xe000ed00

080041b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b089      	sub	sp, #36	@ 0x24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	f1c3 0307 	rsb	r3, r3, #7
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	bf28      	it	cs
 80041d6:	2304      	movcs	r3, #4
 80041d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	3304      	adds	r3, #4
 80041de:	2b06      	cmp	r3, #6
 80041e0:	d902      	bls.n	80041e8 <NVIC_EncodePriority+0x30>
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	3b03      	subs	r3, #3
 80041e6:	e000      	b.n	80041ea <NVIC_EncodePriority+0x32>
 80041e8:	2300      	movs	r3, #0
 80041ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041ec:	f04f 32ff 	mov.w	r2, #4294967295
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	43da      	mvns	r2, r3
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	401a      	ands	r2, r3
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004200:	f04f 31ff 	mov.w	r1, #4294967295
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	fa01 f303 	lsl.w	r3, r1, r3
 800420a:	43d9      	mvns	r1, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004210:	4313      	orrs	r3, r2
         );
}
 8004212:	4618      	mov	r0, r3
 8004214:	3724      	adds	r7, #36	@ 0x24
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
	...

08004220 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3b01      	subs	r3, #1
 800422c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004230:	d301      	bcc.n	8004236 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004232:	2301      	movs	r3, #1
 8004234:	e00f      	b.n	8004256 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004236:	4a0a      	ldr	r2, [pc, #40]	@ (8004260 <SysTick_Config+0x40>)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	3b01      	subs	r3, #1
 800423c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800423e:	210f      	movs	r1, #15
 8004240:	f04f 30ff 	mov.w	r0, #4294967295
 8004244:	f7ff ff8e 	bl	8004164 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004248:	4b05      	ldr	r3, [pc, #20]	@ (8004260 <SysTick_Config+0x40>)
 800424a:	2200      	movs	r2, #0
 800424c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800424e:	4b04      	ldr	r3, [pc, #16]	@ (8004260 <SysTick_Config+0x40>)
 8004250:	2207      	movs	r2, #7
 8004252:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3708      	adds	r7, #8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	e000e010 	.word	0xe000e010

08004264 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7ff ff05 	bl	800407c <__NVIC_SetPriorityGrouping>
}
 8004272:	bf00      	nop
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800427a:	b580      	push	{r7, lr}
 800427c:	b086      	sub	sp, #24
 800427e:	af00      	add	r7, sp, #0
 8004280:	4603      	mov	r3, r0
 8004282:	60b9      	str	r1, [r7, #8]
 8004284:	607a      	str	r2, [r7, #4]
 8004286:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004288:	f7ff ff1c 	bl	80040c4 <__NVIC_GetPriorityGrouping>
 800428c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	68b9      	ldr	r1, [r7, #8]
 8004292:	6978      	ldr	r0, [r7, #20]
 8004294:	f7ff ff90 	bl	80041b8 <NVIC_EncodePriority>
 8004298:	4602      	mov	r2, r0
 800429a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800429e:	4611      	mov	r1, r2
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff ff5f 	bl	8004164 <__NVIC_SetPriority>
}
 80042a6:	bf00      	nop
 80042a8:	3718      	adds	r7, #24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b082      	sub	sp, #8
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	4603      	mov	r3, r0
 80042b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7ff ff0f 	bl	80040e0 <__NVIC_EnableIRQ>
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b082      	sub	sp, #8
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	4603      	mov	r3, r0
 80042d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80042d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff ff1f 	bl	800411c <__NVIC_DisableIRQ>
}
 80042de:	bf00      	nop
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b082      	sub	sp, #8
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7ff ff96 	bl	8004220 <SysTick_Config>
 80042f4:	4603      	mov	r3, r0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042fe:	b480      	push	{r7}
 8004300:	b085      	sub	sp, #20
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d005      	beq.n	8004322 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2204      	movs	r2, #4
 800431a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	73fb      	strb	r3, [r7, #15]
 8004320:	e037      	b.n	8004392 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f022 020e 	bic.w	r2, r2, #14
 8004330:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800433c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004340:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f022 0201 	bic.w	r2, r2, #1
 8004350:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004356:	f003 021f 	and.w	r2, r3, #31
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435e:	2101      	movs	r1, #1
 8004360:	fa01 f202 	lsl.w	r2, r1, r2
 8004364:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800436e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00c      	beq.n	8004392 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004382:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004386:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004390:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80043a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3714      	adds	r7, #20
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043b8:	2300      	movs	r3, #0
 80043ba:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d00d      	beq.n	80043e4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2204      	movs	r2, #4
 80043cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	73fb      	strb	r3, [r7, #15]
 80043e2:	e047      	b.n	8004474 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 020e 	bic.w	r2, r2, #14
 80043f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 0201 	bic.w	r2, r2, #1
 8004402:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800440e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004412:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004418:	f003 021f 	and.w	r2, r3, #31
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004420:	2101      	movs	r1, #1
 8004422:	fa01 f202 	lsl.w	r2, r1, r2
 8004426:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004430:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00c      	beq.n	8004454 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004444:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004448:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004452:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004468:	2b00      	cmp	r3, #0
 800446a:	d003      	beq.n	8004474 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	4798      	blx	r3
    }
  }
  return status;
 8004474:	7bfb      	ldrb	r3, [r7, #15]
}
 8004476:	4618      	mov	r0, r3
 8004478:	3710      	adds	r7, #16
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
	...

08004480 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800448a:	2300      	movs	r3, #0
 800448c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800448e:	e15a      	b.n	8004746 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	2101      	movs	r1, #1
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	fa01 f303 	lsl.w	r3, r1, r3
 800449c:	4013      	ands	r3, r2
 800449e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	f000 814c 	beq.w	8004740 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f003 0303 	and.w	r3, r3, #3
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d005      	beq.n	80044c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d130      	bne.n	8004522 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	2203      	movs	r2, #3
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	43db      	mvns	r3, r3
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	4013      	ands	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	68da      	ldr	r2, [r3, #12]
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80044f6:	2201      	movs	r2, #1
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	fa02 f303 	lsl.w	r3, r2, r3
 80044fe:	43db      	mvns	r3, r3
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	4013      	ands	r3, r2
 8004504:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	f003 0201 	and.w	r2, r3, #1
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	4313      	orrs	r3, r2
 800451a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	2b03      	cmp	r3, #3
 800452c:	d017      	beq.n	800455e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	2203      	movs	r2, #3
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	43db      	mvns	r3, r3
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	4013      	ands	r3, r2
 8004544:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	4313      	orrs	r3, r2
 8004556:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d123      	bne.n	80045b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	08da      	lsrs	r2, r3, #3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	3208      	adds	r2, #8
 8004572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004576:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f003 0307 	and.w	r3, r3, #7
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	220f      	movs	r2, #15
 8004582:	fa02 f303 	lsl.w	r3, r2, r3
 8004586:	43db      	mvns	r3, r3
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	4013      	ands	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	691a      	ldr	r2, [r3, #16]
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	fa02 f303 	lsl.w	r3, r2, r3
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	08da      	lsrs	r2, r3, #3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	3208      	adds	r2, #8
 80045ac:	6939      	ldr	r1, [r7, #16]
 80045ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	2203      	movs	r2, #3
 80045be:	fa02 f303 	lsl.w	r3, r2, r3
 80045c2:	43db      	mvns	r3, r3
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	4013      	ands	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f003 0203 	and.w	r2, r3, #3
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	4313      	orrs	r3, r2
 80045de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 80a6 	beq.w	8004740 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045f4:	4b5b      	ldr	r3, [pc, #364]	@ (8004764 <HAL_GPIO_Init+0x2e4>)
 80045f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045f8:	4a5a      	ldr	r2, [pc, #360]	@ (8004764 <HAL_GPIO_Init+0x2e4>)
 80045fa:	f043 0301 	orr.w	r3, r3, #1
 80045fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8004600:	4b58      	ldr	r3, [pc, #352]	@ (8004764 <HAL_GPIO_Init+0x2e4>)
 8004602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	60bb      	str	r3, [r7, #8]
 800460a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800460c:	4a56      	ldr	r2, [pc, #344]	@ (8004768 <HAL_GPIO_Init+0x2e8>)
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	089b      	lsrs	r3, r3, #2
 8004612:	3302      	adds	r3, #2
 8004614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004618:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f003 0303 	and.w	r3, r3, #3
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	220f      	movs	r2, #15
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	43db      	mvns	r3, r3
 800462a:	693a      	ldr	r2, [r7, #16]
 800462c:	4013      	ands	r3, r2
 800462e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004636:	d01f      	beq.n	8004678 <HAL_GPIO_Init+0x1f8>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a4c      	ldr	r2, [pc, #304]	@ (800476c <HAL_GPIO_Init+0x2ec>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d019      	beq.n	8004674 <HAL_GPIO_Init+0x1f4>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a4b      	ldr	r2, [pc, #300]	@ (8004770 <HAL_GPIO_Init+0x2f0>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d013      	beq.n	8004670 <HAL_GPIO_Init+0x1f0>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a4a      	ldr	r2, [pc, #296]	@ (8004774 <HAL_GPIO_Init+0x2f4>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d00d      	beq.n	800466c <HAL_GPIO_Init+0x1ec>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a49      	ldr	r2, [pc, #292]	@ (8004778 <HAL_GPIO_Init+0x2f8>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d007      	beq.n	8004668 <HAL_GPIO_Init+0x1e8>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a48      	ldr	r2, [pc, #288]	@ (800477c <HAL_GPIO_Init+0x2fc>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d101      	bne.n	8004664 <HAL_GPIO_Init+0x1e4>
 8004660:	2305      	movs	r3, #5
 8004662:	e00a      	b.n	800467a <HAL_GPIO_Init+0x1fa>
 8004664:	2306      	movs	r3, #6
 8004666:	e008      	b.n	800467a <HAL_GPIO_Init+0x1fa>
 8004668:	2304      	movs	r3, #4
 800466a:	e006      	b.n	800467a <HAL_GPIO_Init+0x1fa>
 800466c:	2303      	movs	r3, #3
 800466e:	e004      	b.n	800467a <HAL_GPIO_Init+0x1fa>
 8004670:	2302      	movs	r3, #2
 8004672:	e002      	b.n	800467a <HAL_GPIO_Init+0x1fa>
 8004674:	2301      	movs	r3, #1
 8004676:	e000      	b.n	800467a <HAL_GPIO_Init+0x1fa>
 8004678:	2300      	movs	r3, #0
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	f002 0203 	and.w	r2, r2, #3
 8004680:	0092      	lsls	r2, r2, #2
 8004682:	4093      	lsls	r3, r2
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800468a:	4937      	ldr	r1, [pc, #220]	@ (8004768 <HAL_GPIO_Init+0x2e8>)
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	089b      	lsrs	r3, r3, #2
 8004690:	3302      	adds	r3, #2
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004698:	4b39      	ldr	r3, [pc, #228]	@ (8004780 <HAL_GPIO_Init+0x300>)
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	43db      	mvns	r3, r3
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	4013      	ands	r3, r2
 80046a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d003      	beq.n	80046bc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80046bc:	4a30      	ldr	r2, [pc, #192]	@ (8004780 <HAL_GPIO_Init+0x300>)
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80046c2:	4b2f      	ldr	r3, [pc, #188]	@ (8004780 <HAL_GPIO_Init+0x300>)
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	43db      	mvns	r3, r3
 80046cc:	693a      	ldr	r2, [r7, #16]
 80046ce:	4013      	ands	r3, r2
 80046d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d003      	beq.n	80046e6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046e6:	4a26      	ldr	r2, [pc, #152]	@ (8004780 <HAL_GPIO_Init+0x300>)
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80046ec:	4b24      	ldr	r3, [pc, #144]	@ (8004780 <HAL_GPIO_Init+0x300>)
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	43db      	mvns	r3, r3
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	4013      	ands	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d003      	beq.n	8004710 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	4313      	orrs	r3, r2
 800470e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004710:	4a1b      	ldr	r2, [pc, #108]	@ (8004780 <HAL_GPIO_Init+0x300>)
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004716:	4b1a      	ldr	r3, [pc, #104]	@ (8004780 <HAL_GPIO_Init+0x300>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	43db      	mvns	r3, r3
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	4013      	ands	r3, r2
 8004724:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d003      	beq.n	800473a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	4313      	orrs	r3, r2
 8004738:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800473a:	4a11      	ldr	r2, [pc, #68]	@ (8004780 <HAL_GPIO_Init+0x300>)
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	3301      	adds	r3, #1
 8004744:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	fa22 f303 	lsr.w	r3, r2, r3
 8004750:	2b00      	cmp	r3, #0
 8004752:	f47f ae9d 	bne.w	8004490 <HAL_GPIO_Init+0x10>
  }
}
 8004756:	bf00      	nop
 8004758:	bf00      	nop
 800475a:	371c      	adds	r7, #28
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr
 8004764:	40021000 	.word	0x40021000
 8004768:	40010000 	.word	0x40010000
 800476c:	48000400 	.word	0x48000400
 8004770:	48000800 	.word	0x48000800
 8004774:	48000c00 	.word	0x48000c00
 8004778:	48001000 	.word	0x48001000
 800477c:	48001400 	.word	0x48001400
 8004780:	40010400 	.word	0x40010400

08004784 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	460b      	mov	r3, r1
 800478e:	807b      	strh	r3, [r7, #2]
 8004790:	4613      	mov	r3, r2
 8004792:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004794:	787b      	ldrb	r3, [r7, #1]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800479a:	887a      	ldrh	r2, [r7, #2]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047a0:	e002      	b.n	80047a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047a2:	887a      	ldrh	r2, [r7, #2]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	4603      	mov	r3, r0
 80047bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80047be:	4b08      	ldr	r3, [pc, #32]	@ (80047e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047c0:	695a      	ldr	r2, [r3, #20]
 80047c2:	88fb      	ldrh	r3, [r7, #6]
 80047c4:	4013      	ands	r3, r2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d006      	beq.n	80047d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047ca:	4a05      	ldr	r2, [pc, #20]	@ (80047e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047cc:	88fb      	ldrh	r3, [r7, #6]
 80047ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047d0:	88fb      	ldrh	r3, [r7, #6]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fd fc22 	bl	800201c <HAL_GPIO_EXTI_Callback>
  }
}
 80047d8:	bf00      	nop
 80047da:	3708      	adds	r7, #8
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	40010400 	.word	0x40010400

080047e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e08d      	b.n	8004912 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d106      	bne.n	8004810 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7fd f8c4 	bl	8001998 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2224      	movs	r2, #36	@ 0x24
 8004814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0201 	bic.w	r2, r2, #1
 8004826:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004834:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004844:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d107      	bne.n	800485e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800485a:	609a      	str	r2, [r3, #8]
 800485c:	e006      	b.n	800486c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689a      	ldr	r2, [r3, #8]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800486a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	2b02      	cmp	r3, #2
 8004872:	d108      	bne.n	8004886 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685a      	ldr	r2, [r3, #4]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004882:	605a      	str	r2, [r3, #4]
 8004884:	e007      	b.n	8004896 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004894:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	6812      	ldr	r2, [r2, #0]
 80048a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80048a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68da      	ldr	r2, [r3, #12]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691a      	ldr	r2, [r3, #16]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	69d9      	ldr	r1, [r3, #28]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a1a      	ldr	r2, [r3, #32]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f042 0201 	orr.w	r2, r2, #1
 80048f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2220      	movs	r2, #32
 80048fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3708      	adds	r7, #8
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
	...

0800491c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b088      	sub	sp, #32
 8004920:	af02      	add	r7, sp, #8
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	4608      	mov	r0, r1
 8004926:	4611      	mov	r1, r2
 8004928:	461a      	mov	r2, r3
 800492a:	4603      	mov	r3, r0
 800492c:	817b      	strh	r3, [r7, #10]
 800492e:	460b      	mov	r3, r1
 8004930:	813b      	strh	r3, [r7, #8]
 8004932:	4613      	mov	r3, r2
 8004934:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b20      	cmp	r3, #32
 8004940:	f040 80f9 	bne.w	8004b36 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004944:	6a3b      	ldr	r3, [r7, #32]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d002      	beq.n	8004950 <HAL_I2C_Mem_Write+0x34>
 800494a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800494c:	2b00      	cmp	r3, #0
 800494e:	d105      	bne.n	800495c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004956:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e0ed      	b.n	8004b38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004962:	2b01      	cmp	r3, #1
 8004964:	d101      	bne.n	800496a <HAL_I2C_Mem_Write+0x4e>
 8004966:	2302      	movs	r3, #2
 8004968:	e0e6      	b.n	8004b38 <HAL_I2C_Mem_Write+0x21c>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004972:	f7ff fb55 	bl	8004020 <HAL_GetTick>
 8004976:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	9300      	str	r3, [sp, #0]
 800497c:	2319      	movs	r3, #25
 800497e:	2201      	movs	r2, #1
 8004980:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f000 fbc9 	bl	800511c <I2C_WaitOnFlagUntilTimeout>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d001      	beq.n	8004994 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e0d1      	b.n	8004b38 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2221      	movs	r2, #33	@ 0x21
 8004998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2240      	movs	r2, #64	@ 0x40
 80049a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6a3a      	ldr	r2, [r7, #32]
 80049ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80049b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049bc:	88f8      	ldrh	r0, [r7, #6]
 80049be:	893a      	ldrh	r2, [r7, #8]
 80049c0:	8979      	ldrh	r1, [r7, #10]
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	9301      	str	r3, [sp, #4]
 80049c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	4603      	mov	r3, r0
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f000 fad9 	bl	8004f84 <I2C_RequestMemoryWrite>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d005      	beq.n	80049e4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e0a9      	b.n	8004b38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	2bff      	cmp	r3, #255	@ 0xff
 80049ec:	d90e      	bls.n	8004a0c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	22ff      	movs	r2, #255	@ 0xff
 80049f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	8979      	ldrh	r1, [r7, #10]
 80049fc:	2300      	movs	r3, #0
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 fd4d 	bl	80054a4 <I2C_TransferConfig>
 8004a0a:	e00f      	b.n	8004a2c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a1a:	b2da      	uxtb	r2, r3
 8004a1c:	8979      	ldrh	r1, [r7, #10]
 8004a1e:	2300      	movs	r3, #0
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 fd3c 	bl	80054a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a2c:	697a      	ldr	r2, [r7, #20]
 8004a2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a30:	68f8      	ldr	r0, [r7, #12]
 8004a32:	f000 fbcc 	bl	80051ce <I2C_WaitOnTXISFlagUntilTimeout>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e07b      	b.n	8004b38 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a44:	781a      	ldrb	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	b29a      	uxth	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d034      	beq.n	8004ae4 <HAL_I2C_Mem_Write+0x1c8>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d130      	bne.n	8004ae4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a88:	2200      	movs	r2, #0
 8004a8a:	2180      	movs	r1, #128	@ 0x80
 8004a8c:	68f8      	ldr	r0, [r7, #12]
 8004a8e:	f000 fb45 	bl	800511c <I2C_WaitOnFlagUntilTimeout>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d001      	beq.n	8004a9c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e04d      	b.n	8004b38 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2bff      	cmp	r3, #255	@ 0xff
 8004aa4:	d90e      	bls.n	8004ac4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	22ff      	movs	r2, #255	@ 0xff
 8004aaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ab0:	b2da      	uxtb	r2, r3
 8004ab2:	8979      	ldrh	r1, [r7, #10]
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	9300      	str	r3, [sp, #0]
 8004ab8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 fcf1 	bl	80054a4 <I2C_TransferConfig>
 8004ac2:	e00f      	b.n	8004ae4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad2:	b2da      	uxtb	r2, r3
 8004ad4:	8979      	ldrh	r1, [r7, #10]
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	f000 fce0 	bl	80054a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d19e      	bne.n	8004a2c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 fbb2 	bl	800525c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e01a      	b.n	8004b38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2220      	movs	r2, #32
 8004b08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6859      	ldr	r1, [r3, #4]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	4b0a      	ldr	r3, [pc, #40]	@ (8004b40 <HAL_I2C_Mem_Write+0x224>)
 8004b16:	400b      	ands	r3, r1
 8004b18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2220      	movs	r2, #32
 8004b1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b32:	2300      	movs	r3, #0
 8004b34:	e000      	b.n	8004b38 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004b36:	2302      	movs	r3, #2
  }
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3718      	adds	r7, #24
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	fe00e800 	.word	0xfe00e800

08004b44 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b088      	sub	sp, #32
 8004b48:	af02      	add	r7, sp, #8
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	4608      	mov	r0, r1
 8004b4e:	4611      	mov	r1, r2
 8004b50:	461a      	mov	r2, r3
 8004b52:	4603      	mov	r3, r0
 8004b54:	817b      	strh	r3, [r7, #10]
 8004b56:	460b      	mov	r3, r1
 8004b58:	813b      	strh	r3, [r7, #8]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b20      	cmp	r3, #32
 8004b68:	f040 80fd 	bne.w	8004d66 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b6c:	6a3b      	ldr	r3, [r7, #32]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d002      	beq.n	8004b78 <HAL_I2C_Mem_Read+0x34>
 8004b72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d105      	bne.n	8004b84 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b7e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e0f1      	b.n	8004d68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d101      	bne.n	8004b92 <HAL_I2C_Mem_Read+0x4e>
 8004b8e:	2302      	movs	r3, #2
 8004b90:	e0ea      	b.n	8004d68 <HAL_I2C_Mem_Read+0x224>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b9a:	f7ff fa41 	bl	8004020 <HAL_GetTick>
 8004b9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	2319      	movs	r3, #25
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 fab5 	bl	800511c <I2C_WaitOnFlagUntilTimeout>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e0d5      	b.n	8004d68 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2222      	movs	r2, #34	@ 0x22
 8004bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2240      	movs	r2, #64	@ 0x40
 8004bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6a3a      	ldr	r2, [r7, #32]
 8004bd6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004bdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004be4:	88f8      	ldrh	r0, [r7, #6]
 8004be6:	893a      	ldrh	r2, [r7, #8]
 8004be8:	8979      	ldrh	r1, [r7, #10]
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	9301      	str	r3, [sp, #4]
 8004bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf0:	9300      	str	r3, [sp, #0]
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 fa19 	bl	800502c <I2C_RequestMemoryRead>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d005      	beq.n	8004c0c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e0ad      	b.n	8004d68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	2bff      	cmp	r3, #255	@ 0xff
 8004c14:	d90e      	bls.n	8004c34 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	22ff      	movs	r2, #255	@ 0xff
 8004c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	8979      	ldrh	r1, [r7, #10]
 8004c24:	4b52      	ldr	r3, [pc, #328]	@ (8004d70 <HAL_I2C_Mem_Read+0x22c>)
 8004c26:	9300      	str	r3, [sp, #0]
 8004c28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f000 fc39 	bl	80054a4 <I2C_TransferConfig>
 8004c32:	e00f      	b.n	8004c54 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c42:	b2da      	uxtb	r2, r3
 8004c44:	8979      	ldrh	r1, [r7, #10]
 8004c46:	4b4a      	ldr	r3, [pc, #296]	@ (8004d70 <HAL_I2C_Mem_Read+0x22c>)
 8004c48:	9300      	str	r3, [sp, #0]
 8004c4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f000 fc28 	bl	80054a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	2104      	movs	r1, #4
 8004c5e:	68f8      	ldr	r0, [r7, #12]
 8004c60:	f000 fa5c 	bl	800511c <I2C_WaitOnFlagUntilTimeout>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e07c      	b.n	8004d68 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c78:	b2d2      	uxtb	r2, r2
 8004c7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c80:	1c5a      	adds	r2, r3, #1
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d034      	beq.n	8004d14 <HAL_I2C_Mem_Read+0x1d0>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d130      	bne.n	8004d14 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb8:	2200      	movs	r2, #0
 8004cba:	2180      	movs	r1, #128	@ 0x80
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 fa2d 	bl	800511c <I2C_WaitOnFlagUntilTimeout>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e04d      	b.n	8004d68 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	2bff      	cmp	r3, #255	@ 0xff
 8004cd4:	d90e      	bls.n	8004cf4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	22ff      	movs	r2, #255	@ 0xff
 8004cda:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ce0:	b2da      	uxtb	r2, r3
 8004ce2:	8979      	ldrh	r1, [r7, #10]
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	9300      	str	r3, [sp, #0]
 8004ce8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	f000 fbd9 	bl	80054a4 <I2C_TransferConfig>
 8004cf2:	e00f      	b.n	8004d14 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d02:	b2da      	uxtb	r2, r3
 8004d04:	8979      	ldrh	r1, [r7, #10]
 8004d06:	2300      	movs	r3, #0
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 fbc8 	bl	80054a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d19a      	bne.n	8004c54 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fa9a 	bl	800525c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e01a      	b.n	8004d68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2220      	movs	r2, #32
 8004d38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	6859      	ldr	r1, [r3, #4]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	4b0b      	ldr	r3, [pc, #44]	@ (8004d74 <HAL_I2C_Mem_Read+0x230>)
 8004d46:	400b      	ands	r3, r1
 8004d48:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d62:	2300      	movs	r3, #0
 8004d64:	e000      	b.n	8004d68 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004d66:	2302      	movs	r3, #2
  }
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	80002400 	.word	0x80002400
 8004d74:	fe00e800 	.word	0xfe00e800

08004d78 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08a      	sub	sp, #40	@ 0x28
 8004d7c:	af02      	add	r7, sp, #8
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	607a      	str	r2, [r7, #4]
 8004d82:	603b      	str	r3, [r7, #0]
 8004d84:	460b      	mov	r3, r1
 8004d86:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b20      	cmp	r3, #32
 8004d96:	f040 80d6 	bne.w	8004f46 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004da4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004da8:	d101      	bne.n	8004dae <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004daa:	2302      	movs	r3, #2
 8004dac:	e0cc      	b.n	8004f48 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <HAL_I2C_IsDeviceReady+0x44>
 8004db8:	2302      	movs	r3, #2
 8004dba:	e0c5      	b.n	8004f48 <HAL_I2C_IsDeviceReady+0x1d0>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2224      	movs	r2, #36	@ 0x24
 8004dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d107      	bne.n	8004dea <HAL_I2C_IsDeviceReady+0x72>
 8004dda:	897b      	ldrh	r3, [r7, #10]
 8004ddc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004de0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004de4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004de8:	e006      	b.n	8004df8 <HAL_I2C_IsDeviceReady+0x80>
 8004dea:	897b      	ldrh	r3, [r7, #10]
 8004dec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004df0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004df4:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	6812      	ldr	r2, [r2, #0]
 8004dfc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004dfe:	f7ff f90f 	bl	8004020 <HAL_GetTick>
 8004e02:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	f003 0320 	and.w	r3, r3, #32
 8004e0e:	2b20      	cmp	r3, #32
 8004e10:	bf0c      	ite	eq
 8004e12:	2301      	moveq	r3, #1
 8004e14:	2300      	movne	r3, #0
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	699b      	ldr	r3, [r3, #24]
 8004e20:	f003 0310 	and.w	r3, r3, #16
 8004e24:	2b10      	cmp	r3, #16
 8004e26:	bf0c      	ite	eq
 8004e28:	2301      	moveq	r3, #1
 8004e2a:	2300      	movne	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004e30:	e034      	b.n	8004e9c <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e38:	d01a      	beq.n	8004e70 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e3a:	f7ff f8f1 	bl	8004020 <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d302      	bcc.n	8004e50 <HAL_I2C_IsDeviceReady+0xd8>
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10f      	bne.n	8004e70 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2220      	movs	r2, #32
 8004e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e5c:	f043 0220 	orr.w	r2, r3, #32
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e06b      	b.n	8004f48 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	f003 0320 	and.w	r3, r3, #32
 8004e7a:	2b20      	cmp	r3, #32
 8004e7c:	bf0c      	ite	eq
 8004e7e:	2301      	moveq	r3, #1
 8004e80:	2300      	movne	r3, #0
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	f003 0310 	and.w	r3, r3, #16
 8004e90:	2b10      	cmp	r3, #16
 8004e92:	bf0c      	ite	eq
 8004e94:	2301      	moveq	r3, #1
 8004e96:	2300      	movne	r3, #0
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004e9c:	7ffb      	ldrb	r3, [r7, #31]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d102      	bne.n	8004ea8 <HAL_I2C_IsDeviceReady+0x130>
 8004ea2:	7fbb      	ldrb	r3, [r7, #30]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d0c4      	beq.n	8004e32 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	f003 0310 	and.w	r3, r3, #16
 8004eb2:	2b10      	cmp	r3, #16
 8004eb4:	d01a      	beq.n	8004eec <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	9300      	str	r3, [sp, #0]
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	2120      	movs	r1, #32
 8004ec0:	68f8      	ldr	r0, [r7, #12]
 8004ec2:	f000 f92b 	bl	800511c <I2C_WaitOnFlagUntilTimeout>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d001      	beq.n	8004ed0 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e03b      	b.n	8004f48 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2220      	movs	r2, #32
 8004edc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	e02d      	b.n	8004f48 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	9300      	str	r3, [sp, #0]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	2120      	movs	r1, #32
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f000 f910 	bl	800511c <I2C_WaitOnFlagUntilTimeout>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e020      	b.n	8004f48 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2210      	movs	r2, #16
 8004f0c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2220      	movs	r2, #32
 8004f14:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	3301      	adds	r3, #1
 8004f1a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	f63f af56 	bhi.w	8004dd2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2220      	movs	r2, #32
 8004f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f32:	f043 0220 	orr.w	r2, r3, #32
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e000      	b.n	8004f48 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8004f46:	2302      	movs	r3, #2
  }
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3720      	adds	r7, #32
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d005      	beq.n	8004f7c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f74:	68ba      	ldr	r2, [r7, #8]
 8004f76:	68f9      	ldr	r1, [r7, #12]
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	4798      	blx	r3
  }
}
 8004f7c:	bf00      	nop
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af02      	add	r7, sp, #8
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	4608      	mov	r0, r1
 8004f8e:	4611      	mov	r1, r2
 8004f90:	461a      	mov	r2, r3
 8004f92:	4603      	mov	r3, r0
 8004f94:	817b      	strh	r3, [r7, #10]
 8004f96:	460b      	mov	r3, r1
 8004f98:	813b      	strh	r3, [r7, #8]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004f9e:	88fb      	ldrh	r3, [r7, #6]
 8004fa0:	b2da      	uxtb	r2, r3
 8004fa2:	8979      	ldrh	r1, [r7, #10]
 8004fa4:	4b20      	ldr	r3, [pc, #128]	@ (8005028 <I2C_RequestMemoryWrite+0xa4>)
 8004fa6:	9300      	str	r3, [sp, #0]
 8004fa8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 fa79 	bl	80054a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fb2:	69fa      	ldr	r2, [r7, #28]
 8004fb4:	69b9      	ldr	r1, [r7, #24]
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 f909 	bl	80051ce <I2C_WaitOnTXISFlagUntilTimeout>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e02c      	b.n	8005020 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fc6:	88fb      	ldrh	r3, [r7, #6]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d105      	bne.n	8004fd8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004fcc:	893b      	ldrh	r3, [r7, #8]
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fd6:	e015      	b.n	8005004 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004fd8:	893b      	ldrh	r3, [r7, #8]
 8004fda:	0a1b      	lsrs	r3, r3, #8
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	b2da      	uxtb	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fe6:	69fa      	ldr	r2, [r7, #28]
 8004fe8:	69b9      	ldr	r1, [r7, #24]
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	f000 f8ef 	bl	80051ce <I2C_WaitOnTXISFlagUntilTimeout>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e012      	b.n	8005020 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ffa:	893b      	ldrh	r3, [r7, #8]
 8004ffc:	b2da      	uxtb	r2, r3
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	9300      	str	r3, [sp, #0]
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	2200      	movs	r2, #0
 800500c:	2180      	movs	r1, #128	@ 0x80
 800500e:	68f8      	ldr	r0, [r7, #12]
 8005010:	f000 f884 	bl	800511c <I2C_WaitOnFlagUntilTimeout>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d001      	beq.n	800501e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e000      	b.n	8005020 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	80002000 	.word	0x80002000

0800502c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af02      	add	r7, sp, #8
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	4608      	mov	r0, r1
 8005036:	4611      	mov	r1, r2
 8005038:	461a      	mov	r2, r3
 800503a:	4603      	mov	r3, r0
 800503c:	817b      	strh	r3, [r7, #10]
 800503e:	460b      	mov	r3, r1
 8005040:	813b      	strh	r3, [r7, #8]
 8005042:	4613      	mov	r3, r2
 8005044:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005046:	88fb      	ldrh	r3, [r7, #6]
 8005048:	b2da      	uxtb	r2, r3
 800504a:	8979      	ldrh	r1, [r7, #10]
 800504c:	4b20      	ldr	r3, [pc, #128]	@ (80050d0 <I2C_RequestMemoryRead+0xa4>)
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	2300      	movs	r3, #0
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f000 fa26 	bl	80054a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005058:	69fa      	ldr	r2, [r7, #28]
 800505a:	69b9      	ldr	r1, [r7, #24]
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f000 f8b6 	bl	80051ce <I2C_WaitOnTXISFlagUntilTimeout>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d001      	beq.n	800506c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e02c      	b.n	80050c6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800506c:	88fb      	ldrh	r3, [r7, #6]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d105      	bne.n	800507e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005072:	893b      	ldrh	r3, [r7, #8]
 8005074:	b2da      	uxtb	r2, r3
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	629a      	str	r2, [r3, #40]	@ 0x28
 800507c:	e015      	b.n	80050aa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800507e:	893b      	ldrh	r3, [r7, #8]
 8005080:	0a1b      	lsrs	r3, r3, #8
 8005082:	b29b      	uxth	r3, r3
 8005084:	b2da      	uxtb	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800508c:	69fa      	ldr	r2, [r7, #28]
 800508e:	69b9      	ldr	r1, [r7, #24]
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 f89c 	bl	80051ce <I2C_WaitOnTXISFlagUntilTimeout>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d001      	beq.n	80050a0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e012      	b.n	80050c6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050a0:	893b      	ldrh	r3, [r7, #8]
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	2200      	movs	r2, #0
 80050b2:	2140      	movs	r1, #64	@ 0x40
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f000 f831 	bl	800511c <I2C_WaitOnFlagUntilTimeout>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d001      	beq.n	80050c4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e000      	b.n	80050c6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	80002000 	.word	0x80002000

080050d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	f003 0302 	and.w	r3, r3, #2
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d103      	bne.n	80050f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2200      	movs	r2, #0
 80050f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d007      	beq.n	8005110 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	699a      	ldr	r2, [r3, #24]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0201 	orr.w	r2, r2, #1
 800510e:	619a      	str	r2, [r3, #24]
  }
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	603b      	str	r3, [r7, #0]
 8005128:	4613      	mov	r3, r2
 800512a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800512c:	e03b      	b.n	80051a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800512e:	69ba      	ldr	r2, [r7, #24]
 8005130:	6839      	ldr	r1, [r7, #0]
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 f8d6 	bl	80052e4 <I2C_IsErrorOccurred>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d001      	beq.n	8005142 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e041      	b.n	80051c6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005148:	d02d      	beq.n	80051a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800514a:	f7fe ff69 	bl	8004020 <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	683a      	ldr	r2, [r7, #0]
 8005156:	429a      	cmp	r2, r3
 8005158:	d302      	bcc.n	8005160 <I2C_WaitOnFlagUntilTimeout+0x44>
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d122      	bne.n	80051a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	699a      	ldr	r2, [r3, #24]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	4013      	ands	r3, r2
 800516a:	68ba      	ldr	r2, [r7, #8]
 800516c:	429a      	cmp	r2, r3
 800516e:	bf0c      	ite	eq
 8005170:	2301      	moveq	r3, #1
 8005172:	2300      	movne	r3, #0
 8005174:	b2db      	uxtb	r3, r3
 8005176:	461a      	mov	r2, r3
 8005178:	79fb      	ldrb	r3, [r7, #7]
 800517a:	429a      	cmp	r2, r3
 800517c:	d113      	bne.n	80051a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005182:	f043 0220 	orr.w	r2, r3, #32
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2220      	movs	r2, #32
 800518e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e00f      	b.n	80051c6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	699a      	ldr	r2, [r3, #24]
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	4013      	ands	r3, r2
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	bf0c      	ite	eq
 80051b6:	2301      	moveq	r3, #1
 80051b8:	2300      	movne	r3, #0
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	461a      	mov	r2, r3
 80051be:	79fb      	ldrb	r3, [r7, #7]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d0b4      	beq.n	800512e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3710      	adds	r7, #16
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b084      	sub	sp, #16
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	60f8      	str	r0, [r7, #12]
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80051da:	e033      	b.n	8005244 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	68b9      	ldr	r1, [r7, #8]
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f000 f87f 	bl	80052e4 <I2C_IsErrorOccurred>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d001      	beq.n	80051f0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e031      	b.n	8005254 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f6:	d025      	beq.n	8005244 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051f8:	f7fe ff12 	bl	8004020 <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	429a      	cmp	r2, r3
 8005206:	d302      	bcc.n	800520e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d11a      	bne.n	8005244 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b02      	cmp	r3, #2
 800521a:	d013      	beq.n	8005244 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005220:	f043 0220 	orr.w	r2, r3, #32
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2220      	movs	r2, #32
 800522c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e007      	b.n	8005254 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b02      	cmp	r3, #2
 8005250:	d1c4      	bne.n	80051dc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005252:	2300      	movs	r3, #0
}
 8005254:	4618      	mov	r0, r3
 8005256:	3710      	adds	r7, #16
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}

0800525c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b084      	sub	sp, #16
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005268:	e02f      	b.n	80052ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	68b9      	ldr	r1, [r7, #8]
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f000 f838 	bl	80052e4 <I2C_IsErrorOccurred>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e02d      	b.n	80052da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800527e:	f7fe fecf 	bl	8004020 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	429a      	cmp	r2, r3
 800528c:	d302      	bcc.n	8005294 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d11a      	bne.n	80052ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	f003 0320 	and.w	r3, r3, #32
 800529e:	2b20      	cmp	r3, #32
 80052a0:	d013      	beq.n	80052ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a6:	f043 0220 	orr.w	r2, r3, #32
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2220      	movs	r2, #32
 80052b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e007      	b.n	80052da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	f003 0320 	and.w	r3, r3, #32
 80052d4:	2b20      	cmp	r3, #32
 80052d6:	d1c8      	bne.n	800526a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
	...

080052e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08a      	sub	sp, #40	@ 0x28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052f0:	2300      	movs	r3, #0
 80052f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	699b      	ldr	r3, [r3, #24]
 80052fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80052fe:	2300      	movs	r3, #0
 8005300:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	f003 0310 	and.w	r3, r3, #16
 800530c:	2b00      	cmp	r3, #0
 800530e:	d068      	beq.n	80053e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2210      	movs	r2, #16
 8005316:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005318:	e049      	b.n	80053ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005320:	d045      	beq.n	80053ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005322:	f7fe fe7d 	bl	8004020 <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	429a      	cmp	r2, r3
 8005330:	d302      	bcc.n	8005338 <I2C_IsErrorOccurred+0x54>
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d13a      	bne.n	80053ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005342:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800534a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005356:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800535a:	d121      	bne.n	80053a0 <I2C_IsErrorOccurred+0xbc>
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005362:	d01d      	beq.n	80053a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005364:	7cfb      	ldrb	r3, [r7, #19]
 8005366:	2b20      	cmp	r3, #32
 8005368:	d01a      	beq.n	80053a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005378:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800537a:	f7fe fe51 	bl	8004020 <HAL_GetTick>
 800537e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005380:	e00e      	b.n	80053a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005382:	f7fe fe4d 	bl	8004020 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	2b19      	cmp	r3, #25
 800538e:	d907      	bls.n	80053a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005390:	6a3b      	ldr	r3, [r7, #32]
 8005392:	f043 0320 	orr.w	r3, r3, #32
 8005396:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800539e:	e006      	b.n	80053ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699b      	ldr	r3, [r3, #24]
 80053a6:	f003 0320 	and.w	r3, r3, #32
 80053aa:	2b20      	cmp	r3, #32
 80053ac:	d1e9      	bne.n	8005382 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	f003 0320 	and.w	r3, r3, #32
 80053b8:	2b20      	cmp	r3, #32
 80053ba:	d003      	beq.n	80053c4 <I2C_IsErrorOccurred+0xe0>
 80053bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d0aa      	beq.n	800531a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80053c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d103      	bne.n	80053d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2220      	movs	r2, #32
 80053d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80053d4:	6a3b      	ldr	r3, [r7, #32]
 80053d6:	f043 0304 	orr.w	r3, r3, #4
 80053da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	699b      	ldr	r3, [r3, #24]
 80053e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00b      	beq.n	800540c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	f043 0301 	orr.w	r3, r3, #1
 80053fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005404:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00b      	beq.n	800542e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005416:	6a3b      	ldr	r3, [r7, #32]
 8005418:	f043 0308 	orr.w	r3, r3, #8
 800541c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005426:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005434:	2b00      	cmp	r3, #0
 8005436:	d00b      	beq.n	8005450 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005438:	6a3b      	ldr	r3, [r7, #32]
 800543a:	f043 0302 	orr.w	r3, r3, #2
 800543e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005448:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005450:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005454:	2b00      	cmp	r3, #0
 8005456:	d01c      	beq.n	8005492 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f7ff fe3b 	bl	80050d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	6859      	ldr	r1, [r3, #4]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	4b0d      	ldr	r3, [pc, #52]	@ (80054a0 <I2C_IsErrorOccurred+0x1bc>)
 800546a:	400b      	ands	r3, r1
 800546c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005472:	6a3b      	ldr	r3, [r7, #32]
 8005474:	431a      	orrs	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2220      	movs	r2, #32
 800547e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005492:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005496:	4618      	mov	r0, r3
 8005498:	3728      	adds	r7, #40	@ 0x28
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	fe00e800 	.word	0xfe00e800

080054a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b087      	sub	sp, #28
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	607b      	str	r3, [r7, #4]
 80054ae:	460b      	mov	r3, r1
 80054b0:	817b      	strh	r3, [r7, #10]
 80054b2:	4613      	mov	r3, r2
 80054b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054b6:	897b      	ldrh	r3, [r7, #10]
 80054b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054bc:	7a7b      	ldrb	r3, [r7, #9]
 80054be:	041b      	lsls	r3, r3, #16
 80054c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054c4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054ca:	6a3b      	ldr	r3, [r7, #32]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054d2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	6a3b      	ldr	r3, [r7, #32]
 80054dc:	0d5b      	lsrs	r3, r3, #21
 80054de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80054e2:	4b08      	ldr	r3, [pc, #32]	@ (8005504 <I2C_TransferConfig+0x60>)
 80054e4:	430b      	orrs	r3, r1
 80054e6:	43db      	mvns	r3, r3
 80054e8:	ea02 0103 	and.w	r1, r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80054f6:	bf00      	nop
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	03ff63ff 	.word	0x03ff63ff

08005508 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b20      	cmp	r3, #32
 800551c:	d138      	bne.n	8005590 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005524:	2b01      	cmp	r3, #1
 8005526:	d101      	bne.n	800552c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005528:	2302      	movs	r3, #2
 800552a:	e032      	b.n	8005592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2224      	movs	r2, #36	@ 0x24
 8005538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f022 0201 	bic.w	r2, r2, #1
 800554a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800555a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6819      	ldr	r1, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	430a      	orrs	r2, r1
 800556a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0201 	orr.w	r2, r2, #1
 800557a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2220      	movs	r2, #32
 8005580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800558c:	2300      	movs	r3, #0
 800558e:	e000      	b.n	8005592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005590:	2302      	movs	r3, #2
  }
}
 8005592:	4618      	mov	r0, r3
 8005594:	370c      	adds	r7, #12
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800559e:	b480      	push	{r7}
 80055a0:	b085      	sub	sp, #20
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
 80055a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b20      	cmp	r3, #32
 80055b2:	d139      	bne.n	8005628 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d101      	bne.n	80055c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80055be:	2302      	movs	r3, #2
 80055c0:	e033      	b.n	800562a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2224      	movs	r2, #36	@ 0x24
 80055ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f022 0201 	bic.w	r2, r2, #1
 80055e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80055f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	021b      	lsls	r3, r3, #8
 80055f6:	68fa      	ldr	r2, [r7, #12]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f042 0201 	orr.w	r2, r2, #1
 8005612:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2220      	movs	r2, #32
 8005618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005624:	2300      	movs	r3, #0
 8005626:	e000      	b.n	800562a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005628:	2302      	movs	r3, #2
  }
}
 800562a:	4618      	mov	r0, r3
 800562c:	3714      	adds	r7, #20
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr
	...

08005638 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d141      	bne.n	80056ca <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005646:	4b4b      	ldr	r3, [pc, #300]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800564e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005652:	d131      	bne.n	80056b8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005654:	4b47      	ldr	r3, [pc, #284]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005656:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800565a:	4a46      	ldr	r2, [pc, #280]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800565c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005660:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005664:	4b43      	ldr	r3, [pc, #268]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800566c:	4a41      	ldr	r2, [pc, #260]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800566e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005672:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005674:	4b40      	ldr	r3, [pc, #256]	@ (8005778 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2232      	movs	r2, #50	@ 0x32
 800567a:	fb02 f303 	mul.w	r3, r2, r3
 800567e:	4a3f      	ldr	r2, [pc, #252]	@ (800577c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005680:	fba2 2303 	umull	r2, r3, r2, r3
 8005684:	0c9b      	lsrs	r3, r3, #18
 8005686:	3301      	adds	r3, #1
 8005688:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800568a:	e002      	b.n	8005692 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	3b01      	subs	r3, #1
 8005690:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005692:	4b38      	ldr	r3, [pc, #224]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800569a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800569e:	d102      	bne.n	80056a6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1f2      	bne.n	800568c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80056a6:	4b33      	ldr	r3, [pc, #204]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056b2:	d158      	bne.n	8005766 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e057      	b.n	8005768 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056b8:	4b2e      	ldr	r3, [pc, #184]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056be:	4a2d      	ldr	r2, [pc, #180]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80056c8:	e04d      	b.n	8005766 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056d0:	d141      	bne.n	8005756 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80056d2:	4b28      	ldr	r3, [pc, #160]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80056da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056de:	d131      	bne.n	8005744 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056e0:	4b24      	ldr	r3, [pc, #144]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056e6:	4a23      	ldr	r2, [pc, #140]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056f0:	4b20      	ldr	r3, [pc, #128]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80056f8:	4a1e      	ldr	r2, [pc, #120]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80056fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005700:	4b1d      	ldr	r3, [pc, #116]	@ (8005778 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2232      	movs	r2, #50	@ 0x32
 8005706:	fb02 f303 	mul.w	r3, r2, r3
 800570a:	4a1c      	ldr	r2, [pc, #112]	@ (800577c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800570c:	fba2 2303 	umull	r2, r3, r2, r3
 8005710:	0c9b      	lsrs	r3, r3, #18
 8005712:	3301      	adds	r3, #1
 8005714:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005716:	e002      	b.n	800571e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	3b01      	subs	r3, #1
 800571c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800571e:	4b15      	ldr	r3, [pc, #84]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800572a:	d102      	bne.n	8005732 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1f2      	bne.n	8005718 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005732:	4b10      	ldr	r3, [pc, #64]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800573a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800573e:	d112      	bne.n	8005766 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e011      	b.n	8005768 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005744:	4b0b      	ldr	r3, [pc, #44]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800574a:	4a0a      	ldr	r2, [pc, #40]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800574c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005750:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005754:	e007      	b.n	8005766 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005756:	4b07      	ldr	r3, [pc, #28]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800575e:	4a05      	ldr	r2, [pc, #20]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005760:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005764:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3714      	adds	r7, #20
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr
 8005774:	40007000 	.word	0x40007000
 8005778:	20000008 	.word	0x20000008
 800577c:	431bde83 	.word	0x431bde83

08005780 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005780:	b480      	push	{r7}
 8005782:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005784:	4b05      	ldr	r3, [pc, #20]	@ (800579c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	4a04      	ldr	r2, [pc, #16]	@ (800579c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800578a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800578e:	6093      	str	r3, [r2, #8]
}
 8005790:	bf00      	nop
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	40007000 	.word	0x40007000

080057a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b088      	sub	sp, #32
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d101      	bne.n	80057b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e2fe      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d075      	beq.n	80058aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057be:	4b97      	ldr	r3, [pc, #604]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f003 030c 	and.w	r3, r3, #12
 80057c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057c8:	4b94      	ldr	r3, [pc, #592]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f003 0303 	and.w	r3, r3, #3
 80057d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	2b0c      	cmp	r3, #12
 80057d6:	d102      	bne.n	80057de <HAL_RCC_OscConfig+0x3e>
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	2b03      	cmp	r3, #3
 80057dc:	d002      	beq.n	80057e4 <HAL_RCC_OscConfig+0x44>
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	2b08      	cmp	r3, #8
 80057e2:	d10b      	bne.n	80057fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057e4:	4b8d      	ldr	r3, [pc, #564]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d05b      	beq.n	80058a8 <HAL_RCC_OscConfig+0x108>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d157      	bne.n	80058a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e2d9      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005804:	d106      	bne.n	8005814 <HAL_RCC_OscConfig+0x74>
 8005806:	4b85      	ldr	r3, [pc, #532]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a84      	ldr	r2, [pc, #528]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 800580c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005810:	6013      	str	r3, [r2, #0]
 8005812:	e01d      	b.n	8005850 <HAL_RCC_OscConfig+0xb0>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800581c:	d10c      	bne.n	8005838 <HAL_RCC_OscConfig+0x98>
 800581e:	4b7f      	ldr	r3, [pc, #508]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a7e      	ldr	r2, [pc, #504]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005828:	6013      	str	r3, [r2, #0]
 800582a:	4b7c      	ldr	r3, [pc, #496]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a7b      	ldr	r2, [pc, #492]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005834:	6013      	str	r3, [r2, #0]
 8005836:	e00b      	b.n	8005850 <HAL_RCC_OscConfig+0xb0>
 8005838:	4b78      	ldr	r3, [pc, #480]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a77      	ldr	r2, [pc, #476]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 800583e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005842:	6013      	str	r3, [r2, #0]
 8005844:	4b75      	ldr	r3, [pc, #468]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a74      	ldr	r2, [pc, #464]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 800584a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800584e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d013      	beq.n	8005880 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005858:	f7fe fbe2 	bl	8004020 <HAL_GetTick>
 800585c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800585e:	e008      	b.n	8005872 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005860:	f7fe fbde 	bl	8004020 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b64      	cmp	r3, #100	@ 0x64
 800586c:	d901      	bls.n	8005872 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e29e      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005872:	4b6a      	ldr	r3, [pc, #424]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d0f0      	beq.n	8005860 <HAL_RCC_OscConfig+0xc0>
 800587e:	e014      	b.n	80058aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005880:	f7fe fbce 	bl	8004020 <HAL_GetTick>
 8005884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005886:	e008      	b.n	800589a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005888:	f7fe fbca 	bl	8004020 <HAL_GetTick>
 800588c:	4602      	mov	r2, r0
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	2b64      	cmp	r3, #100	@ 0x64
 8005894:	d901      	bls.n	800589a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e28a      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800589a:	4b60      	ldr	r3, [pc, #384]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1f0      	bne.n	8005888 <HAL_RCC_OscConfig+0xe8>
 80058a6:	e000      	b.n	80058aa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d075      	beq.n	80059a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058b6:	4b59      	ldr	r3, [pc, #356]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f003 030c 	and.w	r3, r3, #12
 80058be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058c0:	4b56      	ldr	r3, [pc, #344]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f003 0303 	and.w	r3, r3, #3
 80058c8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	2b0c      	cmp	r3, #12
 80058ce:	d102      	bne.n	80058d6 <HAL_RCC_OscConfig+0x136>
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d002      	beq.n	80058dc <HAL_RCC_OscConfig+0x13c>
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	2b04      	cmp	r3, #4
 80058da:	d11f      	bne.n	800591c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058dc:	4b4f      	ldr	r3, [pc, #316]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d005      	beq.n	80058f4 <HAL_RCC_OscConfig+0x154>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d101      	bne.n	80058f4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e25d      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058f4:	4b49      	ldr	r3, [pc, #292]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	061b      	lsls	r3, r3, #24
 8005902:	4946      	ldr	r1, [pc, #280]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005904:	4313      	orrs	r3, r2
 8005906:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005908:	4b45      	ldr	r3, [pc, #276]	@ (8005a20 <HAL_RCC_OscConfig+0x280>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4618      	mov	r0, r3
 800590e:	f7fe fb3b 	bl	8003f88 <HAL_InitTick>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d043      	beq.n	80059a0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e249      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d023      	beq.n	800596c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005924:	4b3d      	ldr	r3, [pc, #244]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a3c      	ldr	r2, [pc, #240]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 800592a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800592e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005930:	f7fe fb76 	bl	8004020 <HAL_GetTick>
 8005934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005936:	e008      	b.n	800594a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005938:	f7fe fb72 	bl	8004020 <HAL_GetTick>
 800593c:	4602      	mov	r2, r0
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	2b02      	cmp	r3, #2
 8005944:	d901      	bls.n	800594a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e232      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800594a:	4b34      	ldr	r3, [pc, #208]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005952:	2b00      	cmp	r3, #0
 8005954:	d0f0      	beq.n	8005938 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005956:	4b31      	ldr	r3, [pc, #196]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	061b      	lsls	r3, r3, #24
 8005964:	492d      	ldr	r1, [pc, #180]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005966:	4313      	orrs	r3, r2
 8005968:	604b      	str	r3, [r1, #4]
 800596a:	e01a      	b.n	80059a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800596c:	4b2b      	ldr	r3, [pc, #172]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a2a      	ldr	r2, [pc, #168]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005972:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005976:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005978:	f7fe fb52 	bl	8004020 <HAL_GetTick>
 800597c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005980:	f7fe fb4e 	bl	8004020 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e20e      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005992:	4b22      	ldr	r3, [pc, #136]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1f0      	bne.n	8005980 <HAL_RCC_OscConfig+0x1e0>
 800599e:	e000      	b.n	80059a2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 0308 	and.w	r3, r3, #8
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d041      	beq.n	8005a32 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d01c      	beq.n	80059f0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059b6:	4b19      	ldr	r3, [pc, #100]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80059b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059bc:	4a17      	ldr	r2, [pc, #92]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80059be:	f043 0301 	orr.w	r3, r3, #1
 80059c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c6:	f7fe fb2b 	bl	8004020 <HAL_GetTick>
 80059ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059cc:	e008      	b.n	80059e0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059ce:	f7fe fb27 	bl	8004020 <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d901      	bls.n	80059e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e1e7      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059e0:	4b0e      	ldr	r3, [pc, #56]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80059e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d0ef      	beq.n	80059ce <HAL_RCC_OscConfig+0x22e>
 80059ee:	e020      	b.n	8005a32 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059f0:	4b0a      	ldr	r3, [pc, #40]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80059f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059f6:	4a09      	ldr	r2, [pc, #36]	@ (8005a1c <HAL_RCC_OscConfig+0x27c>)
 80059f8:	f023 0301 	bic.w	r3, r3, #1
 80059fc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a00:	f7fe fb0e 	bl	8004020 <HAL_GetTick>
 8005a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a06:	e00d      	b.n	8005a24 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a08:	f7fe fb0a 	bl	8004020 <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d906      	bls.n	8005a24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e1ca      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
 8005a1a:	bf00      	nop
 8005a1c:	40021000 	.word	0x40021000
 8005a20:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a24:	4b8c      	ldr	r3, [pc, #560]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a2a:	f003 0302 	and.w	r3, r3, #2
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1ea      	bne.n	8005a08 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0304 	and.w	r3, r3, #4
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f000 80a6 	beq.w	8005b8c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a40:	2300      	movs	r3, #0
 8005a42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a44:	4b84      	ldr	r3, [pc, #528]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d101      	bne.n	8005a54 <HAL_RCC_OscConfig+0x2b4>
 8005a50:	2301      	movs	r3, #1
 8005a52:	e000      	b.n	8005a56 <HAL_RCC_OscConfig+0x2b6>
 8005a54:	2300      	movs	r3, #0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00d      	beq.n	8005a76 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a5a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a5e:	4a7e      	ldr	r2, [pc, #504]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005a60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a64:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a66:	4b7c      	ldr	r3, [pc, #496]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005a72:	2301      	movs	r3, #1
 8005a74:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a76:	4b79      	ldr	r3, [pc, #484]	@ (8005c5c <HAL_RCC_OscConfig+0x4bc>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d118      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a82:	4b76      	ldr	r3, [pc, #472]	@ (8005c5c <HAL_RCC_OscConfig+0x4bc>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a75      	ldr	r2, [pc, #468]	@ (8005c5c <HAL_RCC_OscConfig+0x4bc>)
 8005a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a8e:	f7fe fac7 	bl	8004020 <HAL_GetTick>
 8005a92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a94:	e008      	b.n	8005aa8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a96:	f7fe fac3 	bl	8004020 <HAL_GetTick>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d901      	bls.n	8005aa8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e183      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005aa8:	4b6c      	ldr	r3, [pc, #432]	@ (8005c5c <HAL_RCC_OscConfig+0x4bc>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d0f0      	beq.n	8005a96 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d108      	bne.n	8005ace <HAL_RCC_OscConfig+0x32e>
 8005abc:	4b66      	ldr	r3, [pc, #408]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ac2:	4a65      	ldr	r2, [pc, #404]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005ac4:	f043 0301 	orr.w	r3, r3, #1
 8005ac8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005acc:	e024      	b.n	8005b18 <HAL_RCC_OscConfig+0x378>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	2b05      	cmp	r3, #5
 8005ad4:	d110      	bne.n	8005af8 <HAL_RCC_OscConfig+0x358>
 8005ad6:	4b60      	ldr	r3, [pc, #384]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005adc:	4a5e      	ldr	r2, [pc, #376]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005ade:	f043 0304 	orr.w	r3, r3, #4
 8005ae2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ae6:	4b5c      	ldr	r3, [pc, #368]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aec:	4a5a      	ldr	r2, [pc, #360]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005aee:	f043 0301 	orr.w	r3, r3, #1
 8005af2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005af6:	e00f      	b.n	8005b18 <HAL_RCC_OscConfig+0x378>
 8005af8:	4b57      	ldr	r3, [pc, #348]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005afe:	4a56      	ldr	r2, [pc, #344]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005b00:	f023 0301 	bic.w	r3, r3, #1
 8005b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b08:	4b53      	ldr	r3, [pc, #332]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b0e:	4a52      	ldr	r2, [pc, #328]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005b10:	f023 0304 	bic.w	r3, r3, #4
 8005b14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d016      	beq.n	8005b4e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b20:	f7fe fa7e 	bl	8004020 <HAL_GetTick>
 8005b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b26:	e00a      	b.n	8005b3e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b28:	f7fe fa7a 	bl	8004020 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e138      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b3e:	4b46      	ldr	r3, [pc, #280]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b44:	f003 0302 	and.w	r3, r3, #2
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d0ed      	beq.n	8005b28 <HAL_RCC_OscConfig+0x388>
 8005b4c:	e015      	b.n	8005b7a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b4e:	f7fe fa67 	bl	8004020 <HAL_GetTick>
 8005b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b54:	e00a      	b.n	8005b6c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b56:	f7fe fa63 	bl	8004020 <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d901      	bls.n	8005b6c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e121      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b6c:	4b3a      	ldr	r3, [pc, #232]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b72:	f003 0302 	and.w	r3, r3, #2
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1ed      	bne.n	8005b56 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b7a:	7ffb      	ldrb	r3, [r7, #31]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d105      	bne.n	8005b8c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b80:	4b35      	ldr	r3, [pc, #212]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b84:	4a34      	ldr	r2, [pc, #208]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005b86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b8a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0320 	and.w	r3, r3, #32
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d03c      	beq.n	8005c12 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d01c      	beq.n	8005bda <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ba0:	4b2d      	ldr	r3, [pc, #180]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005ba2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ba6:	4a2c      	ldr	r2, [pc, #176]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005ba8:	f043 0301 	orr.w	r3, r3, #1
 8005bac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bb0:	f7fe fa36 	bl	8004020 <HAL_GetTick>
 8005bb4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bb6:	e008      	b.n	8005bca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005bb8:	f7fe fa32 	bl	8004020 <HAL_GetTick>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d901      	bls.n	8005bca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e0f2      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bca:	4b23      	ldr	r3, [pc, #140]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005bcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d0ef      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x418>
 8005bd8:	e01b      	b.n	8005c12 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005bda:	4b1f      	ldr	r3, [pc, #124]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005bdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005be0:	4a1d      	ldr	r2, [pc, #116]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005be2:	f023 0301 	bic.w	r3, r3, #1
 8005be6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bea:	f7fe fa19 	bl	8004020 <HAL_GetTick>
 8005bee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005bf0:	e008      	b.n	8005c04 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005bf2:	f7fe fa15 	bl	8004020 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d901      	bls.n	8005c04 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e0d5      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c04:	4b14      	ldr	r3, [pc, #80]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005c06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1ef      	bne.n	8005bf2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	f000 80c9 	beq.w	8005dae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f003 030c 	and.w	r3, r3, #12
 8005c24:	2b0c      	cmp	r3, #12
 8005c26:	f000 8083 	beq.w	8005d30 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	69db      	ldr	r3, [r3, #28]
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d15e      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c32:	4b09      	ldr	r3, [pc, #36]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a08      	ldr	r2, [pc, #32]	@ (8005c58 <HAL_RCC_OscConfig+0x4b8>)
 8005c38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c3e:	f7fe f9ef 	bl	8004020 <HAL_GetTick>
 8005c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c44:	e00c      	b.n	8005c60 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c46:	f7fe f9eb 	bl	8004020 <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d905      	bls.n	8005c60 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e0ab      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
 8005c58:	40021000 	.word	0x40021000
 8005c5c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c60:	4b55      	ldr	r3, [pc, #340]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1ec      	bne.n	8005c46 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c6c:	4b52      	ldr	r3, [pc, #328]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005c6e:	68da      	ldr	r2, [r3, #12]
 8005c70:	4b52      	ldr	r3, [pc, #328]	@ (8005dbc <HAL_RCC_OscConfig+0x61c>)
 8005c72:	4013      	ands	r3, r2
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	6a11      	ldr	r1, [r2, #32]
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c7c:	3a01      	subs	r2, #1
 8005c7e:	0112      	lsls	r2, r2, #4
 8005c80:	4311      	orrs	r1, r2
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005c86:	0212      	lsls	r2, r2, #8
 8005c88:	4311      	orrs	r1, r2
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005c8e:	0852      	lsrs	r2, r2, #1
 8005c90:	3a01      	subs	r2, #1
 8005c92:	0552      	lsls	r2, r2, #21
 8005c94:	4311      	orrs	r1, r2
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005c9a:	0852      	lsrs	r2, r2, #1
 8005c9c:	3a01      	subs	r2, #1
 8005c9e:	0652      	lsls	r2, r2, #25
 8005ca0:	4311      	orrs	r1, r2
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005ca6:	06d2      	lsls	r2, r2, #27
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	4943      	ldr	r1, [pc, #268]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cb0:	4b41      	ldr	r3, [pc, #260]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a40      	ldr	r2, [pc, #256]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005cb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005cbc:	4b3e      	ldr	r3, [pc, #248]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	4a3d      	ldr	r2, [pc, #244]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005cc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cc6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cc8:	f7fe f9aa 	bl	8004020 <HAL_GetTick>
 8005ccc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cce:	e008      	b.n	8005ce2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cd0:	f7fe f9a6 	bl	8004020 <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d901      	bls.n	8005ce2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	e066      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ce2:	4b35      	ldr	r3, [pc, #212]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d0f0      	beq.n	8005cd0 <HAL_RCC_OscConfig+0x530>
 8005cee:	e05e      	b.n	8005dae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cf0:	4b31      	ldr	r3, [pc, #196]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a30      	ldr	r2, [pc, #192]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005cf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cfc:	f7fe f990 	bl	8004020 <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d02:	e008      	b.n	8005d16 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d04:	f7fe f98c 	bl	8004020 <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e04c      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d16:	4b28      	ldr	r3, [pc, #160]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1f0      	bne.n	8005d04 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005d22:	4b25      	ldr	r3, [pc, #148]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005d24:	68da      	ldr	r2, [r3, #12]
 8005d26:	4924      	ldr	r1, [pc, #144]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005d28:	4b25      	ldr	r3, [pc, #148]	@ (8005dc0 <HAL_RCC_OscConfig+0x620>)
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	60cb      	str	r3, [r1, #12]
 8005d2e:	e03e      	b.n	8005dae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	69db      	ldr	r3, [r3, #28]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d101      	bne.n	8005d3c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e039      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8005db8 <HAL_RCC_OscConfig+0x618>)
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f003 0203 	and.w	r2, r3, #3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d12c      	bne.n	8005daa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d123      	bne.n	8005daa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d11b      	bne.n	8005daa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d113      	bne.n	8005daa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d8c:	085b      	lsrs	r3, r3, #1
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d109      	bne.n	8005daa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005da0:	085b      	lsrs	r3, r3, #1
 8005da2:	3b01      	subs	r3, #1
 8005da4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d001      	beq.n	8005dae <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e000      	b.n	8005db0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3720      	adds	r7, #32
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	40021000 	.word	0x40021000
 8005dbc:	019f800c 	.word	0x019f800c
 8005dc0:	feeefffc 	.word	0xfeeefffc

08005dc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b086      	sub	sp, #24
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d101      	bne.n	8005ddc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e11e      	b.n	800601a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ddc:	4b91      	ldr	r3, [pc, #580]	@ (8006024 <HAL_RCC_ClockConfig+0x260>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f003 030f 	and.w	r3, r3, #15
 8005de4:	683a      	ldr	r2, [r7, #0]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d910      	bls.n	8005e0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dea:	4b8e      	ldr	r3, [pc, #568]	@ (8006024 <HAL_RCC_ClockConfig+0x260>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f023 020f 	bic.w	r2, r3, #15
 8005df2:	498c      	ldr	r1, [pc, #560]	@ (8006024 <HAL_RCC_ClockConfig+0x260>)
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dfa:	4b8a      	ldr	r3, [pc, #552]	@ (8006024 <HAL_RCC_ClockConfig+0x260>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 030f 	and.w	r3, r3, #15
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d001      	beq.n	8005e0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e106      	b.n	800601a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d073      	beq.n	8005f00 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	2b03      	cmp	r3, #3
 8005e1e:	d129      	bne.n	8005e74 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e20:	4b81      	ldr	r3, [pc, #516]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d101      	bne.n	8005e30 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e0f4      	b.n	800601a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005e30:	f000 f99e 	bl	8006170 <RCC_GetSysClockFreqFromPLLSource>
 8005e34:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	4a7c      	ldr	r2, [pc, #496]	@ (800602c <HAL_RCC_ClockConfig+0x268>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d93f      	bls.n	8005ebe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005e3e:	4b7a      	ldr	r3, [pc, #488]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d009      	beq.n	8005e5e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d033      	beq.n	8005ebe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d12f      	bne.n	8005ebe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e5e:	4b72      	ldr	r3, [pc, #456]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e66:	4a70      	ldr	r2, [pc, #448]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e6c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e6e:	2380      	movs	r3, #128	@ 0x80
 8005e70:	617b      	str	r3, [r7, #20]
 8005e72:	e024      	b.n	8005ebe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d107      	bne.n	8005e8c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e7c:	4b6a      	ldr	r3, [pc, #424]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d109      	bne.n	8005e9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e0c6      	b.n	800601a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e8c:	4b66      	ldr	r3, [pc, #408]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d101      	bne.n	8005e9c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e0be      	b.n	800601a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005e9c:	f000 f8ce 	bl	800603c <HAL_RCC_GetSysClockFreq>
 8005ea0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	4a61      	ldr	r2, [pc, #388]	@ (800602c <HAL_RCC_ClockConfig+0x268>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d909      	bls.n	8005ebe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005eaa:	4b5f      	ldr	r3, [pc, #380]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005eb2:	4a5d      	ldr	r2, [pc, #372]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005eb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eb8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005eba:	2380      	movs	r3, #128	@ 0x80
 8005ebc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ebe:	4b5a      	ldr	r3, [pc, #360]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f023 0203 	bic.w	r2, r3, #3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	4957      	ldr	r1, [pc, #348]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ed0:	f7fe f8a6 	bl	8004020 <HAL_GetTick>
 8005ed4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ed6:	e00a      	b.n	8005eee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ed8:	f7fe f8a2 	bl	8004020 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e095      	b.n	800601a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eee:	4b4e      	ldr	r3, [pc, #312]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	f003 020c 	and.w	r2, r3, #12
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d1eb      	bne.n	8005ed8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0302 	and.w	r3, r3, #2
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d023      	beq.n	8005f54 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0304 	and.w	r3, r3, #4
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d005      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f18:	4b43      	ldr	r3, [pc, #268]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	4a42      	ldr	r2, [pc, #264]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005f1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005f22:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0308 	and.w	r3, r3, #8
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d007      	beq.n	8005f40 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005f30:	4b3d      	ldr	r3, [pc, #244]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005f38:	4a3b      	ldr	r2, [pc, #236]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005f3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005f3e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f40:	4b39      	ldr	r3, [pc, #228]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	4936      	ldr	r1, [pc, #216]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	608b      	str	r3, [r1, #8]
 8005f52:	e008      	b.n	8005f66 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	2b80      	cmp	r3, #128	@ 0x80
 8005f58:	d105      	bne.n	8005f66 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005f5a:	4b33      	ldr	r3, [pc, #204]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	4a32      	ldr	r2, [pc, #200]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005f60:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f64:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f66:	4b2f      	ldr	r3, [pc, #188]	@ (8006024 <HAL_RCC_ClockConfig+0x260>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 030f 	and.w	r3, r3, #15
 8005f6e:	683a      	ldr	r2, [r7, #0]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d21d      	bcs.n	8005fb0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f74:	4b2b      	ldr	r3, [pc, #172]	@ (8006024 <HAL_RCC_ClockConfig+0x260>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f023 020f 	bic.w	r2, r3, #15
 8005f7c:	4929      	ldr	r1, [pc, #164]	@ (8006024 <HAL_RCC_ClockConfig+0x260>)
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005f84:	f7fe f84c 	bl	8004020 <HAL_GetTick>
 8005f88:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f8a:	e00a      	b.n	8005fa2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f8c:	f7fe f848 	bl	8004020 <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d901      	bls.n	8005fa2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e03b      	b.n	800601a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fa2:	4b20      	ldr	r3, [pc, #128]	@ (8006024 <HAL_RCC_ClockConfig+0x260>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 030f 	and.w	r3, r3, #15
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d1ed      	bne.n	8005f8c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0304 	and.w	r3, r3, #4
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d008      	beq.n	8005fce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	4917      	ldr	r1, [pc, #92]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0308 	and.w	r3, r3, #8
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d009      	beq.n	8005fee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fda:	4b13      	ldr	r3, [pc, #76]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	00db      	lsls	r3, r3, #3
 8005fe8:	490f      	ldr	r1, [pc, #60]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005fee:	f000 f825 	bl	800603c <HAL_RCC_GetSysClockFreq>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8006028 <HAL_RCC_ClockConfig+0x264>)
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	091b      	lsrs	r3, r3, #4
 8005ffa:	f003 030f 	and.w	r3, r3, #15
 8005ffe:	490c      	ldr	r1, [pc, #48]	@ (8006030 <HAL_RCC_ClockConfig+0x26c>)
 8006000:	5ccb      	ldrb	r3, [r1, r3]
 8006002:	f003 031f 	and.w	r3, r3, #31
 8006006:	fa22 f303 	lsr.w	r3, r2, r3
 800600a:	4a0a      	ldr	r2, [pc, #40]	@ (8006034 <HAL_RCC_ClockConfig+0x270>)
 800600c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800600e:	4b0a      	ldr	r3, [pc, #40]	@ (8006038 <HAL_RCC_ClockConfig+0x274>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4618      	mov	r0, r3
 8006014:	f7fd ffb8 	bl	8003f88 <HAL_InitTick>
 8006018:	4603      	mov	r3, r0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3718      	adds	r7, #24
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	40022000 	.word	0x40022000
 8006028:	40021000 	.word	0x40021000
 800602c:	04c4b400 	.word	0x04c4b400
 8006030:	08012634 	.word	0x08012634
 8006034:	20000008 	.word	0x20000008
 8006038:	2000000c 	.word	0x2000000c

0800603c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006042:	4b2c      	ldr	r3, [pc, #176]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f003 030c 	and.w	r3, r3, #12
 800604a:	2b04      	cmp	r3, #4
 800604c:	d102      	bne.n	8006054 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800604e:	4b2a      	ldr	r3, [pc, #168]	@ (80060f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006050:	613b      	str	r3, [r7, #16]
 8006052:	e047      	b.n	80060e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006054:	4b27      	ldr	r3, [pc, #156]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	f003 030c 	and.w	r3, r3, #12
 800605c:	2b08      	cmp	r3, #8
 800605e:	d102      	bne.n	8006066 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006060:	4b26      	ldr	r3, [pc, #152]	@ (80060fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006062:	613b      	str	r3, [r7, #16]
 8006064:	e03e      	b.n	80060e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006066:	4b23      	ldr	r3, [pc, #140]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f003 030c 	and.w	r3, r3, #12
 800606e:	2b0c      	cmp	r3, #12
 8006070:	d136      	bne.n	80060e0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006072:	4b20      	ldr	r3, [pc, #128]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	f003 0303 	and.w	r3, r3, #3
 800607a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800607c:	4b1d      	ldr	r3, [pc, #116]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	091b      	lsrs	r3, r3, #4
 8006082:	f003 030f 	and.w	r3, r3, #15
 8006086:	3301      	adds	r3, #1
 8006088:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2b03      	cmp	r3, #3
 800608e:	d10c      	bne.n	80060aa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006090:	4a1a      	ldr	r2, [pc, #104]	@ (80060fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	fbb2 f3f3 	udiv	r3, r2, r3
 8006098:	4a16      	ldr	r2, [pc, #88]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800609a:	68d2      	ldr	r2, [r2, #12]
 800609c:	0a12      	lsrs	r2, r2, #8
 800609e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80060a2:	fb02 f303 	mul.w	r3, r2, r3
 80060a6:	617b      	str	r3, [r7, #20]
      break;
 80060a8:	e00c      	b.n	80060c4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060aa:	4a13      	ldr	r2, [pc, #76]	@ (80060f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b2:	4a10      	ldr	r2, [pc, #64]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80060b4:	68d2      	ldr	r2, [r2, #12]
 80060b6:	0a12      	lsrs	r2, r2, #8
 80060b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80060bc:	fb02 f303 	mul.w	r3, r2, r3
 80060c0:	617b      	str	r3, [r7, #20]
      break;
 80060c2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80060c4:	4b0b      	ldr	r3, [pc, #44]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	0e5b      	lsrs	r3, r3, #25
 80060ca:	f003 0303 	and.w	r3, r3, #3
 80060ce:	3301      	adds	r3, #1
 80060d0:	005b      	lsls	r3, r3, #1
 80060d2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060dc:	613b      	str	r3, [r7, #16]
 80060de:	e001      	b.n	80060e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80060e0:	2300      	movs	r3, #0
 80060e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80060e4:	693b      	ldr	r3, [r7, #16]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	371c      	adds	r7, #28
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop
 80060f4:	40021000 	.word	0x40021000
 80060f8:	00f42400 	.word	0x00f42400
 80060fc:	016e3600 	.word	0x016e3600

08006100 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006100:	b480      	push	{r7}
 8006102:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006104:	4b03      	ldr	r3, [pc, #12]	@ (8006114 <HAL_RCC_GetHCLKFreq+0x14>)
 8006106:	681b      	ldr	r3, [r3, #0]
}
 8006108:	4618      	mov	r0, r3
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	20000008 	.word	0x20000008

08006118 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800611c:	f7ff fff0 	bl	8006100 <HAL_RCC_GetHCLKFreq>
 8006120:	4602      	mov	r2, r0
 8006122:	4b06      	ldr	r3, [pc, #24]	@ (800613c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	0a1b      	lsrs	r3, r3, #8
 8006128:	f003 0307 	and.w	r3, r3, #7
 800612c:	4904      	ldr	r1, [pc, #16]	@ (8006140 <HAL_RCC_GetPCLK1Freq+0x28>)
 800612e:	5ccb      	ldrb	r3, [r1, r3]
 8006130:	f003 031f 	and.w	r3, r3, #31
 8006134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006138:	4618      	mov	r0, r3
 800613a:	bd80      	pop	{r7, pc}
 800613c:	40021000 	.word	0x40021000
 8006140:	08012644 	.word	0x08012644

08006144 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006148:	f7ff ffda 	bl	8006100 <HAL_RCC_GetHCLKFreq>
 800614c:	4602      	mov	r2, r0
 800614e:	4b06      	ldr	r3, [pc, #24]	@ (8006168 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	0adb      	lsrs	r3, r3, #11
 8006154:	f003 0307 	and.w	r3, r3, #7
 8006158:	4904      	ldr	r1, [pc, #16]	@ (800616c <HAL_RCC_GetPCLK2Freq+0x28>)
 800615a:	5ccb      	ldrb	r3, [r1, r3]
 800615c:	f003 031f 	and.w	r3, r3, #31
 8006160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006164:	4618      	mov	r0, r3
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40021000 	.word	0x40021000
 800616c:	08012644 	.word	0x08012644

08006170 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006170:	b480      	push	{r7}
 8006172:	b087      	sub	sp, #28
 8006174:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006176:	4b1e      	ldr	r3, [pc, #120]	@ (80061f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	f003 0303 	and.w	r3, r3, #3
 800617e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006180:	4b1b      	ldr	r3, [pc, #108]	@ (80061f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	091b      	lsrs	r3, r3, #4
 8006186:	f003 030f 	and.w	r3, r3, #15
 800618a:	3301      	adds	r3, #1
 800618c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	2b03      	cmp	r3, #3
 8006192:	d10c      	bne.n	80061ae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006194:	4a17      	ldr	r2, [pc, #92]	@ (80061f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	fbb2 f3f3 	udiv	r3, r2, r3
 800619c:	4a14      	ldr	r2, [pc, #80]	@ (80061f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800619e:	68d2      	ldr	r2, [r2, #12]
 80061a0:	0a12      	lsrs	r2, r2, #8
 80061a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80061a6:	fb02 f303 	mul.w	r3, r2, r3
 80061aa:	617b      	str	r3, [r7, #20]
    break;
 80061ac:	e00c      	b.n	80061c8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80061ae:	4a12      	ldr	r2, [pc, #72]	@ (80061f8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b6:	4a0e      	ldr	r2, [pc, #56]	@ (80061f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80061b8:	68d2      	ldr	r2, [r2, #12]
 80061ba:	0a12      	lsrs	r2, r2, #8
 80061bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80061c0:	fb02 f303 	mul.w	r3, r2, r3
 80061c4:	617b      	str	r3, [r7, #20]
    break;
 80061c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80061c8:	4b09      	ldr	r3, [pc, #36]	@ (80061f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	0e5b      	lsrs	r3, r3, #25
 80061ce:	f003 0303 	and.w	r3, r3, #3
 80061d2:	3301      	adds	r3, #1
 80061d4:	005b      	lsls	r3, r3, #1
 80061d6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80061d8:	697a      	ldr	r2, [r7, #20]
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80061e0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80061e2:	687b      	ldr	r3, [r7, #4]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	371c      	adds	r7, #28
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr
 80061f0:	40021000 	.word	0x40021000
 80061f4:	016e3600 	.word	0x016e3600
 80061f8:	00f42400 	.word	0x00f42400

080061fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b086      	sub	sp, #24
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006204:	2300      	movs	r3, #0
 8006206:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006208:	2300      	movs	r3, #0
 800620a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006214:	2b00      	cmp	r3, #0
 8006216:	f000 8098 	beq.w	800634a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800621a:	2300      	movs	r3, #0
 800621c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800621e:	4b43      	ldr	r3, [pc, #268]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006222:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10d      	bne.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800622a:	4b40      	ldr	r3, [pc, #256]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800622c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800622e:	4a3f      	ldr	r2, [pc, #252]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006234:	6593      	str	r3, [r2, #88]	@ 0x58
 8006236:	4b3d      	ldr	r3, [pc, #244]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800623a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800623e:	60bb      	str	r3, [r7, #8]
 8006240:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006242:	2301      	movs	r3, #1
 8006244:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006246:	4b3a      	ldr	r3, [pc, #232]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a39      	ldr	r2, [pc, #228]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800624c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006250:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006252:	f7fd fee5 	bl	8004020 <HAL_GetTick>
 8006256:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006258:	e009      	b.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800625a:	f7fd fee1 	bl	8004020 <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	2b02      	cmp	r3, #2
 8006266:	d902      	bls.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	74fb      	strb	r3, [r7, #19]
        break;
 800626c:	e005      	b.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800626e:	4b30      	ldr	r3, [pc, #192]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006276:	2b00      	cmp	r3, #0
 8006278:	d0ef      	beq.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800627a:	7cfb      	ldrb	r3, [r7, #19]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d159      	bne.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006280:	4b2a      	ldr	r3, [pc, #168]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800628a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d01e      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	429a      	cmp	r2, r3
 800629a:	d019      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800629c:	4b23      	ldr	r3, [pc, #140]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800629e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80062a8:	4b20      	ldr	r3, [pc, #128]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ae:	4a1f      	ldr	r2, [pc, #124]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80062b8:	4b1c      	ldr	r3, [pc, #112]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062be:	4a1b      	ldr	r2, [pc, #108]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80062c8:	4a18      	ldr	r2, [pc, #96]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f003 0301 	and.w	r3, r3, #1
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d016      	beq.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062da:	f7fd fea1 	bl	8004020 <HAL_GetTick>
 80062de:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062e0:	e00b      	b.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062e2:	f7fd fe9d 	bl	8004020 <HAL_GetTick>
 80062e6:	4602      	mov	r2, r0
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	1ad3      	subs	r3, r2, r3
 80062ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d902      	bls.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80062f4:	2303      	movs	r3, #3
 80062f6:	74fb      	strb	r3, [r7, #19]
            break;
 80062f8:	e006      	b.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062fa:	4b0c      	ldr	r3, [pc, #48]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d0ec      	beq.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006308:	7cfb      	ldrb	r3, [r7, #19]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10b      	bne.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800630e:	4b07      	ldr	r3, [pc, #28]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006314:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800631c:	4903      	ldr	r1, [pc, #12]	@ (800632c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800631e:	4313      	orrs	r3, r2
 8006320:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006324:	e008      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006326:	7cfb      	ldrb	r3, [r7, #19]
 8006328:	74bb      	strb	r3, [r7, #18]
 800632a:	e005      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800632c:	40021000 	.word	0x40021000
 8006330:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006334:	7cfb      	ldrb	r3, [r7, #19]
 8006336:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006338:	7c7b      	ldrb	r3, [r7, #17]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d105      	bne.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800633e:	4ba7      	ldr	r3, [pc, #668]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006342:	4aa6      	ldr	r2, [pc, #664]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006344:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006348:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b00      	cmp	r3, #0
 8006354:	d00a      	beq.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006356:	4ba1      	ldr	r3, [pc, #644]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800635c:	f023 0203 	bic.w	r2, r3, #3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	499d      	ldr	r1, [pc, #628]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006366:	4313      	orrs	r3, r2
 8006368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0302 	and.w	r3, r3, #2
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00a      	beq.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006378:	4b98      	ldr	r3, [pc, #608]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800637a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800637e:	f023 020c 	bic.w	r2, r3, #12
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	4995      	ldr	r1, [pc, #596]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006388:	4313      	orrs	r3, r2
 800638a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0304 	and.w	r3, r3, #4
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00a      	beq.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800639a:	4b90      	ldr	r3, [pc, #576]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800639c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	498c      	ldr	r1, [pc, #560]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0308 	and.w	r3, r3, #8
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d00a      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80063bc:	4b87      	ldr	r3, [pc, #540]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	4984      	ldr	r1, [pc, #528]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063cc:	4313      	orrs	r3, r2
 80063ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 0310 	and.w	r3, r3, #16
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d00a      	beq.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80063de:	4b7f      	ldr	r3, [pc, #508]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	497b      	ldr	r1, [pc, #492]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80063ee:	4313      	orrs	r3, r2
 80063f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 0320 	and.w	r3, r3, #32
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00a      	beq.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006400:	4b76      	ldr	r3, [pc, #472]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006406:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	699b      	ldr	r3, [r3, #24]
 800640e:	4973      	ldr	r1, [pc, #460]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006410:	4313      	orrs	r3, r2
 8006412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00a      	beq.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006422:	4b6e      	ldr	r3, [pc, #440]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006428:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	69db      	ldr	r3, [r3, #28]
 8006430:	496a      	ldr	r1, [pc, #424]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006432:	4313      	orrs	r3, r2
 8006434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00a      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006444:	4b65      	ldr	r3, [pc, #404]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	4962      	ldr	r1, [pc, #392]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006454:	4313      	orrs	r3, r2
 8006456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00a      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006466:	4b5d      	ldr	r3, [pc, #372]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800646c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006474:	4959      	ldr	r1, [pc, #356]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00a      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006488:	4b54      	ldr	r3, [pc, #336]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800648a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800648e:	f023 0203 	bic.w	r2, r3, #3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006496:	4951      	ldr	r1, [pc, #324]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006498:	4313      	orrs	r3, r2
 800649a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00a      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80064aa:	4b4c      	ldr	r3, [pc, #304]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064b0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b8:	4948      	ldr	r1, [pc, #288]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064ba:	4313      	orrs	r3, r2
 80064bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d015      	beq.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064cc:	4b43      	ldr	r3, [pc, #268]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064da:	4940      	ldr	r1, [pc, #256]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064dc:	4313      	orrs	r3, r2
 80064de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064ea:	d105      	bne.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064ec:	4b3b      	ldr	r3, [pc, #236]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	4a3a      	ldr	r2, [pc, #232]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064f6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006500:	2b00      	cmp	r3, #0
 8006502:	d015      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006504:	4b35      	ldr	r3, [pc, #212]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800650a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006512:	4932      	ldr	r1, [pc, #200]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006514:	4313      	orrs	r3, r2
 8006516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800651e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006522:	d105      	bne.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006524:	4b2d      	ldr	r3, [pc, #180]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	4a2c      	ldr	r2, [pc, #176]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800652a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800652e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006538:	2b00      	cmp	r3, #0
 800653a:	d015      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800653c:	4b27      	ldr	r3, [pc, #156]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800653e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006542:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800654a:	4924      	ldr	r1, [pc, #144]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800654c:	4313      	orrs	r3, r2
 800654e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006556:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800655a:	d105      	bne.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800655c:	4b1f      	ldr	r3, [pc, #124]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	4a1e      	ldr	r2, [pc, #120]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006566:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006570:	2b00      	cmp	r3, #0
 8006572:	d015      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006574:	4b19      	ldr	r3, [pc, #100]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800657a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006582:	4916      	ldr	r1, [pc, #88]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006584:	4313      	orrs	r3, r2
 8006586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800658e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006592:	d105      	bne.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006594:	4b11      	ldr	r3, [pc, #68]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	4a10      	ldr	r2, [pc, #64]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800659a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800659e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d019      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80065ac:	4b0b      	ldr	r3, [pc, #44]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ba:	4908      	ldr	r1, [pc, #32]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065bc:	4313      	orrs	r3, r2
 80065be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065ca:	d109      	bne.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065cc:	4b03      	ldr	r3, [pc, #12]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	4a02      	ldr	r2, [pc, #8]	@ (80065dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065d6:	60d3      	str	r3, [r2, #12]
 80065d8:	e002      	b.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80065da:	bf00      	nop
 80065dc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d015      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80065ec:	4b29      	ldr	r3, [pc, #164]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065fa:	4926      	ldr	r1, [pc, #152]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80065fc:	4313      	orrs	r3, r2
 80065fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006606:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800660a:	d105      	bne.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800660c:	4b21      	ldr	r3, [pc, #132]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	4a20      	ldr	r2, [pc, #128]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006612:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006616:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006620:	2b00      	cmp	r3, #0
 8006622:	d015      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006624:	4b1b      	ldr	r3, [pc, #108]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800662a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006632:	4918      	ldr	r1, [pc, #96]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006634:	4313      	orrs	r3, r2
 8006636:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800663e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006642:	d105      	bne.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006644:	4b13      	ldr	r3, [pc, #76]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	4a12      	ldr	r2, [pc, #72]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800664a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800664e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006658:	2b00      	cmp	r3, #0
 800665a:	d015      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800665c:	4b0d      	ldr	r3, [pc, #52]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800665e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006662:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800666a:	490a      	ldr	r1, [pc, #40]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800666c:	4313      	orrs	r3, r2
 800666e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006676:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800667a:	d105      	bne.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800667c:	4b05      	ldr	r3, [pc, #20]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	4a04      	ldr	r2, [pc, #16]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006682:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006686:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006688:	7cbb      	ldrb	r3, [r7, #18]
}
 800668a:	4618      	mov	r0, r3
 800668c:	3718      	adds	r7, #24
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop
 8006694:	40021000 	.word	0x40021000

08006698 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d101      	bne.n	80066aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	e09d      	b.n	80067e6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d108      	bne.n	80066c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066ba:	d009      	beq.n	80066d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	61da      	str	r2, [r3, #28]
 80066c2:	e005      	b.n	80066d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d106      	bne.n	80066f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7fd f846 	bl	800377c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2202      	movs	r2, #2
 80066f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006706:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006710:	d902      	bls.n	8006718 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006712:	2300      	movs	r3, #0
 8006714:	60fb      	str	r3, [r7, #12]
 8006716:	e002      	b.n	800671e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006718:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800671c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006726:	d007      	beq.n	8006738 <HAL_SPI_Init+0xa0>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006730:	d002      	beq.n	8006738 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006748:	431a      	orrs	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	431a      	orrs	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	f003 0301 	and.w	r3, r3, #1
 800675c:	431a      	orrs	r2, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	699b      	ldr	r3, [r3, #24]
 8006762:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006766:	431a      	orrs	r2, r3
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	69db      	ldr	r3, [r3, #28]
 800676c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006770:	431a      	orrs	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800677a:	ea42 0103 	orr.w	r1, r2, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006782:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	430a      	orrs	r2, r1
 800678c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	0c1b      	lsrs	r3, r3, #16
 8006794:	f003 0204 	and.w	r2, r3, #4
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679c:	f003 0310 	and.w	r3, r3, #16
 80067a0:	431a      	orrs	r2, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067a6:	f003 0308 	and.w	r3, r3, #8
 80067aa:	431a      	orrs	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80067b4:	ea42 0103 	orr.w	r1, r2, r3
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	430a      	orrs	r2, r1
 80067c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	69da      	ldr	r2, [r3, #28]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3710      	adds	r7, #16
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}

080067ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b088      	sub	sp, #32
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	60f8      	str	r0, [r7, #12]
 80067f6:	60b9      	str	r1, [r7, #8]
 80067f8:	603b      	str	r3, [r7, #0]
 80067fa:	4613      	mov	r3, r2
 80067fc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067fe:	f7fd fc0f 	bl	8004020 <HAL_GetTick>
 8006802:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006804:	88fb      	ldrh	r3, [r7, #6]
 8006806:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800680e:	b2db      	uxtb	r3, r3
 8006810:	2b01      	cmp	r3, #1
 8006812:	d001      	beq.n	8006818 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006814:	2302      	movs	r3, #2
 8006816:	e15c      	b.n	8006ad2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d002      	beq.n	8006824 <HAL_SPI_Transmit+0x36>
 800681e:	88fb      	ldrh	r3, [r7, #6]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d101      	bne.n	8006828 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	e154      	b.n	8006ad2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800682e:	2b01      	cmp	r3, #1
 8006830:	d101      	bne.n	8006836 <HAL_SPI_Transmit+0x48>
 8006832:	2302      	movs	r3, #2
 8006834:	e14d      	b.n	8006ad2 <HAL_SPI_Transmit+0x2e4>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2203      	movs	r2, #3
 8006842:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	88fa      	ldrh	r2, [r7, #6]
 8006856:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	88fa      	ldrh	r2, [r7, #6]
 800685c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2200      	movs	r2, #0
 8006868:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006888:	d10f      	bne.n	80068aa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006898:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b4:	2b40      	cmp	r3, #64	@ 0x40
 80068b6:	d007      	beq.n	80068c8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068d0:	d952      	bls.n	8006978 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <HAL_SPI_Transmit+0xf2>
 80068da:	8b7b      	ldrh	r3, [r7, #26]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d145      	bne.n	800696c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e4:	881a      	ldrh	r2, [r3, #0]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f0:	1c9a      	adds	r2, r3, #2
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	3b01      	subs	r3, #1
 80068fe:	b29a      	uxth	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006904:	e032      	b.n	800696c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	f003 0302 	and.w	r3, r3, #2
 8006910:	2b02      	cmp	r3, #2
 8006912:	d112      	bne.n	800693a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006918:	881a      	ldrh	r2, [r3, #0]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006924:	1c9a      	adds	r2, r3, #2
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800692e:	b29b      	uxth	r3, r3
 8006930:	3b01      	subs	r3, #1
 8006932:	b29a      	uxth	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006938:	e018      	b.n	800696c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800693a:	f7fd fb71 	bl	8004020 <HAL_GetTick>
 800693e:	4602      	mov	r2, r0
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	683a      	ldr	r2, [r7, #0]
 8006946:	429a      	cmp	r2, r3
 8006948:	d803      	bhi.n	8006952 <HAL_SPI_Transmit+0x164>
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006950:	d102      	bne.n	8006958 <HAL_SPI_Transmit+0x16a>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d109      	bne.n	800696c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e0b2      	b.n	8006ad2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006970:	b29b      	uxth	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1c7      	bne.n	8006906 <HAL_SPI_Transmit+0x118>
 8006976:	e083      	b.n	8006a80 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d002      	beq.n	8006986 <HAL_SPI_Transmit+0x198>
 8006980:	8b7b      	ldrh	r3, [r7, #26]
 8006982:	2b01      	cmp	r3, #1
 8006984:	d177      	bne.n	8006a76 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800698a:	b29b      	uxth	r3, r3
 800698c:	2b01      	cmp	r3, #1
 800698e:	d912      	bls.n	80069b6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006994:	881a      	ldrh	r2, [r3, #0]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a0:	1c9a      	adds	r2, r3, #2
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	3b02      	subs	r3, #2
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80069b4:	e05f      	b.n	8006a76 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	330c      	adds	r3, #12
 80069c0:	7812      	ldrb	r2, [r2, #0]
 80069c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c8:	1c5a      	adds	r2, r3, #1
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	3b01      	subs	r3, #1
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80069dc:	e04b      	b.n	8006a76 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f003 0302 	and.w	r3, r3, #2
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d12b      	bne.n	8006a44 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d912      	bls.n	8006a1c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069fa:	881a      	ldrh	r2, [r3, #0]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a06:	1c9a      	adds	r2, r3, #2
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	3b02      	subs	r3, #2
 8006a14:	b29a      	uxth	r2, r3
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a1a:	e02c      	b.n	8006a76 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	330c      	adds	r3, #12
 8006a26:	7812      	ldrb	r2, [r2, #0]
 8006a28:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2e:	1c5a      	adds	r2, r3, #1
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	b29a      	uxth	r2, r3
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a42:	e018      	b.n	8006a76 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a44:	f7fd faec 	bl	8004020 <HAL_GetTick>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	1ad3      	subs	r3, r2, r3
 8006a4e:	683a      	ldr	r2, [r7, #0]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d803      	bhi.n	8006a5c <HAL_SPI_Transmit+0x26e>
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a5a:	d102      	bne.n	8006a62 <HAL_SPI_Transmit+0x274>
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d109      	bne.n	8006a76 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2201      	movs	r2, #1
 8006a66:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	e02d      	b.n	8006ad2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1ae      	bne.n	80069de <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a80:	69fa      	ldr	r2, [r7, #28]
 8006a82:	6839      	ldr	r1, [r7, #0]
 8006a84:	68f8      	ldr	r0, [r7, #12]
 8006a86:	f000 fb65 	bl	8007154 <SPI_EndRxTxTransaction>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d002      	beq.n	8006a96 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2220      	movs	r2, #32
 8006a94:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10a      	bne.n	8006ab4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	617b      	str	r3, [r7, #20]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	617b      	str	r3, [r7, #20]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	617b      	str	r3, [r7, #20]
 8006ab2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d001      	beq.n	8006ad0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e000      	b.n	8006ad2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
  }
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3720      	adds	r7, #32
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b08a      	sub	sp, #40	@ 0x28
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	60f8      	str	r0, [r7, #12]
 8006ae2:	60b9      	str	r1, [r7, #8]
 8006ae4:	607a      	str	r2, [r7, #4]
 8006ae6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006aec:	f7fd fa98 	bl	8004020 <HAL_GetTick>
 8006af0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006af8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006b00:	887b      	ldrh	r3, [r7, #2]
 8006b02:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006b04:	887b      	ldrh	r3, [r7, #2]
 8006b06:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006b08:	7ffb      	ldrb	r3, [r7, #31]
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d00c      	beq.n	8006b28 <HAL_SPI_TransmitReceive+0x4e>
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b14:	d106      	bne.n	8006b24 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d102      	bne.n	8006b24 <HAL_SPI_TransmitReceive+0x4a>
 8006b1e:	7ffb      	ldrb	r3, [r7, #31]
 8006b20:	2b04      	cmp	r3, #4
 8006b22:	d001      	beq.n	8006b28 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006b24:	2302      	movs	r3, #2
 8006b26:	e1f3      	b.n	8006f10 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d005      	beq.n	8006b3a <HAL_SPI_TransmitReceive+0x60>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d002      	beq.n	8006b3a <HAL_SPI_TransmitReceive+0x60>
 8006b34:	887b      	ldrh	r3, [r7, #2]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d101      	bne.n	8006b3e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e1e8      	b.n	8006f10 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d101      	bne.n	8006b4c <HAL_SPI_TransmitReceive+0x72>
 8006b48:	2302      	movs	r3, #2
 8006b4a:	e1e1      	b.n	8006f10 <HAL_SPI_TransmitReceive+0x436>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	2b04      	cmp	r3, #4
 8006b5e:	d003      	beq.n	8006b68 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2205      	movs	r2, #5
 8006b64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	887a      	ldrh	r2, [r7, #2]
 8006b78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	887a      	ldrh	r2, [r7, #2]
 8006b80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	887a      	ldrh	r2, [r7, #2]
 8006b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	887a      	ldrh	r2, [r7, #2]
 8006b94:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006baa:	d802      	bhi.n	8006bb2 <HAL_SPI_TransmitReceive+0xd8>
 8006bac:	8abb      	ldrh	r3, [r7, #20]
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d908      	bls.n	8006bc4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	685a      	ldr	r2, [r3, #4]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006bc0:	605a      	str	r2, [r3, #4]
 8006bc2:	e007      	b.n	8006bd4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685a      	ldr	r2, [r3, #4]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006bd2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bde:	2b40      	cmp	r3, #64	@ 0x40
 8006be0:	d007      	beq.n	8006bf2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bf0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	68db      	ldr	r3, [r3, #12]
 8006bf6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006bfa:	f240 8083 	bls.w	8006d04 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d002      	beq.n	8006c0c <HAL_SPI_TransmitReceive+0x132>
 8006c06:	8afb      	ldrh	r3, [r7, #22]
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d16f      	bne.n	8006cec <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c10:	881a      	ldrh	r2, [r3, #0]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c1c:	1c9a      	adds	r2, r3, #2
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c30:	e05c      	b.n	8006cec <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f003 0302 	and.w	r3, r3, #2
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d11b      	bne.n	8006c78 <HAL_SPI_TransmitReceive+0x19e>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d016      	beq.n	8006c78 <HAL_SPI_TransmitReceive+0x19e>
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d113      	bne.n	8006c78 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c54:	881a      	ldrh	r2, [r3, #0]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c60:	1c9a      	adds	r2, r3, #2
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f003 0301 	and.w	r3, r3, #1
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d11c      	bne.n	8006cc0 <HAL_SPI_TransmitReceive+0x1e6>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d016      	beq.n	8006cc0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68da      	ldr	r2, [r3, #12]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9c:	b292      	uxth	r2, r2
 8006c9e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca4:	1c9a      	adds	r2, r3, #2
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006cc0:	f7fd f9ae 	bl	8004020 <HAL_GetTick>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	6a3b      	ldr	r3, [r7, #32]
 8006cc8:	1ad3      	subs	r3, r2, r3
 8006cca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d80d      	bhi.n	8006cec <HAL_SPI_TransmitReceive+0x212>
 8006cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cd6:	d009      	beq.n	8006cec <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006ce8:	2303      	movs	r3, #3
 8006cea:	e111      	b.n	8006f10 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d19d      	bne.n	8006c32 <HAL_SPI_TransmitReceive+0x158>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d197      	bne.n	8006c32 <HAL_SPI_TransmitReceive+0x158>
 8006d02:	e0e5      	b.n	8006ed0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d003      	beq.n	8006d14 <HAL_SPI_TransmitReceive+0x23a>
 8006d0c:	8afb      	ldrh	r3, [r7, #22]
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	f040 80d1 	bne.w	8006eb6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d912      	bls.n	8006d44 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d22:	881a      	ldrh	r2, [r3, #0]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d2e:	1c9a      	adds	r2, r3, #2
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	3b02      	subs	r3, #2
 8006d3c:	b29a      	uxth	r2, r3
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d42:	e0b8      	b.n	8006eb6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	330c      	adds	r3, #12
 8006d4e:	7812      	ldrb	r2, [r2, #0]
 8006d50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d56:	1c5a      	adds	r2, r3, #1
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	3b01      	subs	r3, #1
 8006d64:	b29a      	uxth	r2, r3
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d6a:	e0a4      	b.n	8006eb6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	f003 0302 	and.w	r3, r3, #2
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d134      	bne.n	8006de4 <HAL_SPI_TransmitReceive+0x30a>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d02f      	beq.n	8006de4 <HAL_SPI_TransmitReceive+0x30a>
 8006d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d12c      	bne.n	8006de4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d912      	bls.n	8006dba <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d98:	881a      	ldrh	r2, [r3, #0]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da4:	1c9a      	adds	r2, r3, #2
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	3b02      	subs	r3, #2
 8006db2:	b29a      	uxth	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006db8:	e012      	b.n	8006de0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	330c      	adds	r3, #12
 8006dc4:	7812      	ldrb	r2, [r2, #0]
 8006dc6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dcc:	1c5a      	adds	r2, r3, #1
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006de0:	2300      	movs	r3, #0
 8006de2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	f003 0301 	and.w	r3, r3, #1
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d148      	bne.n	8006e84 <HAL_SPI_TransmitReceive+0x3aa>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d042      	beq.n	8006e84 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	d923      	bls.n	8006e52 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68da      	ldr	r2, [r3, #12]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e14:	b292      	uxth	r2, r2
 8006e16:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1c:	1c9a      	adds	r2, r3, #2
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	3b02      	subs	r3, #2
 8006e2c:	b29a      	uxth	r2, r3
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d81f      	bhi.n	8006e80 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006e4e:	605a      	str	r2, [r3, #4]
 8006e50:	e016      	b.n	8006e80 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f103 020c 	add.w	r2, r3, #12
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5e:	7812      	ldrb	r2, [r2, #0]
 8006e60:	b2d2      	uxtb	r2, r2
 8006e62:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e68:	1c5a      	adds	r2, r3, #1
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	3b01      	subs	r3, #1
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e80:	2301      	movs	r3, #1
 8006e82:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006e84:	f7fd f8cc 	bl	8004020 <HAL_GetTick>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d803      	bhi.n	8006e9c <HAL_SPI_TransmitReceive+0x3c2>
 8006e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e9a:	d102      	bne.n	8006ea2 <HAL_SPI_TransmitReceive+0x3c8>
 8006e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d109      	bne.n	8006eb6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006eb2:	2303      	movs	r3, #3
 8006eb4:	e02c      	b.n	8006f10 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	f47f af55 	bne.w	8006d6c <HAL_SPI_TransmitReceive+0x292>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f47f af4e 	bne.w	8006d6c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ed0:	6a3a      	ldr	r2, [r7, #32]
 8006ed2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ed4:	68f8      	ldr	r0, [r7, #12]
 8006ed6:	f000 f93d 	bl	8007154 <SPI_EndRxTxTransaction>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d008      	beq.n	8006ef2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	e00e      	b.n	8006f10 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d001      	beq.n	8006f0e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e000      	b.n	8006f10 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
  }
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3728      	adds	r7, #40	@ 0x28
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b088      	sub	sp, #32
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	603b      	str	r3, [r7, #0]
 8006f24:	4613      	mov	r3, r2
 8006f26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f28:	f7fd f87a 	bl	8004020 <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f30:	1a9b      	subs	r3, r3, r2
 8006f32:	683a      	ldr	r2, [r7, #0]
 8006f34:	4413      	add	r3, r2
 8006f36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f38:	f7fd f872 	bl	8004020 <HAL_GetTick>
 8006f3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f3e:	4b39      	ldr	r3, [pc, #228]	@ (8007024 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	015b      	lsls	r3, r3, #5
 8006f44:	0d1b      	lsrs	r3, r3, #20
 8006f46:	69fa      	ldr	r2, [r7, #28]
 8006f48:	fb02 f303 	mul.w	r3, r2, r3
 8006f4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f4e:	e054      	b.n	8006ffa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f56:	d050      	beq.n	8006ffa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f58:	f7fd f862 	bl	8004020 <HAL_GetTick>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	1ad3      	subs	r3, r2, r3
 8006f62:	69fa      	ldr	r2, [r7, #28]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d902      	bls.n	8006f6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d13d      	bne.n	8006fea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	685a      	ldr	r2, [r3, #4]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006f7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f86:	d111      	bne.n	8006fac <SPI_WaitFlagStateUntilTimeout+0x94>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f90:	d004      	beq.n	8006f9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f9a:	d107      	bne.n	8006fac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006faa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fb4:	d10f      	bne.n	8006fd6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681a      	ldr	r2, [r3, #0]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fc4:	601a      	str	r2, [r3, #0]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006fd4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e017      	b.n	800701a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	689a      	ldr	r2, [r3, #8]
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	4013      	ands	r3, r2
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	429a      	cmp	r2, r3
 8007008:	bf0c      	ite	eq
 800700a:	2301      	moveq	r3, #1
 800700c:	2300      	movne	r3, #0
 800700e:	b2db      	uxtb	r3, r3
 8007010:	461a      	mov	r2, r3
 8007012:	79fb      	ldrb	r3, [r7, #7]
 8007014:	429a      	cmp	r2, r3
 8007016:	d19b      	bne.n	8006f50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3720      	adds	r7, #32
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	20000008 	.word	0x20000008

08007028 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b08a      	sub	sp, #40	@ 0x28
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	607a      	str	r2, [r7, #4]
 8007034:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007036:	2300      	movs	r3, #0
 8007038:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800703a:	f7fc fff1 	bl	8004020 <HAL_GetTick>
 800703e:	4602      	mov	r2, r0
 8007040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007042:	1a9b      	subs	r3, r3, r2
 8007044:	683a      	ldr	r2, [r7, #0]
 8007046:	4413      	add	r3, r2
 8007048:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800704a:	f7fc ffe9 	bl	8004020 <HAL_GetTick>
 800704e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	330c      	adds	r3, #12
 8007056:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007058:	4b3d      	ldr	r3, [pc, #244]	@ (8007150 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	4613      	mov	r3, r2
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	4413      	add	r3, r2
 8007062:	00da      	lsls	r2, r3, #3
 8007064:	1ad3      	subs	r3, r2, r3
 8007066:	0d1b      	lsrs	r3, r3, #20
 8007068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800706a:	fb02 f303 	mul.w	r3, r2, r3
 800706e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007070:	e060      	b.n	8007134 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007078:	d107      	bne.n	800708a <SPI_WaitFifoStateUntilTimeout+0x62>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d104      	bne.n	800708a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007080:	69fb      	ldr	r3, [r7, #28]
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	b2db      	uxtb	r3, r3
 8007086:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007088:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007090:	d050      	beq.n	8007134 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007092:	f7fc ffc5 	bl	8004020 <HAL_GetTick>
 8007096:	4602      	mov	r2, r0
 8007098:	6a3b      	ldr	r3, [r7, #32]
 800709a:	1ad3      	subs	r3, r2, r3
 800709c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800709e:	429a      	cmp	r2, r3
 80070a0:	d902      	bls.n	80070a8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80070a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d13d      	bne.n	8007124 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	685a      	ldr	r2, [r3, #4]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80070b6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070c0:	d111      	bne.n	80070e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070ca:	d004      	beq.n	80070d6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070d4:	d107      	bne.n	80070e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070ee:	d10f      	bne.n	8007110 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070fe:	601a      	str	r2, [r3, #0]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800710e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2200      	movs	r2, #0
 800711c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007120:	2303      	movs	r3, #3
 8007122:	e010      	b.n	8007146 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d101      	bne.n	800712e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800712a:	2300      	movs	r3, #0
 800712c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	3b01      	subs	r3, #1
 8007132:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689a      	ldr	r2, [r3, #8]
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	4013      	ands	r3, r2
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	429a      	cmp	r2, r3
 8007142:	d196      	bne.n	8007072 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3728      	adds	r7, #40	@ 0x28
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	20000008 	.word	0x20000008

08007154 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b086      	sub	sp, #24
 8007158:	af02      	add	r7, sp, #8
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	2200      	movs	r2, #0
 8007168:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	f7ff ff5b 	bl	8007028 <SPI_WaitFifoStateUntilTimeout>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d007      	beq.n	8007188 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800717c:	f043 0220 	orr.w	r2, r3, #32
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	e027      	b.n	80071d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	9300      	str	r3, [sp, #0]
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	2200      	movs	r2, #0
 8007190:	2180      	movs	r1, #128	@ 0x80
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f7ff fec0 	bl	8006f18 <SPI_WaitFlagStateUntilTimeout>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d007      	beq.n	80071ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071a2:	f043 0220 	orr.w	r2, r3, #32
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80071aa:	2303      	movs	r3, #3
 80071ac:	e014      	b.n	80071d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	9300      	str	r3, [sp, #0]
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80071ba:	68f8      	ldr	r0, [r7, #12]
 80071bc:	f7ff ff34 	bl	8007028 <SPI_WaitFifoStateUntilTimeout>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d007      	beq.n	80071d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ca:	f043 0220 	orr.w	r2, r3, #32
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e000      	b.n	80071d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3710      	adds	r7, #16
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b082      	sub	sp, #8
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e049      	b.n	8007286 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d106      	bne.n	800720c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f7fc fc7c 	bl	8003b04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2202      	movs	r2, #2
 8007210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	3304      	adds	r3, #4
 800721c:	4619      	mov	r1, r3
 800721e:	4610      	mov	r0, r2
 8007220:	f000 fa26 	bl	8007670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2201      	movs	r2, #1
 8007270:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	4618      	mov	r0, r3
 8007288:	3708      	adds	r7, #8
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
	...

08007290 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007290:	b480      	push	{r7}
 8007292:	b085      	sub	sp, #20
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d001      	beq.n	80072a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e054      	b.n	8007352 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2202      	movs	r2, #2
 80072ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	68da      	ldr	r2, [r3, #12]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f042 0201 	orr.w	r2, r2, #1
 80072be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a26      	ldr	r2, [pc, #152]	@ (8007360 <HAL_TIM_Base_Start_IT+0xd0>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d022      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072d2:	d01d      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a22      	ldr	r2, [pc, #136]	@ (8007364 <HAL_TIM_Base_Start_IT+0xd4>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d018      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a21      	ldr	r2, [pc, #132]	@ (8007368 <HAL_TIM_Base_Start_IT+0xd8>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d013      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a1f      	ldr	r2, [pc, #124]	@ (800736c <HAL_TIM_Base_Start_IT+0xdc>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d00e      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a1e      	ldr	r2, [pc, #120]	@ (8007370 <HAL_TIM_Base_Start_IT+0xe0>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d009      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a1c      	ldr	r2, [pc, #112]	@ (8007374 <HAL_TIM_Base_Start_IT+0xe4>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d004      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a1b      	ldr	r2, [pc, #108]	@ (8007378 <HAL_TIM_Base_Start_IT+0xe8>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d115      	bne.n	800733c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	689a      	ldr	r2, [r3, #8]
 8007316:	4b19      	ldr	r3, [pc, #100]	@ (800737c <HAL_TIM_Base_Start_IT+0xec>)
 8007318:	4013      	ands	r3, r2
 800731a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2b06      	cmp	r3, #6
 8007320:	d015      	beq.n	800734e <HAL_TIM_Base_Start_IT+0xbe>
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007328:	d011      	beq.n	800734e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f042 0201 	orr.w	r2, r2, #1
 8007338:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800733a:	e008      	b.n	800734e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f042 0201 	orr.w	r2, r2, #1
 800734a:	601a      	str	r2, [r3, #0]
 800734c:	e000      	b.n	8007350 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800734e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007350:	2300      	movs	r3, #0
}
 8007352:	4618      	mov	r0, r3
 8007354:	3714      	adds	r7, #20
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	40012c00 	.word	0x40012c00
 8007364:	40000400 	.word	0x40000400
 8007368:	40000800 	.word	0x40000800
 800736c:	40000c00 	.word	0x40000c00
 8007370:	40013400 	.word	0x40013400
 8007374:	40014000 	.word	0x40014000
 8007378:	40015000 	.word	0x40015000
 800737c:	00010007 	.word	0x00010007

08007380 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	f003 0302 	and.w	r3, r3, #2
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d020      	beq.n	80073e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f003 0302 	and.w	r3, r3, #2
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d01b      	beq.n	80073e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f06f 0202 	mvn.w	r2, #2
 80073b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2201      	movs	r2, #1
 80073ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	699b      	ldr	r3, [r3, #24]
 80073c2:	f003 0303 	and.w	r3, r3, #3
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d003      	beq.n	80073d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 f931 	bl	8007632 <HAL_TIM_IC_CaptureCallback>
 80073d0:	e005      	b.n	80073de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f923 	bl	800761e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f000 f934 	bl	8007646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	f003 0304 	and.w	r3, r3, #4
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d020      	beq.n	8007430 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f003 0304 	and.w	r3, r3, #4
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d01b      	beq.n	8007430 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f06f 0204 	mvn.w	r2, #4
 8007400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2202      	movs	r2, #2
 8007406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	699b      	ldr	r3, [r3, #24]
 800740e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f90b 	bl	8007632 <HAL_TIM_IC_CaptureCallback>
 800741c:	e005      	b.n	800742a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f8fd 	bl	800761e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f000 f90e 	bl	8007646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	f003 0308 	and.w	r3, r3, #8
 8007436:	2b00      	cmp	r3, #0
 8007438:	d020      	beq.n	800747c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f003 0308 	and.w	r3, r3, #8
 8007440:	2b00      	cmp	r3, #0
 8007442:	d01b      	beq.n	800747c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f06f 0208 	mvn.w	r2, #8
 800744c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2204      	movs	r2, #4
 8007452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	69db      	ldr	r3, [r3, #28]
 800745a:	f003 0303 	and.w	r3, r3, #3
 800745e:	2b00      	cmp	r3, #0
 8007460:	d003      	beq.n	800746a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 f8e5 	bl	8007632 <HAL_TIM_IC_CaptureCallback>
 8007468:	e005      	b.n	8007476 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 f8d7 	bl	800761e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f000 f8e8 	bl	8007646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	f003 0310 	and.w	r3, r3, #16
 8007482:	2b00      	cmp	r3, #0
 8007484:	d020      	beq.n	80074c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f003 0310 	and.w	r3, r3, #16
 800748c:	2b00      	cmp	r3, #0
 800748e:	d01b      	beq.n	80074c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f06f 0210 	mvn.w	r2, #16
 8007498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2208      	movs	r2, #8
 800749e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	69db      	ldr	r3, [r3, #28]
 80074a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d003      	beq.n	80074b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f8bf 	bl	8007632 <HAL_TIM_IC_CaptureCallback>
 80074b4:	e005      	b.n	80074c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 f8b1 	bl	800761e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f000 f8c2 	bl	8007646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	f003 0301 	and.w	r3, r3, #1
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00c      	beq.n	80074ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f003 0301 	and.w	r3, r3, #1
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d007      	beq.n	80074ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f06f 0201 	mvn.w	r2, #1
 80074e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f7fa fce0 	bl	8001eac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d104      	bne.n	8007500 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d00c      	beq.n	800751a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007506:	2b00      	cmp	r3, #0
 8007508:	d007      	beq.n	800751a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 f9ff 	bl	8007918 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00c      	beq.n	800753e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800752a:	2b00      	cmp	r3, #0
 800752c:	d007      	beq.n	800753e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 f9f7 	bl	800792c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00c      	beq.n	8007562 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800754e:	2b00      	cmp	r3, #0
 8007550:	d007      	beq.n	8007562 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800755a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 f87c 	bl	800765a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	f003 0320 	and.w	r3, r3, #32
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00c      	beq.n	8007586 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f003 0320 	and.w	r3, r3, #32
 8007572:	2b00      	cmp	r3, #0
 8007574:	d007      	beq.n	8007586 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f06f 0220 	mvn.w	r2, #32
 800757e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 f9bf 	bl	8007904 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00c      	beq.n	80075aa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d007      	beq.n	80075aa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80075a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 f9cb 	bl	8007940 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00c      	beq.n	80075ce <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d007      	beq.n	80075ce <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80075c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f9c3 	bl	8007954 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d00c      	beq.n	80075f2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d007      	beq.n	80075f2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80075ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 f9bb 	bl	8007968 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d00c      	beq.n	8007616 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007602:	2b00      	cmp	r3, #0
 8007604:	d007      	beq.n	8007616 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800760e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f000 f9b3 	bl	800797c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007616:	bf00      	nop
 8007618:	3710      	adds	r7, #16
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800761e:	b480      	push	{r7}
 8007620:	b083      	sub	sp, #12
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007626:	bf00      	nop
 8007628:	370c      	adds	r7, #12
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr

08007632 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007632:	b480      	push	{r7}
 8007634:	b083      	sub	sp, #12
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800763a:	bf00      	nop
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr

08007646 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007646:	b480      	push	{r7}
 8007648:	b083      	sub	sp, #12
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr

0800765a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800765a:	b480      	push	{r7}
 800765c:	b083      	sub	sp, #12
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007662:	bf00      	nop
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr
	...

08007670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	4a4c      	ldr	r2, [pc, #304]	@ (80077b4 <TIM_Base_SetConfig+0x144>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d017      	beq.n	80076b8 <TIM_Base_SetConfig+0x48>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800768e:	d013      	beq.n	80076b8 <TIM_Base_SetConfig+0x48>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	4a49      	ldr	r2, [pc, #292]	@ (80077b8 <TIM_Base_SetConfig+0x148>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d00f      	beq.n	80076b8 <TIM_Base_SetConfig+0x48>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	4a48      	ldr	r2, [pc, #288]	@ (80077bc <TIM_Base_SetConfig+0x14c>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d00b      	beq.n	80076b8 <TIM_Base_SetConfig+0x48>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a47      	ldr	r2, [pc, #284]	@ (80077c0 <TIM_Base_SetConfig+0x150>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d007      	beq.n	80076b8 <TIM_Base_SetConfig+0x48>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4a46      	ldr	r2, [pc, #280]	@ (80077c4 <TIM_Base_SetConfig+0x154>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d003      	beq.n	80076b8 <TIM_Base_SetConfig+0x48>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a45      	ldr	r2, [pc, #276]	@ (80077c8 <TIM_Base_SetConfig+0x158>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d108      	bne.n	80076ca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a39      	ldr	r2, [pc, #228]	@ (80077b4 <TIM_Base_SetConfig+0x144>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d023      	beq.n	800771a <TIM_Base_SetConfig+0xaa>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076d8:	d01f      	beq.n	800771a <TIM_Base_SetConfig+0xaa>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a36      	ldr	r2, [pc, #216]	@ (80077b8 <TIM_Base_SetConfig+0x148>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d01b      	beq.n	800771a <TIM_Base_SetConfig+0xaa>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a35      	ldr	r2, [pc, #212]	@ (80077bc <TIM_Base_SetConfig+0x14c>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d017      	beq.n	800771a <TIM_Base_SetConfig+0xaa>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a34      	ldr	r2, [pc, #208]	@ (80077c0 <TIM_Base_SetConfig+0x150>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d013      	beq.n	800771a <TIM_Base_SetConfig+0xaa>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a33      	ldr	r2, [pc, #204]	@ (80077c4 <TIM_Base_SetConfig+0x154>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d00f      	beq.n	800771a <TIM_Base_SetConfig+0xaa>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a33      	ldr	r2, [pc, #204]	@ (80077cc <TIM_Base_SetConfig+0x15c>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d00b      	beq.n	800771a <TIM_Base_SetConfig+0xaa>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a32      	ldr	r2, [pc, #200]	@ (80077d0 <TIM_Base_SetConfig+0x160>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d007      	beq.n	800771a <TIM_Base_SetConfig+0xaa>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a31      	ldr	r2, [pc, #196]	@ (80077d4 <TIM_Base_SetConfig+0x164>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d003      	beq.n	800771a <TIM_Base_SetConfig+0xaa>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a2c      	ldr	r2, [pc, #176]	@ (80077c8 <TIM_Base_SetConfig+0x158>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d108      	bne.n	800772c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007720:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	4313      	orrs	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	695b      	ldr	r3, [r3, #20]
 8007736:	4313      	orrs	r3, r2
 8007738:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	689a      	ldr	r2, [r3, #8]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a18      	ldr	r2, [pc, #96]	@ (80077b4 <TIM_Base_SetConfig+0x144>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d013      	beq.n	8007780 <TIM_Base_SetConfig+0x110>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a1a      	ldr	r2, [pc, #104]	@ (80077c4 <TIM_Base_SetConfig+0x154>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d00f      	beq.n	8007780 <TIM_Base_SetConfig+0x110>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a1a      	ldr	r2, [pc, #104]	@ (80077cc <TIM_Base_SetConfig+0x15c>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d00b      	beq.n	8007780 <TIM_Base_SetConfig+0x110>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a19      	ldr	r2, [pc, #100]	@ (80077d0 <TIM_Base_SetConfig+0x160>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d007      	beq.n	8007780 <TIM_Base_SetConfig+0x110>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a18      	ldr	r2, [pc, #96]	@ (80077d4 <TIM_Base_SetConfig+0x164>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d003      	beq.n	8007780 <TIM_Base_SetConfig+0x110>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	4a13      	ldr	r2, [pc, #76]	@ (80077c8 <TIM_Base_SetConfig+0x158>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d103      	bne.n	8007788 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	691a      	ldr	r2, [r3, #16]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	f003 0301 	and.w	r3, r3, #1
 8007796:	2b01      	cmp	r3, #1
 8007798:	d105      	bne.n	80077a6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	f023 0201 	bic.w	r2, r3, #1
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	611a      	str	r2, [r3, #16]
  }
}
 80077a6:	bf00      	nop
 80077a8:	3714      	adds	r7, #20
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	40012c00 	.word	0x40012c00
 80077b8:	40000400 	.word	0x40000400
 80077bc:	40000800 	.word	0x40000800
 80077c0:	40000c00 	.word	0x40000c00
 80077c4:	40013400 	.word	0x40013400
 80077c8:	40015000 	.word	0x40015000
 80077cc:	40014000 	.word	0x40014000
 80077d0:	40014400 	.word	0x40014400
 80077d4:	40014800 	.word	0x40014800

080077d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077d8:	b480      	push	{r7}
 80077da:	b085      	sub	sp, #20
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d101      	bne.n	80077f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80077ec:	2302      	movs	r3, #2
 80077ee:	e074      	b.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2202      	movs	r2, #2
 80077fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a34      	ldr	r2, [pc, #208]	@ (80078e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d009      	beq.n	800782e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a33      	ldr	r2, [pc, #204]	@ (80078ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d004      	beq.n	800782e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a31      	ldr	r2, [pc, #196]	@ (80078f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d108      	bne.n	8007840 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007834:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	4313      	orrs	r3, r2
 800783e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800784a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	68fa      	ldr	r2, [r7, #12]
 8007852:	4313      	orrs	r3, r2
 8007854:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a21      	ldr	r2, [pc, #132]	@ (80078e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d022      	beq.n	80078ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007870:	d01d      	beq.n	80078ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a1f      	ldr	r2, [pc, #124]	@ (80078f4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d018      	beq.n	80078ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a1d      	ldr	r2, [pc, #116]	@ (80078f8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d013      	beq.n	80078ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a1c      	ldr	r2, [pc, #112]	@ (80078fc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d00e      	beq.n	80078ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a15      	ldr	r2, [pc, #84]	@ (80078ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d009      	beq.n	80078ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a18      	ldr	r2, [pc, #96]	@ (8007900 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d004      	beq.n	80078ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a11      	ldr	r2, [pc, #68]	@ (80078f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d10c      	bne.n	80078c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	4313      	orrs	r3, r2
 80078be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68ba      	ldr	r2, [r7, #8]
 80078c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2200      	movs	r2, #0
 80078d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3714      	adds	r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr
 80078e6:	bf00      	nop
 80078e8:	40012c00 	.word	0x40012c00
 80078ec:	40013400 	.word	0x40013400
 80078f0:	40015000 	.word	0x40015000
 80078f4:	40000400 	.word	0x40000400
 80078f8:	40000800 	.word	0x40000800
 80078fc:	40000c00 	.word	0x40000c00
 8007900:	40014000 	.word	0x40014000

08007904 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800790c:	bf00      	nop
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007920:	bf00      	nop
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007934:	bf00      	nop
 8007936:	370c      	adds	r7, #12
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007940:	b480      	push	{r7}
 8007942:	b083      	sub	sp, #12
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007948:	bf00      	nop
 800794a:	370c      	adds	r7, #12
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr

08007954 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800795c:	bf00      	nop
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b082      	sub	sp, #8
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d101      	bne.n	80079a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e042      	b.n	8007a28 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d106      	bne.n	80079ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7fc f9af 	bl	8003d18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2224      	movs	r2, #36	@ 0x24
 80079be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f022 0201 	bic.w	r2, r2, #1
 80079d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d002      	beq.n	80079e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 ff60 	bl	80088a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 fc61 	bl	80082a8 <UART_SetConfig>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d101      	bne.n	80079f0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e01b      	b.n	8007a28 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	685a      	ldr	r2, [r3, #4]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80079fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	689a      	ldr	r2, [r3, #8]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007a0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f042 0201 	orr.w	r2, r2, #1
 8007a1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f000 ffdf 	bl	80089e4 <UART_CheckIdleState>
 8007a26:	4603      	mov	r3, r0
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3708      	adds	r7, #8
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b08a      	sub	sp, #40	@ 0x28
 8007a34:	af02      	add	r7, sp, #8
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	603b      	str	r3, [r7, #0]
 8007a3c:	4613      	mov	r3, r2
 8007a3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a46:	2b20      	cmp	r3, #32
 8007a48:	d17b      	bne.n	8007b42 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d002      	beq.n	8007a56 <HAL_UART_Transmit+0x26>
 8007a50:	88fb      	ldrh	r3, [r7, #6]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d101      	bne.n	8007a5a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	e074      	b.n	8007b44 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2221      	movs	r2, #33	@ 0x21
 8007a66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a6a:	f7fc fad9 	bl	8004020 <HAL_GetTick>
 8007a6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	88fa      	ldrh	r2, [r7, #6]
 8007a74:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	88fa      	ldrh	r2, [r7, #6]
 8007a7c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a88:	d108      	bne.n	8007a9c <HAL_UART_Transmit+0x6c>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d104      	bne.n	8007a9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007a92:	2300      	movs	r3, #0
 8007a94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	61bb      	str	r3, [r7, #24]
 8007a9a:	e003      	b.n	8007aa4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007aa4:	e030      	b.n	8007b08 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	2200      	movs	r2, #0
 8007aae:	2180      	movs	r1, #128	@ 0x80
 8007ab0:	68f8      	ldr	r0, [r7, #12]
 8007ab2:	f001 f841 	bl	8008b38 <UART_WaitOnFlagUntilTimeout>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d005      	beq.n	8007ac8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007ac4:	2303      	movs	r3, #3
 8007ac6:	e03d      	b.n	8007b44 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007ac8:	69fb      	ldr	r3, [r7, #28]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d10b      	bne.n	8007ae6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ace:	69bb      	ldr	r3, [r7, #24]
 8007ad0:	881b      	ldrh	r3, [r3, #0]
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007adc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	3302      	adds	r3, #2
 8007ae2:	61bb      	str	r3, [r7, #24]
 8007ae4:	e007      	b.n	8007af6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	781a      	ldrb	r2, [r3, #0]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007af0:	69fb      	ldr	r3, [r7, #28]
 8007af2:	3301      	adds	r3, #1
 8007af4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	3b01      	subs	r3, #1
 8007b00:	b29a      	uxth	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d1c8      	bne.n	8007aa6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	2140      	movs	r1, #64	@ 0x40
 8007b1e:	68f8      	ldr	r0, [r7, #12]
 8007b20:	f001 f80a 	bl	8008b38 <UART_WaitOnFlagUntilTimeout>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d005      	beq.n	8007b36 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2220      	movs	r2, #32
 8007b2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007b32:	2303      	movs	r3, #3
 8007b34:	e006      	b.n	8007b44 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2220      	movs	r2, #32
 8007b3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	e000      	b.n	8007b44 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007b42:	2302      	movs	r3, #2
  }
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3720      	adds	r7, #32
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b08a      	sub	sp, #40	@ 0x28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	4613      	mov	r3, r2
 8007b58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b60:	2b20      	cmp	r3, #32
 8007b62:	d137      	bne.n	8007bd4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d002      	beq.n	8007b70 <HAL_UART_Receive_IT+0x24>
 8007b6a:	88fb      	ldrh	r3, [r7, #6]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d101      	bne.n	8007b74 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e030      	b.n	8007bd6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2200      	movs	r2, #0
 8007b78:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a18      	ldr	r2, [pc, #96]	@ (8007be0 <HAL_UART_Receive_IT+0x94>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d01f      	beq.n	8007bc4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d018      	beq.n	8007bc4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	e853 3f00 	ldrex	r3, [r3]
 8007b9e:	613b      	str	r3, [r7, #16]
   return(result);
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ba6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	461a      	mov	r2, r3
 8007bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb0:	623b      	str	r3, [r7, #32]
 8007bb2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb4:	69f9      	ldr	r1, [r7, #28]
 8007bb6:	6a3a      	ldr	r2, [r7, #32]
 8007bb8:	e841 2300 	strex	r3, r2, [r1]
 8007bbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1e6      	bne.n	8007b92 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007bc4:	88fb      	ldrh	r3, [r7, #6]
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	68b9      	ldr	r1, [r7, #8]
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f001 f822 	bl	8008c14 <UART_Start_Receive_IT>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	e000      	b.n	8007bd6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007bd4:	2302      	movs	r3, #2
  }
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3728      	adds	r7, #40	@ 0x28
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}
 8007bde:	bf00      	nop
 8007be0:	40008000 	.word	0x40008000

08007be4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b0ba      	sub	sp, #232	@ 0xe8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	69db      	ldr	r3, [r3, #28]
 8007bf2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007c0a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007c0e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007c12:	4013      	ands	r3, r2
 8007c14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007c18:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d11b      	bne.n	8007c58 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c24:	f003 0320 	and.w	r3, r3, #32
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d015      	beq.n	8007c58 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c30:	f003 0320 	and.w	r3, r3, #32
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d105      	bne.n	8007c44 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007c38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d009      	beq.n	8007c58 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f000 8300 	beq.w	800824e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	4798      	blx	r3
      }
      return;
 8007c56:	e2fa      	b.n	800824e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007c58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f000 8123 	beq.w	8007ea8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007c62:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007c66:	4b8d      	ldr	r3, [pc, #564]	@ (8007e9c <HAL_UART_IRQHandler+0x2b8>)
 8007c68:	4013      	ands	r3, r2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d106      	bne.n	8007c7c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007c6e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007c72:	4b8b      	ldr	r3, [pc, #556]	@ (8007ea0 <HAL_UART_IRQHandler+0x2bc>)
 8007c74:	4013      	ands	r3, r2
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f000 8116 	beq.w	8007ea8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d011      	beq.n	8007cac <HAL_UART_IRQHandler+0xc8>
 8007c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00b      	beq.n	8007cac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2201      	movs	r2, #1
 8007c9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ca2:	f043 0201 	orr.w	r2, r3, #1
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d011      	beq.n	8007cdc <HAL_UART_IRQHandler+0xf8>
 8007cb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cbc:	f003 0301 	and.w	r3, r3, #1
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d00b      	beq.n	8007cdc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	2202      	movs	r2, #2
 8007cca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cd2:	f043 0204 	orr.w	r2, r3, #4
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ce0:	f003 0304 	and.w	r3, r3, #4
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d011      	beq.n	8007d0c <HAL_UART_IRQHandler+0x128>
 8007ce8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cec:	f003 0301 	and.w	r3, r3, #1
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00b      	beq.n	8007d0c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	2204      	movs	r2, #4
 8007cfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d02:	f043 0202 	orr.w	r2, r3, #2
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d10:	f003 0308 	and.w	r3, r3, #8
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d017      	beq.n	8007d48 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007d18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d1c:	f003 0320 	and.w	r3, r3, #32
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d105      	bne.n	8007d30 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007d24:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007d28:	4b5c      	ldr	r3, [pc, #368]	@ (8007e9c <HAL_UART_IRQHandler+0x2b8>)
 8007d2a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00b      	beq.n	8007d48 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2208      	movs	r2, #8
 8007d36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d3e:	f043 0208 	orr.w	r2, r3, #8
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d012      	beq.n	8007d7a <HAL_UART_IRQHandler+0x196>
 8007d54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d58:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d00c      	beq.n	8007d7a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d70:	f043 0220 	orr.w	r2, r3, #32
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f000 8266 	beq.w	8008252 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d8a:	f003 0320 	and.w	r3, r3, #32
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d013      	beq.n	8007dba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007d92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d96:	f003 0320 	and.w	r3, r3, #32
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d105      	bne.n	8007daa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007d9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d007      	beq.n	8007dba <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d003      	beq.n	8007dba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dc0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dce:	2b40      	cmp	r3, #64	@ 0x40
 8007dd0:	d005      	beq.n	8007dde <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007dd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007dd6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d054      	beq.n	8007e88 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f001 f83a 	bl	8008e58 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dee:	2b40      	cmp	r3, #64	@ 0x40
 8007df0:	d146      	bne.n	8007e80 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	3308      	adds	r3, #8
 8007df8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e00:	e853 3f00 	ldrex	r3, [r3]
 8007e04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007e08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	3308      	adds	r3, #8
 8007e1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007e1e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007e22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007e2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007e2e:	e841 2300 	strex	r3, r2, [r1]
 8007e32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007e36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1d9      	bne.n	8007df2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d017      	beq.n	8007e78 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e4e:	4a15      	ldr	r2, [pc, #84]	@ (8007ea4 <HAL_UART_IRQHandler+0x2c0>)
 8007e50:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f7fc faa9 	bl	80043b0 <HAL_DMA_Abort_IT>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d019      	beq.n	8007e98 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007e72:	4610      	mov	r0, r2
 8007e74:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e76:	e00f      	b.n	8007e98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f000 f9ff 	bl	800827c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e7e:	e00b      	b.n	8007e98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 f9fb 	bl	800827c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e86:	e007      	b.n	8007e98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 f9f7 	bl	800827c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007e96:	e1dc      	b.n	8008252 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e98:	bf00      	nop
    return;
 8007e9a:	e1da      	b.n	8008252 <HAL_UART_IRQHandler+0x66e>
 8007e9c:	10000001 	.word	0x10000001
 8007ea0:	04000120 	.word	0x04000120
 8007ea4:	08008f25 	.word	0x08008f25

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	f040 8170 	bne.w	8008192 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eb6:	f003 0310 	and.w	r3, r3, #16
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f000 8169 	beq.w	8008192 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ec4:	f003 0310 	and.w	r3, r3, #16
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	f000 8162 	beq.w	8008192 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	2210      	movs	r2, #16
 8007ed4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ee0:	2b40      	cmp	r3, #64	@ 0x40
 8007ee2:	f040 80d8 	bne.w	8008096 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007ef4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f000 80af 	beq.w	800805c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	f080 80a7 	bcs.w	800805c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f003 0320 	and.w	r3, r3, #32
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f040 8087 	bne.w	800803a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f38:	e853 3f00 	ldrex	r3, [r3]
 8007f3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007f40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	461a      	mov	r2, r3
 8007f52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007f56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f5a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007f62:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007f66:	e841 2300 	strex	r3, r2, [r1]
 8007f6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007f6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d1da      	bne.n	8007f2c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	3308      	adds	r3, #8
 8007f7c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f80:	e853 3f00 	ldrex	r3, [r3]
 8007f84:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007f86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f88:	f023 0301 	bic.w	r3, r3, #1
 8007f8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	3308      	adds	r3, #8
 8007f96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007f9a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007f9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007fa2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007fa6:	e841 2300 	strex	r3, r2, [r1]
 8007faa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007fac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d1e1      	bne.n	8007f76 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3308      	adds	r3, #8
 8007fb8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007fc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007fc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	3308      	adds	r3, #8
 8007fd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007fd6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007fd8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fda:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007fdc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007fde:	e841 2300 	strex	r3, r2, [r1]
 8007fe2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007fe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d1e3      	bne.n	8007fb2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2220      	movs	r2, #32
 8007fee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008000:	e853 3f00 	ldrex	r3, [r3]
 8008004:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008006:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008008:	f023 0310 	bic.w	r3, r3, #16
 800800c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	461a      	mov	r2, r3
 8008016:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800801a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800801c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008020:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008022:	e841 2300 	strex	r3, r2, [r1]
 8008026:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008028:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1e4      	bne.n	8007ff8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008034:	4618      	mov	r0, r3
 8008036:	f7fc f962 	bl	80042fe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2202      	movs	r2, #2
 800803e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800804c:	b29b      	uxth	r3, r3
 800804e:	1ad3      	subs	r3, r2, r3
 8008050:	b29b      	uxth	r3, r3
 8008052:	4619      	mov	r1, r3
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 f91b 	bl	8008290 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800805a:	e0fc      	b.n	8008256 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008062:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008066:	429a      	cmp	r2, r3
 8008068:	f040 80f5 	bne.w	8008256 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0320 	and.w	r3, r3, #32
 800807a:	2b20      	cmp	r3, #32
 800807c:	f040 80eb 	bne.w	8008256 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2202      	movs	r2, #2
 8008084:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800808c:	4619      	mov	r1, r3
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 f8fe 	bl	8008290 <HAL_UARTEx_RxEventCallback>
      return;
 8008094:	e0df      	b.n	8008256 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f000 80d1 	beq.w	800825a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80080b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80080bc:	2b00      	cmp	r3, #0
 80080be:	f000 80cc 	beq.w	800825a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ca:	e853 3f00 	ldrex	r3, [r3]
 80080ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80080d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	461a      	mov	r2, r3
 80080e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80080e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80080e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80080ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080ec:	e841 2300 	strex	r3, r2, [r1]
 80080f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d1e4      	bne.n	80080c2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	3308      	adds	r3, #8
 80080fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008102:	e853 3f00 	ldrex	r3, [r3]
 8008106:	623b      	str	r3, [r7, #32]
   return(result);
 8008108:	6a3b      	ldr	r3, [r7, #32]
 800810a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800810e:	f023 0301 	bic.w	r3, r3, #1
 8008112:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	3308      	adds	r3, #8
 800811c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008120:	633a      	str	r2, [r7, #48]	@ 0x30
 8008122:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008124:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008126:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008128:	e841 2300 	strex	r3, r2, [r1]
 800812c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800812e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1e1      	bne.n	80080f8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2220      	movs	r2, #32
 8008138:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	e853 3f00 	ldrex	r3, [r3]
 8008154:	60fb      	str	r3, [r7, #12]
   return(result);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f023 0310 	bic.w	r3, r3, #16
 800815c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	461a      	mov	r2, r3
 8008166:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800816a:	61fb      	str	r3, [r7, #28]
 800816c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800816e:	69b9      	ldr	r1, [r7, #24]
 8008170:	69fa      	ldr	r2, [r7, #28]
 8008172:	e841 2300 	strex	r3, r2, [r1]
 8008176:	617b      	str	r3, [r7, #20]
   return(result);
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1e4      	bne.n	8008148 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2202      	movs	r2, #2
 8008182:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008184:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008188:	4619      	mov	r1, r3
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 f880 	bl	8008290 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008190:	e063      	b.n	800825a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008196:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00e      	beq.n	80081bc <HAL_UART_IRQHandler+0x5d8>
 800819e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d008      	beq.n	80081bc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80081b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f001 fc13 	bl	80099e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80081ba:	e051      	b.n	8008260 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80081bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d014      	beq.n	80081f2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80081c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d105      	bne.n	80081e0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80081d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d008      	beq.n	80081f2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d03a      	beq.n	800825e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	4798      	blx	r3
    }
    return;
 80081f0:	e035      	b.n	800825e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80081f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d009      	beq.n	8008212 <HAL_UART_IRQHandler+0x62e>
 80081fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008206:	2b00      	cmp	r3, #0
 8008208:	d003      	beq.n	8008212 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 fe9c 	bl	8008f48 <UART_EndTransmit_IT>
    return;
 8008210:	e026      	b.n	8008260 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008216:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800821a:	2b00      	cmp	r3, #0
 800821c:	d009      	beq.n	8008232 <HAL_UART_IRQHandler+0x64e>
 800821e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008222:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008226:	2b00      	cmp	r3, #0
 8008228:	d003      	beq.n	8008232 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f001 fbec 	bl	8009a08 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008230:	e016      	b.n	8008260 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008236:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800823a:	2b00      	cmp	r3, #0
 800823c:	d010      	beq.n	8008260 <HAL_UART_IRQHandler+0x67c>
 800823e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008242:	2b00      	cmp	r3, #0
 8008244:	da0c      	bge.n	8008260 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f001 fbd4 	bl	80099f4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800824c:	e008      	b.n	8008260 <HAL_UART_IRQHandler+0x67c>
      return;
 800824e:	bf00      	nop
 8008250:	e006      	b.n	8008260 <HAL_UART_IRQHandler+0x67c>
    return;
 8008252:	bf00      	nop
 8008254:	e004      	b.n	8008260 <HAL_UART_IRQHandler+0x67c>
      return;
 8008256:	bf00      	nop
 8008258:	e002      	b.n	8008260 <HAL_UART_IRQHandler+0x67c>
      return;
 800825a:	bf00      	nop
 800825c:	e000      	b.n	8008260 <HAL_UART_IRQHandler+0x67c>
    return;
 800825e:	bf00      	nop
  }
}
 8008260:	37e8      	adds	r7, #232	@ 0xe8
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop

08008268 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008270:	bf00      	nop
 8008272:	370c      	adds	r7, #12
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008284:	bf00      	nop
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
 8008298:	460b      	mov	r3, r1
 800829a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082ac:	b08c      	sub	sp, #48	@ 0x30
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80082b2:	2300      	movs	r3, #0
 80082b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	431a      	orrs	r2, r3
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	695b      	ldr	r3, [r3, #20]
 80082c6:	431a      	orrs	r2, r3
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	69db      	ldr	r3, [r3, #28]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	4baa      	ldr	r3, [pc, #680]	@ (8008580 <UART_SetConfig+0x2d8>)
 80082d8:	4013      	ands	r3, r2
 80082da:	697a      	ldr	r2, [r7, #20]
 80082dc:	6812      	ldr	r2, [r2, #0]
 80082de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082e0:	430b      	orrs	r3, r1
 80082e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	68da      	ldr	r2, [r3, #12]
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	430a      	orrs	r2, r1
 80082f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a9f      	ldr	r2, [pc, #636]	@ (8008584 <UART_SetConfig+0x2dc>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d004      	beq.n	8008314 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	6a1b      	ldr	r3, [r3, #32]
 800830e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008310:	4313      	orrs	r3, r2
 8008312:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800831e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008322:	697a      	ldr	r2, [r7, #20]
 8008324:	6812      	ldr	r2, [r2, #0]
 8008326:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008328:	430b      	orrs	r3, r1
 800832a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008332:	f023 010f 	bic.w	r1, r3, #15
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	430a      	orrs	r2, r1
 8008340:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4a90      	ldr	r2, [pc, #576]	@ (8008588 <UART_SetConfig+0x2e0>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d125      	bne.n	8008398 <UART_SetConfig+0xf0>
 800834c:	4b8f      	ldr	r3, [pc, #572]	@ (800858c <UART_SetConfig+0x2e4>)
 800834e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008352:	f003 0303 	and.w	r3, r3, #3
 8008356:	2b03      	cmp	r3, #3
 8008358:	d81a      	bhi.n	8008390 <UART_SetConfig+0xe8>
 800835a:	a201      	add	r2, pc, #4	@ (adr r2, 8008360 <UART_SetConfig+0xb8>)
 800835c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008360:	08008371 	.word	0x08008371
 8008364:	08008381 	.word	0x08008381
 8008368:	08008379 	.word	0x08008379
 800836c:	08008389 	.word	0x08008389
 8008370:	2301      	movs	r3, #1
 8008372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008376:	e116      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008378:	2302      	movs	r3, #2
 800837a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800837e:	e112      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008380:	2304      	movs	r3, #4
 8008382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008386:	e10e      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008388:	2308      	movs	r3, #8
 800838a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800838e:	e10a      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008390:	2310      	movs	r3, #16
 8008392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008396:	e106      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a7c      	ldr	r2, [pc, #496]	@ (8008590 <UART_SetConfig+0x2e8>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d138      	bne.n	8008414 <UART_SetConfig+0x16c>
 80083a2:	4b7a      	ldr	r3, [pc, #488]	@ (800858c <UART_SetConfig+0x2e4>)
 80083a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083a8:	f003 030c 	and.w	r3, r3, #12
 80083ac:	2b0c      	cmp	r3, #12
 80083ae:	d82d      	bhi.n	800840c <UART_SetConfig+0x164>
 80083b0:	a201      	add	r2, pc, #4	@ (adr r2, 80083b8 <UART_SetConfig+0x110>)
 80083b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083b6:	bf00      	nop
 80083b8:	080083ed 	.word	0x080083ed
 80083bc:	0800840d 	.word	0x0800840d
 80083c0:	0800840d 	.word	0x0800840d
 80083c4:	0800840d 	.word	0x0800840d
 80083c8:	080083fd 	.word	0x080083fd
 80083cc:	0800840d 	.word	0x0800840d
 80083d0:	0800840d 	.word	0x0800840d
 80083d4:	0800840d 	.word	0x0800840d
 80083d8:	080083f5 	.word	0x080083f5
 80083dc:	0800840d 	.word	0x0800840d
 80083e0:	0800840d 	.word	0x0800840d
 80083e4:	0800840d 	.word	0x0800840d
 80083e8:	08008405 	.word	0x08008405
 80083ec:	2300      	movs	r3, #0
 80083ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083f2:	e0d8      	b.n	80085a6 <UART_SetConfig+0x2fe>
 80083f4:	2302      	movs	r3, #2
 80083f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083fa:	e0d4      	b.n	80085a6 <UART_SetConfig+0x2fe>
 80083fc:	2304      	movs	r3, #4
 80083fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008402:	e0d0      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008404:	2308      	movs	r3, #8
 8008406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800840a:	e0cc      	b.n	80085a6 <UART_SetConfig+0x2fe>
 800840c:	2310      	movs	r3, #16
 800840e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008412:	e0c8      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a5e      	ldr	r2, [pc, #376]	@ (8008594 <UART_SetConfig+0x2ec>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d125      	bne.n	800846a <UART_SetConfig+0x1c2>
 800841e:	4b5b      	ldr	r3, [pc, #364]	@ (800858c <UART_SetConfig+0x2e4>)
 8008420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008424:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008428:	2b30      	cmp	r3, #48	@ 0x30
 800842a:	d016      	beq.n	800845a <UART_SetConfig+0x1b2>
 800842c:	2b30      	cmp	r3, #48	@ 0x30
 800842e:	d818      	bhi.n	8008462 <UART_SetConfig+0x1ba>
 8008430:	2b20      	cmp	r3, #32
 8008432:	d00a      	beq.n	800844a <UART_SetConfig+0x1a2>
 8008434:	2b20      	cmp	r3, #32
 8008436:	d814      	bhi.n	8008462 <UART_SetConfig+0x1ba>
 8008438:	2b00      	cmp	r3, #0
 800843a:	d002      	beq.n	8008442 <UART_SetConfig+0x19a>
 800843c:	2b10      	cmp	r3, #16
 800843e:	d008      	beq.n	8008452 <UART_SetConfig+0x1aa>
 8008440:	e00f      	b.n	8008462 <UART_SetConfig+0x1ba>
 8008442:	2300      	movs	r3, #0
 8008444:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008448:	e0ad      	b.n	80085a6 <UART_SetConfig+0x2fe>
 800844a:	2302      	movs	r3, #2
 800844c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008450:	e0a9      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008452:	2304      	movs	r3, #4
 8008454:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008458:	e0a5      	b.n	80085a6 <UART_SetConfig+0x2fe>
 800845a:	2308      	movs	r3, #8
 800845c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008460:	e0a1      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008462:	2310      	movs	r3, #16
 8008464:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008468:	e09d      	b.n	80085a6 <UART_SetConfig+0x2fe>
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a4a      	ldr	r2, [pc, #296]	@ (8008598 <UART_SetConfig+0x2f0>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d125      	bne.n	80084c0 <UART_SetConfig+0x218>
 8008474:	4b45      	ldr	r3, [pc, #276]	@ (800858c <UART_SetConfig+0x2e4>)
 8008476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800847a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800847e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008480:	d016      	beq.n	80084b0 <UART_SetConfig+0x208>
 8008482:	2bc0      	cmp	r3, #192	@ 0xc0
 8008484:	d818      	bhi.n	80084b8 <UART_SetConfig+0x210>
 8008486:	2b80      	cmp	r3, #128	@ 0x80
 8008488:	d00a      	beq.n	80084a0 <UART_SetConfig+0x1f8>
 800848a:	2b80      	cmp	r3, #128	@ 0x80
 800848c:	d814      	bhi.n	80084b8 <UART_SetConfig+0x210>
 800848e:	2b00      	cmp	r3, #0
 8008490:	d002      	beq.n	8008498 <UART_SetConfig+0x1f0>
 8008492:	2b40      	cmp	r3, #64	@ 0x40
 8008494:	d008      	beq.n	80084a8 <UART_SetConfig+0x200>
 8008496:	e00f      	b.n	80084b8 <UART_SetConfig+0x210>
 8008498:	2300      	movs	r3, #0
 800849a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800849e:	e082      	b.n	80085a6 <UART_SetConfig+0x2fe>
 80084a0:	2302      	movs	r3, #2
 80084a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084a6:	e07e      	b.n	80085a6 <UART_SetConfig+0x2fe>
 80084a8:	2304      	movs	r3, #4
 80084aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084ae:	e07a      	b.n	80085a6 <UART_SetConfig+0x2fe>
 80084b0:	2308      	movs	r3, #8
 80084b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084b6:	e076      	b.n	80085a6 <UART_SetConfig+0x2fe>
 80084b8:	2310      	movs	r3, #16
 80084ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084be:	e072      	b.n	80085a6 <UART_SetConfig+0x2fe>
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a35      	ldr	r2, [pc, #212]	@ (800859c <UART_SetConfig+0x2f4>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d12a      	bne.n	8008520 <UART_SetConfig+0x278>
 80084ca:	4b30      	ldr	r3, [pc, #192]	@ (800858c <UART_SetConfig+0x2e4>)
 80084cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084d8:	d01a      	beq.n	8008510 <UART_SetConfig+0x268>
 80084da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084de:	d81b      	bhi.n	8008518 <UART_SetConfig+0x270>
 80084e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084e4:	d00c      	beq.n	8008500 <UART_SetConfig+0x258>
 80084e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084ea:	d815      	bhi.n	8008518 <UART_SetConfig+0x270>
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d003      	beq.n	80084f8 <UART_SetConfig+0x250>
 80084f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084f4:	d008      	beq.n	8008508 <UART_SetConfig+0x260>
 80084f6:	e00f      	b.n	8008518 <UART_SetConfig+0x270>
 80084f8:	2300      	movs	r3, #0
 80084fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084fe:	e052      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008500:	2302      	movs	r3, #2
 8008502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008506:	e04e      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008508:	2304      	movs	r3, #4
 800850a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800850e:	e04a      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008510:	2308      	movs	r3, #8
 8008512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008516:	e046      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008518:	2310      	movs	r3, #16
 800851a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800851e:	e042      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a17      	ldr	r2, [pc, #92]	@ (8008584 <UART_SetConfig+0x2dc>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d13a      	bne.n	80085a0 <UART_SetConfig+0x2f8>
 800852a:	4b18      	ldr	r3, [pc, #96]	@ (800858c <UART_SetConfig+0x2e4>)
 800852c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008530:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008534:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008538:	d01a      	beq.n	8008570 <UART_SetConfig+0x2c8>
 800853a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800853e:	d81b      	bhi.n	8008578 <UART_SetConfig+0x2d0>
 8008540:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008544:	d00c      	beq.n	8008560 <UART_SetConfig+0x2b8>
 8008546:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800854a:	d815      	bhi.n	8008578 <UART_SetConfig+0x2d0>
 800854c:	2b00      	cmp	r3, #0
 800854e:	d003      	beq.n	8008558 <UART_SetConfig+0x2b0>
 8008550:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008554:	d008      	beq.n	8008568 <UART_SetConfig+0x2c0>
 8008556:	e00f      	b.n	8008578 <UART_SetConfig+0x2d0>
 8008558:	2300      	movs	r3, #0
 800855a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800855e:	e022      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008560:	2302      	movs	r3, #2
 8008562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008566:	e01e      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008568:	2304      	movs	r3, #4
 800856a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800856e:	e01a      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008570:	2308      	movs	r3, #8
 8008572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008576:	e016      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008578:	2310      	movs	r3, #16
 800857a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800857e:	e012      	b.n	80085a6 <UART_SetConfig+0x2fe>
 8008580:	cfff69f3 	.word	0xcfff69f3
 8008584:	40008000 	.word	0x40008000
 8008588:	40013800 	.word	0x40013800
 800858c:	40021000 	.word	0x40021000
 8008590:	40004400 	.word	0x40004400
 8008594:	40004800 	.word	0x40004800
 8008598:	40004c00 	.word	0x40004c00
 800859c:	40005000 	.word	0x40005000
 80085a0:	2310      	movs	r3, #16
 80085a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4aae      	ldr	r2, [pc, #696]	@ (8008864 <UART_SetConfig+0x5bc>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	f040 8097 	bne.w	80086e0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80085b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085b6:	2b08      	cmp	r3, #8
 80085b8:	d823      	bhi.n	8008602 <UART_SetConfig+0x35a>
 80085ba:	a201      	add	r2, pc, #4	@ (adr r2, 80085c0 <UART_SetConfig+0x318>)
 80085bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c0:	080085e5 	.word	0x080085e5
 80085c4:	08008603 	.word	0x08008603
 80085c8:	080085ed 	.word	0x080085ed
 80085cc:	08008603 	.word	0x08008603
 80085d0:	080085f3 	.word	0x080085f3
 80085d4:	08008603 	.word	0x08008603
 80085d8:	08008603 	.word	0x08008603
 80085dc:	08008603 	.word	0x08008603
 80085e0:	080085fb 	.word	0x080085fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085e4:	f7fd fd98 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 80085e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085ea:	e010      	b.n	800860e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085ec:	4b9e      	ldr	r3, [pc, #632]	@ (8008868 <UART_SetConfig+0x5c0>)
 80085ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085f0:	e00d      	b.n	800860e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085f2:	f7fd fd23 	bl	800603c <HAL_RCC_GetSysClockFreq>
 80085f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085f8:	e009      	b.n	800860e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008600:	e005      	b.n	800860e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008602:	2300      	movs	r3, #0
 8008604:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800860c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	2b00      	cmp	r3, #0
 8008612:	f000 8130 	beq.w	8008876 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800861a:	4a94      	ldr	r2, [pc, #592]	@ (800886c <UART_SetConfig+0x5c4>)
 800861c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008620:	461a      	mov	r2, r3
 8008622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008624:	fbb3 f3f2 	udiv	r3, r3, r2
 8008628:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	685a      	ldr	r2, [r3, #4]
 800862e:	4613      	mov	r3, r2
 8008630:	005b      	lsls	r3, r3, #1
 8008632:	4413      	add	r3, r2
 8008634:	69ba      	ldr	r2, [r7, #24]
 8008636:	429a      	cmp	r2, r3
 8008638:	d305      	bcc.n	8008646 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008640:	69ba      	ldr	r2, [r7, #24]
 8008642:	429a      	cmp	r2, r3
 8008644:	d903      	bls.n	800864e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008646:	2301      	movs	r3, #1
 8008648:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800864c:	e113      	b.n	8008876 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800864e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008650:	2200      	movs	r2, #0
 8008652:	60bb      	str	r3, [r7, #8]
 8008654:	60fa      	str	r2, [r7, #12]
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800865a:	4a84      	ldr	r2, [pc, #528]	@ (800886c <UART_SetConfig+0x5c4>)
 800865c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008660:	b29b      	uxth	r3, r3
 8008662:	2200      	movs	r2, #0
 8008664:	603b      	str	r3, [r7, #0]
 8008666:	607a      	str	r2, [r7, #4]
 8008668:	e9d7 2300 	ldrd	r2, r3, [r7]
 800866c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008670:	f7f8 fb32 	bl	8000cd8 <__aeabi_uldivmod>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	4610      	mov	r0, r2
 800867a:	4619      	mov	r1, r3
 800867c:	f04f 0200 	mov.w	r2, #0
 8008680:	f04f 0300 	mov.w	r3, #0
 8008684:	020b      	lsls	r3, r1, #8
 8008686:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800868a:	0202      	lsls	r2, r0, #8
 800868c:	6979      	ldr	r1, [r7, #20]
 800868e:	6849      	ldr	r1, [r1, #4]
 8008690:	0849      	lsrs	r1, r1, #1
 8008692:	2000      	movs	r0, #0
 8008694:	460c      	mov	r4, r1
 8008696:	4605      	mov	r5, r0
 8008698:	eb12 0804 	adds.w	r8, r2, r4
 800869c:	eb43 0905 	adc.w	r9, r3, r5
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	2200      	movs	r2, #0
 80086a6:	469a      	mov	sl, r3
 80086a8:	4693      	mov	fp, r2
 80086aa:	4652      	mov	r2, sl
 80086ac:	465b      	mov	r3, fp
 80086ae:	4640      	mov	r0, r8
 80086b0:	4649      	mov	r1, r9
 80086b2:	f7f8 fb11 	bl	8000cd8 <__aeabi_uldivmod>
 80086b6:	4602      	mov	r2, r0
 80086b8:	460b      	mov	r3, r1
 80086ba:	4613      	mov	r3, r2
 80086bc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80086be:	6a3b      	ldr	r3, [r7, #32]
 80086c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086c4:	d308      	bcc.n	80086d8 <UART_SetConfig+0x430>
 80086c6:	6a3b      	ldr	r3, [r7, #32]
 80086c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086cc:	d204      	bcs.n	80086d8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	6a3a      	ldr	r2, [r7, #32]
 80086d4:	60da      	str	r2, [r3, #12]
 80086d6:	e0ce      	b.n	8008876 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80086de:	e0ca      	b.n	8008876 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	69db      	ldr	r3, [r3, #28]
 80086e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086e8:	d166      	bne.n	80087b8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80086ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80086ee:	2b08      	cmp	r3, #8
 80086f0:	d827      	bhi.n	8008742 <UART_SetConfig+0x49a>
 80086f2:	a201      	add	r2, pc, #4	@ (adr r2, 80086f8 <UART_SetConfig+0x450>)
 80086f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086f8:	0800871d 	.word	0x0800871d
 80086fc:	08008725 	.word	0x08008725
 8008700:	0800872d 	.word	0x0800872d
 8008704:	08008743 	.word	0x08008743
 8008708:	08008733 	.word	0x08008733
 800870c:	08008743 	.word	0x08008743
 8008710:	08008743 	.word	0x08008743
 8008714:	08008743 	.word	0x08008743
 8008718:	0800873b 	.word	0x0800873b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800871c:	f7fd fcfc 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 8008720:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008722:	e014      	b.n	800874e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008724:	f7fd fd0e 	bl	8006144 <HAL_RCC_GetPCLK2Freq>
 8008728:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800872a:	e010      	b.n	800874e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800872c:	4b4e      	ldr	r3, [pc, #312]	@ (8008868 <UART_SetConfig+0x5c0>)
 800872e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008730:	e00d      	b.n	800874e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008732:	f7fd fc83 	bl	800603c <HAL_RCC_GetSysClockFreq>
 8008736:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008738:	e009      	b.n	800874e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800873a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800873e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008740:	e005      	b.n	800874e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008742:	2300      	movs	r3, #0
 8008744:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008746:	2301      	movs	r3, #1
 8008748:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800874c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800874e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008750:	2b00      	cmp	r3, #0
 8008752:	f000 8090 	beq.w	8008876 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800875a:	4a44      	ldr	r2, [pc, #272]	@ (800886c <UART_SetConfig+0x5c4>)
 800875c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008760:	461a      	mov	r2, r3
 8008762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008764:	fbb3 f3f2 	udiv	r3, r3, r2
 8008768:	005a      	lsls	r2, r3, #1
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	085b      	lsrs	r3, r3, #1
 8008770:	441a      	add	r2, r3
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	fbb2 f3f3 	udiv	r3, r2, r3
 800877a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800877c:	6a3b      	ldr	r3, [r7, #32]
 800877e:	2b0f      	cmp	r3, #15
 8008780:	d916      	bls.n	80087b0 <UART_SetConfig+0x508>
 8008782:	6a3b      	ldr	r3, [r7, #32]
 8008784:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008788:	d212      	bcs.n	80087b0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800878a:	6a3b      	ldr	r3, [r7, #32]
 800878c:	b29b      	uxth	r3, r3
 800878e:	f023 030f 	bic.w	r3, r3, #15
 8008792:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008794:	6a3b      	ldr	r3, [r7, #32]
 8008796:	085b      	lsrs	r3, r3, #1
 8008798:	b29b      	uxth	r3, r3
 800879a:	f003 0307 	and.w	r3, r3, #7
 800879e:	b29a      	uxth	r2, r3
 80087a0:	8bfb      	ldrh	r3, [r7, #30]
 80087a2:	4313      	orrs	r3, r2
 80087a4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	8bfa      	ldrh	r2, [r7, #30]
 80087ac:	60da      	str	r2, [r3, #12]
 80087ae:	e062      	b.n	8008876 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80087b0:	2301      	movs	r3, #1
 80087b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80087b6:	e05e      	b.n	8008876 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80087b8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80087bc:	2b08      	cmp	r3, #8
 80087be:	d828      	bhi.n	8008812 <UART_SetConfig+0x56a>
 80087c0:	a201      	add	r2, pc, #4	@ (adr r2, 80087c8 <UART_SetConfig+0x520>)
 80087c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c6:	bf00      	nop
 80087c8:	080087ed 	.word	0x080087ed
 80087cc:	080087f5 	.word	0x080087f5
 80087d0:	080087fd 	.word	0x080087fd
 80087d4:	08008813 	.word	0x08008813
 80087d8:	08008803 	.word	0x08008803
 80087dc:	08008813 	.word	0x08008813
 80087e0:	08008813 	.word	0x08008813
 80087e4:	08008813 	.word	0x08008813
 80087e8:	0800880b 	.word	0x0800880b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087ec:	f7fd fc94 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 80087f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80087f2:	e014      	b.n	800881e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087f4:	f7fd fca6 	bl	8006144 <HAL_RCC_GetPCLK2Freq>
 80087f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80087fa:	e010      	b.n	800881e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087fc:	4b1a      	ldr	r3, [pc, #104]	@ (8008868 <UART_SetConfig+0x5c0>)
 80087fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008800:	e00d      	b.n	800881e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008802:	f7fd fc1b 	bl	800603c <HAL_RCC_GetSysClockFreq>
 8008806:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008808:	e009      	b.n	800881e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800880a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800880e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008810:	e005      	b.n	800881e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008812:	2300      	movs	r3, #0
 8008814:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008816:	2301      	movs	r3, #1
 8008818:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800881c:	bf00      	nop
    }

    if (pclk != 0U)
 800881e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008820:	2b00      	cmp	r3, #0
 8008822:	d028      	beq.n	8008876 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008828:	4a10      	ldr	r2, [pc, #64]	@ (800886c <UART_SetConfig+0x5c4>)
 800882a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800882e:	461a      	mov	r2, r3
 8008830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008832:	fbb3 f2f2 	udiv	r2, r3, r2
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	085b      	lsrs	r3, r3, #1
 800883c:	441a      	add	r2, r3
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	fbb2 f3f3 	udiv	r3, r2, r3
 8008846:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008848:	6a3b      	ldr	r3, [r7, #32]
 800884a:	2b0f      	cmp	r3, #15
 800884c:	d910      	bls.n	8008870 <UART_SetConfig+0x5c8>
 800884e:	6a3b      	ldr	r3, [r7, #32]
 8008850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008854:	d20c      	bcs.n	8008870 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008856:	6a3b      	ldr	r3, [r7, #32]
 8008858:	b29a      	uxth	r2, r3
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	60da      	str	r2, [r3, #12]
 8008860:	e009      	b.n	8008876 <UART_SetConfig+0x5ce>
 8008862:	bf00      	nop
 8008864:	40008000 	.word	0x40008000
 8008868:	00f42400 	.word	0x00f42400
 800886c:	0801264c 	.word	0x0801264c
      }
      else
      {
        ret = HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	2201      	movs	r2, #1
 800887a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	2201      	movs	r2, #1
 8008882:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	2200      	movs	r2, #0
 800888a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	2200      	movs	r2, #0
 8008890:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008892:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008896:	4618      	mov	r0, r3
 8008898:	3730      	adds	r7, #48	@ 0x30
 800889a:	46bd      	mov	sp, r7
 800889c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080088a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ac:	f003 0308 	and.w	r3, r3, #8
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00a      	beq.n	80088ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	430a      	orrs	r2, r1
 80088c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ce:	f003 0301 	and.w	r3, r3, #1
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00a      	beq.n	80088ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	430a      	orrs	r2, r1
 80088ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f0:	f003 0302 	and.w	r3, r3, #2
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00a      	beq.n	800890e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	430a      	orrs	r2, r1
 800890c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008912:	f003 0304 	and.w	r3, r3, #4
 8008916:	2b00      	cmp	r3, #0
 8008918:	d00a      	beq.n	8008930 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	430a      	orrs	r2, r1
 800892e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008934:	f003 0310 	and.w	r3, r3, #16
 8008938:	2b00      	cmp	r3, #0
 800893a:	d00a      	beq.n	8008952 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	430a      	orrs	r2, r1
 8008950:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008956:	f003 0320 	and.w	r3, r3, #32
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00a      	beq.n	8008974 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	430a      	orrs	r2, r1
 8008972:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800897c:	2b00      	cmp	r3, #0
 800897e:	d01a      	beq.n	80089b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	430a      	orrs	r2, r1
 8008994:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800899a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800899e:	d10a      	bne.n	80089b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	430a      	orrs	r2, r1
 80089b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d00a      	beq.n	80089d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	430a      	orrs	r2, r1
 80089d6:	605a      	str	r2, [r3, #4]
  }
}
 80089d8:	bf00      	nop
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b098      	sub	sp, #96	@ 0x60
 80089e8:	af02      	add	r7, sp, #8
 80089ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80089f4:	f7fb fb14 	bl	8004020 <HAL_GetTick>
 80089f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 0308 	and.w	r3, r3, #8
 8008a04:	2b08      	cmp	r3, #8
 8008a06:	d12f      	bne.n	8008a68 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a0c:	9300      	str	r3, [sp, #0]
 8008a0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a10:	2200      	movs	r2, #0
 8008a12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 f88e 	bl	8008b38 <UART_WaitOnFlagUntilTimeout>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d022      	beq.n	8008a68 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2a:	e853 3f00 	ldrex	r3, [r3]
 8008a2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a36:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	461a      	mov	r2, r3
 8008a3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a40:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a48:	e841 2300 	strex	r3, r2, [r1]
 8008a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1e6      	bne.n	8008a22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2220      	movs	r2, #32
 8008a58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a64:	2303      	movs	r3, #3
 8008a66:	e063      	b.n	8008b30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f003 0304 	and.w	r3, r3, #4
 8008a72:	2b04      	cmp	r3, #4
 8008a74:	d149      	bne.n	8008b0a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a76:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a7a:	9300      	str	r3, [sp, #0]
 8008a7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 f857 	bl	8008b38 <UART_WaitOnFlagUntilTimeout>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d03c      	beq.n	8008b0a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a98:	e853 3f00 	ldrex	r3, [r3]
 8008a9c:	623b      	str	r3, [r7, #32]
   return(result);
 8008a9e:	6a3b      	ldr	r3, [r7, #32]
 8008aa0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008aa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	461a      	mov	r2, r3
 8008aac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008aae:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ab0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ab4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ab6:	e841 2300 	strex	r3, r2, [r1]
 8008aba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1e6      	bne.n	8008a90 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3308      	adds	r3, #8
 8008ac8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	e853 3f00 	ldrex	r3, [r3]
 8008ad0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f023 0301 	bic.w	r3, r3, #1
 8008ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	3308      	adds	r3, #8
 8008ae0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ae2:	61fa      	str	r2, [r7, #28]
 8008ae4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae6:	69b9      	ldr	r1, [r7, #24]
 8008ae8:	69fa      	ldr	r2, [r7, #28]
 8008aea:	e841 2300 	strex	r3, r2, [r1]
 8008aee:	617b      	str	r3, [r7, #20]
   return(result);
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1e5      	bne.n	8008ac2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2220      	movs	r2, #32
 8008afa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b06:	2303      	movs	r3, #3
 8008b08:	e012      	b.n	8008b30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2220      	movs	r2, #32
 8008b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2220      	movs	r2, #32
 8008b16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b2e:	2300      	movs	r3, #0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3758      	adds	r7, #88	@ 0x58
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}

08008b38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b084      	sub	sp, #16
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	603b      	str	r3, [r7, #0]
 8008b44:	4613      	mov	r3, r2
 8008b46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b48:	e04f      	b.n	8008bea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b50:	d04b      	beq.n	8008bea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b52:	f7fb fa65 	bl	8004020 <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	69ba      	ldr	r2, [r7, #24]
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d302      	bcc.n	8008b68 <UART_WaitOnFlagUntilTimeout+0x30>
 8008b62:	69bb      	ldr	r3, [r7, #24]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d101      	bne.n	8008b6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	e04e      	b.n	8008c0a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f003 0304 	and.w	r3, r3, #4
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d037      	beq.n	8008bea <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	2b80      	cmp	r3, #128	@ 0x80
 8008b7e:	d034      	beq.n	8008bea <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	2b40      	cmp	r3, #64	@ 0x40
 8008b84:	d031      	beq.n	8008bea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	69db      	ldr	r3, [r3, #28]
 8008b8c:	f003 0308 	and.w	r3, r3, #8
 8008b90:	2b08      	cmp	r3, #8
 8008b92:	d110      	bne.n	8008bb6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	2208      	movs	r2, #8
 8008b9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b9c:	68f8      	ldr	r0, [r7, #12]
 8008b9e:	f000 f95b 	bl	8008e58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2208      	movs	r2, #8
 8008ba6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2200      	movs	r2, #0
 8008bae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e029      	b.n	8008c0a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	69db      	ldr	r3, [r3, #28]
 8008bbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008bc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008bc4:	d111      	bne.n	8008bea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008bce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008bd0:	68f8      	ldr	r0, [r7, #12]
 8008bd2:	f000 f941 	bl	8008e58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2220      	movs	r2, #32
 8008bda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008be6:	2303      	movs	r3, #3
 8008be8:	e00f      	b.n	8008c0a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	69da      	ldr	r2, [r3, #28]
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	68ba      	ldr	r2, [r7, #8]
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	bf0c      	ite	eq
 8008bfa:	2301      	moveq	r3, #1
 8008bfc:	2300      	movne	r3, #0
 8008bfe:	b2db      	uxtb	r3, r3
 8008c00:	461a      	mov	r2, r3
 8008c02:	79fb      	ldrb	r3, [r7, #7]
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d0a0      	beq.n	8008b4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c08:	2300      	movs	r3, #0
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
	...

08008c14 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b0a3      	sub	sp, #140	@ 0x8c
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	60b9      	str	r1, [r7, #8]
 8008c1e:	4613      	mov	r3, r2
 8008c20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	68ba      	ldr	r2, [r7, #8]
 8008c26:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	88fa      	ldrh	r2, [r7, #6]
 8008c2c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	88fa      	ldrh	r2, [r7, #6]
 8008c34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c46:	d10e      	bne.n	8008c66 <UART_Start_Receive_IT+0x52>
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	691b      	ldr	r3, [r3, #16]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d105      	bne.n	8008c5c <UART_Start_Receive_IT+0x48>
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008c56:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c5a:	e02d      	b.n	8008cb8 <UART_Start_Receive_IT+0xa4>
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	22ff      	movs	r2, #255	@ 0xff
 8008c60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c64:	e028      	b.n	8008cb8 <UART_Start_Receive_IT+0xa4>
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10d      	bne.n	8008c8a <UART_Start_Receive_IT+0x76>
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	691b      	ldr	r3, [r3, #16]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d104      	bne.n	8008c80 <UART_Start_Receive_IT+0x6c>
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	22ff      	movs	r2, #255	@ 0xff
 8008c7a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c7e:	e01b      	b.n	8008cb8 <UART_Start_Receive_IT+0xa4>
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	227f      	movs	r2, #127	@ 0x7f
 8008c84:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c88:	e016      	b.n	8008cb8 <UART_Start_Receive_IT+0xa4>
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c92:	d10d      	bne.n	8008cb0 <UART_Start_Receive_IT+0x9c>
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	691b      	ldr	r3, [r3, #16]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d104      	bne.n	8008ca6 <UART_Start_Receive_IT+0x92>
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	227f      	movs	r2, #127	@ 0x7f
 8008ca0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ca4:	e008      	b.n	8008cb8 <UART_Start_Receive_IT+0xa4>
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	223f      	movs	r2, #63	@ 0x3f
 8008caa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008cae:	e003      	b.n	8008cb8 <UART_Start_Receive_IT+0xa4>
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2222      	movs	r2, #34	@ 0x22
 8008cc4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	3308      	adds	r3, #8
 8008cce:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cd2:	e853 3f00 	ldrex	r3, [r3]
 8008cd6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008cd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cda:	f043 0301 	orr.w	r3, r3, #1
 8008cde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3308      	adds	r3, #8
 8008ce8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008cec:	673a      	str	r2, [r7, #112]	@ 0x70
 8008cee:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008cf2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008cf4:	e841 2300 	strex	r3, r2, [r1]
 8008cf8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008cfa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d1e3      	bne.n	8008cc8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d08:	d14f      	bne.n	8008daa <UART_Start_Receive_IT+0x196>
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008d10:	88fa      	ldrh	r2, [r7, #6]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d349      	bcc.n	8008daa <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d1e:	d107      	bne.n	8008d30 <UART_Start_Receive_IT+0x11c>
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	691b      	ldr	r3, [r3, #16]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d103      	bne.n	8008d30 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	4a47      	ldr	r2, [pc, #284]	@ (8008e48 <UART_Start_Receive_IT+0x234>)
 8008d2c:	675a      	str	r2, [r3, #116]	@ 0x74
 8008d2e:	e002      	b.n	8008d36 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	4a46      	ldr	r2, [pc, #280]	@ (8008e4c <UART_Start_Receive_IT+0x238>)
 8008d34:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	691b      	ldr	r3, [r3, #16]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d01a      	beq.n	8008d74 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d46:	e853 3f00 	ldrex	r3, [r3]
 8008d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008d4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d52:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d62:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d64:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008d66:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d68:	e841 2300 	strex	r3, r2, [r1]
 8008d6c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008d6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d1e4      	bne.n	8008d3e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	3308      	adds	r3, #8
 8008d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d7e:	e853 3f00 	ldrex	r3, [r3]
 8008d82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	3308      	adds	r3, #8
 8008d92:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008d94:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008d96:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d98:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008d9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d9c:	e841 2300 	strex	r3, r2, [r1]
 8008da0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d1e5      	bne.n	8008d74 <UART_Start_Receive_IT+0x160>
 8008da8:	e046      	b.n	8008e38 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008db2:	d107      	bne.n	8008dc4 <UART_Start_Receive_IT+0x1b0>
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	691b      	ldr	r3, [r3, #16]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d103      	bne.n	8008dc4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	4a24      	ldr	r2, [pc, #144]	@ (8008e50 <UART_Start_Receive_IT+0x23c>)
 8008dc0:	675a      	str	r2, [r3, #116]	@ 0x74
 8008dc2:	e002      	b.n	8008dca <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4a23      	ldr	r2, [pc, #140]	@ (8008e54 <UART_Start_Receive_IT+0x240>)
 8008dc8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d019      	beq.n	8008e06 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dda:	e853 3f00 	ldrex	r3, [r3]
 8008dde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008de6:	677b      	str	r3, [r7, #116]	@ 0x74
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	461a      	mov	r2, r3
 8008dee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008df0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008df2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008df6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008df8:	e841 2300 	strex	r3, r2, [r1]
 8008dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1e6      	bne.n	8008dd2 <UART_Start_Receive_IT+0x1be>
 8008e04:	e018      	b.n	8008e38 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	e853 3f00 	ldrex	r3, [r3]
 8008e12:	613b      	str	r3, [r7, #16]
   return(result);
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	f043 0320 	orr.w	r3, r3, #32
 8008e1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	461a      	mov	r2, r3
 8008e22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e24:	623b      	str	r3, [r7, #32]
 8008e26:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e28:	69f9      	ldr	r1, [r7, #28]
 8008e2a:	6a3a      	ldr	r2, [r7, #32]
 8008e2c:	e841 2300 	strex	r3, r2, [r1]
 8008e30:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e32:	69bb      	ldr	r3, [r7, #24]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d1e6      	bne.n	8008e06 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	378c      	adds	r7, #140	@ 0x8c
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr
 8008e46:	bf00      	nop
 8008e48:	08009675 	.word	0x08009675
 8008e4c:	08009311 	.word	0x08009311
 8008e50:	08009159 	.word	0x08009159
 8008e54:	08008fa1 	.word	0x08008fa1

08008e58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b095      	sub	sp, #84	@ 0x54
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e68:	e853 3f00 	ldrex	r3, [r3]
 8008e6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e80:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e86:	e841 2300 	strex	r3, r2, [r1]
 8008e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d1e6      	bne.n	8008e60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	3308      	adds	r3, #8
 8008e98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9a:	6a3b      	ldr	r3, [r7, #32]
 8008e9c:	e853 3f00 	ldrex	r3, [r3]
 8008ea0:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ea2:	69fb      	ldr	r3, [r7, #28]
 8008ea4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ea8:	f023 0301 	bic.w	r3, r3, #1
 8008eac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	3308      	adds	r3, #8
 8008eb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008eb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ebc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ebe:	e841 2300 	strex	r3, r2, [r1]
 8008ec2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d1e3      	bne.n	8008e92 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d118      	bne.n	8008f04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	e853 3f00 	ldrex	r3, [r3]
 8008ede:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	f023 0310 	bic.w	r3, r3, #16
 8008ee6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	461a      	mov	r2, r3
 8008eee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ef0:	61bb      	str	r3, [r7, #24]
 8008ef2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef4:	6979      	ldr	r1, [r7, #20]
 8008ef6:	69ba      	ldr	r2, [r7, #24]
 8008ef8:	e841 2300 	strex	r3, r2, [r1]
 8008efc:	613b      	str	r3, [r7, #16]
   return(result);
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d1e6      	bne.n	8008ed2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2220      	movs	r2, #32
 8008f08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2200      	movs	r2, #0
 8008f16:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008f18:	bf00      	nop
 8008f1a:	3754      	adds	r7, #84	@ 0x54
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b084      	sub	sp, #16
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f3a:	68f8      	ldr	r0, [r7, #12]
 8008f3c:	f7ff f99e 	bl	800827c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f40:	bf00      	nop
 8008f42:	3710      	adds	r7, #16
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b088      	sub	sp, #32
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	e853 3f00 	ldrex	r3, [r3]
 8008f5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f64:	61fb      	str	r3, [r7, #28]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	61bb      	str	r3, [r7, #24]
 8008f70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f72:	6979      	ldr	r1, [r7, #20]
 8008f74:	69ba      	ldr	r2, [r7, #24]
 8008f76:	e841 2300 	strex	r3, r2, [r1]
 8008f7a:	613b      	str	r3, [r7, #16]
   return(result);
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1e6      	bne.n	8008f50 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2220      	movs	r2, #32
 8008f86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f7ff f969 	bl	8008268 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f96:	bf00      	nop
 8008f98:	3720      	adds	r7, #32
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}
	...

08008fa0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b09c      	sub	sp, #112	@ 0x70
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008fae:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fb8:	2b22      	cmp	r3, #34	@ 0x22
 8008fba:	f040 80be 	bne.w	800913a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fc4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008fc8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008fcc:	b2d9      	uxtb	r1, r3
 8008fce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008fd2:	b2da      	uxtb	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fd8:	400a      	ands	r2, r1
 8008fda:	b2d2      	uxtb	r2, r2
 8008fdc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe2:	1c5a      	adds	r2, r3, #1
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	b29a      	uxth	r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009000:	b29b      	uxth	r3, r3
 8009002:	2b00      	cmp	r3, #0
 8009004:	f040 80a1 	bne.w	800914a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009010:	e853 3f00 	ldrex	r3, [r3]
 8009014:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009016:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009018:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800901c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	461a      	mov	r2, r3
 8009024:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009026:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009028:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800902a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800902c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800902e:	e841 2300 	strex	r3, r2, [r1]
 8009032:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009034:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1e6      	bne.n	8009008 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	3308      	adds	r3, #8
 8009040:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009044:	e853 3f00 	ldrex	r3, [r3]
 8009048:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800904a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800904c:	f023 0301 	bic.w	r3, r3, #1
 8009050:	667b      	str	r3, [r7, #100]	@ 0x64
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	3308      	adds	r3, #8
 8009058:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800905a:	647a      	str	r2, [r7, #68]	@ 0x44
 800905c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800905e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009060:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009062:	e841 2300 	strex	r3, r2, [r1]
 8009066:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800906a:	2b00      	cmp	r3, #0
 800906c:	d1e5      	bne.n	800903a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2220      	movs	r2, #32
 8009072:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2200      	movs	r2, #0
 800907a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2200      	movs	r2, #0
 8009080:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a33      	ldr	r2, [pc, #204]	@ (8009154 <UART_RxISR_8BIT+0x1b4>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d01f      	beq.n	80090cc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009096:	2b00      	cmp	r3, #0
 8009098:	d018      	beq.n	80090cc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a2:	e853 3f00 	ldrex	r3, [r3]
 80090a6:	623b      	str	r3, [r7, #32]
   return(result);
 80090a8:	6a3b      	ldr	r3, [r7, #32]
 80090aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80090ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	461a      	mov	r2, r3
 80090b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80090b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80090ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090c0:	e841 2300 	strex	r3, r2, [r1]
 80090c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d1e6      	bne.n	800909a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d12e      	bne.n	8009132 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2200      	movs	r2, #0
 80090d8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	e853 3f00 	ldrex	r3, [r3]
 80090e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f023 0310 	bic.w	r3, r3, #16
 80090ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	461a      	mov	r2, r3
 80090f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80090f8:	61fb      	str	r3, [r7, #28]
 80090fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090fc:	69b9      	ldr	r1, [r7, #24]
 80090fe:	69fa      	ldr	r2, [r7, #28]
 8009100:	e841 2300 	strex	r3, r2, [r1]
 8009104:	617b      	str	r3, [r7, #20]
   return(result);
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d1e6      	bne.n	80090da <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	69db      	ldr	r3, [r3, #28]
 8009112:	f003 0310 	and.w	r3, r3, #16
 8009116:	2b10      	cmp	r3, #16
 8009118:	d103      	bne.n	8009122 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2210      	movs	r2, #16
 8009120:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009128:	4619      	mov	r1, r3
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f7ff f8b0 	bl	8008290 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009130:	e00b      	b.n	800914a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f7f8 ff4e 	bl	8001fd4 <HAL_UART_RxCpltCallback>
}
 8009138:	e007      	b.n	800914a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	699a      	ldr	r2, [r3, #24]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f042 0208 	orr.w	r2, r2, #8
 8009148:	619a      	str	r2, [r3, #24]
}
 800914a:	bf00      	nop
 800914c:	3770      	adds	r7, #112	@ 0x70
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
 8009152:	bf00      	nop
 8009154:	40008000 	.word	0x40008000

08009158 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b09c      	sub	sp, #112	@ 0x70
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009166:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009170:	2b22      	cmp	r3, #34	@ 0x22
 8009172:	f040 80be 	bne.w	80092f2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800917c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009184:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009186:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800918a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800918e:	4013      	ands	r3, r2
 8009190:	b29a      	uxth	r2, r3
 8009192:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009194:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800919a:	1c9a      	adds	r2, r3, #2
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	3b01      	subs	r3, #1
 80091aa:	b29a      	uxth	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f040 80a1 	bne.w	8009302 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091c8:	e853 3f00 	ldrex	r3, [r3]
 80091cc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80091ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	461a      	mov	r2, r3
 80091dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091de:	657b      	str	r3, [r7, #84]	@ 0x54
 80091e0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80091e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80091e6:	e841 2300 	strex	r3, r2, [r1]
 80091ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80091ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1e6      	bne.n	80091c0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	3308      	adds	r3, #8
 80091f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091fc:	e853 3f00 	ldrex	r3, [r3]
 8009200:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009204:	f023 0301 	bic.w	r3, r3, #1
 8009208:	663b      	str	r3, [r7, #96]	@ 0x60
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	3308      	adds	r3, #8
 8009210:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009212:	643a      	str	r2, [r7, #64]	@ 0x40
 8009214:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009216:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009218:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800921a:	e841 2300 	strex	r3, r2, [r1]
 800921e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009222:	2b00      	cmp	r3, #0
 8009224:	d1e5      	bne.n	80091f2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2220      	movs	r2, #32
 800922a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2200      	movs	r2, #0
 8009232:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2200      	movs	r2, #0
 8009238:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4a33      	ldr	r2, [pc, #204]	@ (800930c <UART_RxISR_16BIT+0x1b4>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d01f      	beq.n	8009284 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800924e:	2b00      	cmp	r3, #0
 8009250:	d018      	beq.n	8009284 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009258:	6a3b      	ldr	r3, [r7, #32]
 800925a:	e853 3f00 	ldrex	r3, [r3]
 800925e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009260:	69fb      	ldr	r3, [r7, #28]
 8009262:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009266:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	461a      	mov	r2, r3
 800926e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009270:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009272:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009274:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009278:	e841 2300 	strex	r3, r2, [r1]
 800927c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800927e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009280:	2b00      	cmp	r3, #0
 8009282:	d1e6      	bne.n	8009252 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009288:	2b01      	cmp	r3, #1
 800928a:	d12e      	bne.n	80092ea <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	e853 3f00 	ldrex	r3, [r3]
 800929e:	60bb      	str	r3, [r7, #8]
   return(result);
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	f023 0310 	bic.w	r3, r3, #16
 80092a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	461a      	mov	r2, r3
 80092ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80092b0:	61bb      	str	r3, [r7, #24]
 80092b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b4:	6979      	ldr	r1, [r7, #20]
 80092b6:	69ba      	ldr	r2, [r7, #24]
 80092b8:	e841 2300 	strex	r3, r2, [r1]
 80092bc:	613b      	str	r3, [r7, #16]
   return(result);
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d1e6      	bne.n	8009292 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	69db      	ldr	r3, [r3, #28]
 80092ca:	f003 0310 	and.w	r3, r3, #16
 80092ce:	2b10      	cmp	r3, #16
 80092d0:	d103      	bne.n	80092da <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2210      	movs	r2, #16
 80092d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80092e0:	4619      	mov	r1, r3
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f7fe ffd4 	bl	8008290 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80092e8:	e00b      	b.n	8009302 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f7f8 fe72 	bl	8001fd4 <HAL_UART_RxCpltCallback>
}
 80092f0:	e007      	b.n	8009302 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	699a      	ldr	r2, [r3, #24]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f042 0208 	orr.w	r2, r2, #8
 8009300:	619a      	str	r2, [r3, #24]
}
 8009302:	bf00      	nop
 8009304:	3770      	adds	r7, #112	@ 0x70
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	40008000 	.word	0x40008000

08009310 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b0ac      	sub	sp, #176	@ 0xb0
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800931e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	69db      	ldr	r3, [r3, #28]
 8009328:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009346:	2b22      	cmp	r3, #34	@ 0x22
 8009348:	f040 8183 	bne.w	8009652 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009352:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009356:	e126      	b.n	80095a6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800935e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009362:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009366:	b2d9      	uxtb	r1, r3
 8009368:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800936c:	b2da      	uxtb	r2, r3
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009372:	400a      	ands	r2, r1
 8009374:	b2d2      	uxtb	r2, r2
 8009376:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800937c:	1c5a      	adds	r2, r3, #1
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009388:	b29b      	uxth	r3, r3
 800938a:	3b01      	subs	r3, #1
 800938c:	b29a      	uxth	r2, r3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	69db      	ldr	r3, [r3, #28]
 800939a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800939e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093a2:	f003 0307 	and.w	r3, r3, #7
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d053      	beq.n	8009452 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80093aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093ae:	f003 0301 	and.w	r3, r3, #1
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d011      	beq.n	80093da <UART_RxISR_8BIT_FIFOEN+0xca>
 80093b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80093ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00b      	beq.n	80093da <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2201      	movs	r2, #1
 80093c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093d0:	f043 0201 	orr.w	r2, r3, #1
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093de:	f003 0302 	and.w	r3, r3, #2
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d011      	beq.n	800940a <UART_RxISR_8BIT_FIFOEN+0xfa>
 80093e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80093ea:	f003 0301 	and.w	r3, r3, #1
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00b      	beq.n	800940a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	2202      	movs	r2, #2
 80093f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009400:	f043 0204 	orr.w	r2, r3, #4
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800940a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800940e:	f003 0304 	and.w	r3, r3, #4
 8009412:	2b00      	cmp	r3, #0
 8009414:	d011      	beq.n	800943a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009416:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800941a:	f003 0301 	and.w	r3, r3, #1
 800941e:	2b00      	cmp	r3, #0
 8009420:	d00b      	beq.n	800943a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	2204      	movs	r2, #4
 8009428:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009430:	f043 0202 	orr.w	r2, r3, #2
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009440:	2b00      	cmp	r3, #0
 8009442:	d006      	beq.n	8009452 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f7fe ff19 	bl	800827c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2200      	movs	r2, #0
 800944e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009458:	b29b      	uxth	r3, r3
 800945a:	2b00      	cmp	r3, #0
 800945c:	f040 80a3 	bne.w	80095a6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009466:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009468:	e853 3f00 	ldrex	r3, [r3]
 800946c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800946e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009474:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	461a      	mov	r2, r3
 800947e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009482:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009484:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009486:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009488:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800948a:	e841 2300 	strex	r3, r2, [r1]
 800948e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009490:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009492:	2b00      	cmp	r3, #0
 8009494:	d1e4      	bne.n	8009460 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	3308      	adds	r3, #8
 800949c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094a0:	e853 3f00 	ldrex	r3, [r3]
 80094a4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80094a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80094a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80094ac:	f023 0301 	bic.w	r3, r3, #1
 80094b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	3308      	adds	r3, #8
 80094ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80094be:	66ba      	str	r2, [r7, #104]	@ 0x68
 80094c0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80094c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80094c6:	e841 2300 	strex	r3, r2, [r1]
 80094ca:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80094cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d1e1      	bne.n	8009496 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2220      	movs	r2, #32
 80094d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2200      	movs	r2, #0
 80094de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2200      	movs	r2, #0
 80094e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a60      	ldr	r2, [pc, #384]	@ (800966c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d021      	beq.n	8009534 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d01a      	beq.n	8009534 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009506:	e853 3f00 	ldrex	r3, [r3]
 800950a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800950c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800950e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009512:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	461a      	mov	r2, r3
 800951c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009520:	657b      	str	r3, [r7, #84]	@ 0x54
 8009522:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009524:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009526:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009528:	e841 2300 	strex	r3, r2, [r1]
 800952c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800952e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009530:	2b00      	cmp	r3, #0
 8009532:	d1e4      	bne.n	80094fe <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009538:	2b01      	cmp	r3, #1
 800953a:	d130      	bne.n	800959e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800954a:	e853 3f00 	ldrex	r3, [r3]
 800954e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009552:	f023 0310 	bic.w	r3, r3, #16
 8009556:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	461a      	mov	r2, r3
 8009560:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009564:	643b      	str	r3, [r7, #64]	@ 0x40
 8009566:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009568:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800956a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800956c:	e841 2300 	strex	r3, r2, [r1]
 8009570:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009574:	2b00      	cmp	r3, #0
 8009576:	d1e4      	bne.n	8009542 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	69db      	ldr	r3, [r3, #28]
 800957e:	f003 0310 	and.w	r3, r3, #16
 8009582:	2b10      	cmp	r3, #16
 8009584:	d103      	bne.n	800958e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	2210      	movs	r2, #16
 800958c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009594:	4619      	mov	r1, r3
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f7fe fe7a 	bl	8008290 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800959c:	e00e      	b.n	80095bc <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f7f8 fd18 	bl	8001fd4 <HAL_UART_RxCpltCallback>
        break;
 80095a4:	e00a      	b.n	80095bc <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80095a6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d006      	beq.n	80095bc <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80095ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095b2:	f003 0320 	and.w	r3, r3, #32
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	f47f aece 	bne.w	8009358 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095c2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80095c6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d049      	beq.n	8009662 <UART_RxISR_8BIT_FIFOEN+0x352>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80095d4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80095d8:	429a      	cmp	r2, r3
 80095da:	d242      	bcs.n	8009662 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	3308      	adds	r3, #8
 80095e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e4:	6a3b      	ldr	r3, [r7, #32]
 80095e6:	e853 3f00 	ldrex	r3, [r3]
 80095ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80095f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	3308      	adds	r3, #8
 80095fc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009600:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009602:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009604:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009606:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009608:	e841 2300 	strex	r3, r2, [r1]
 800960c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800960e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1e3      	bne.n	80095dc <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	4a16      	ldr	r2, [pc, #88]	@ (8009670 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009618:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	e853 3f00 	ldrex	r3, [r3]
 8009626:	60bb      	str	r3, [r7, #8]
   return(result);
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	f043 0320 	orr.w	r3, r3, #32
 800962e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	461a      	mov	r2, r3
 8009638:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800963c:	61bb      	str	r3, [r7, #24]
 800963e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009640:	6979      	ldr	r1, [r7, #20]
 8009642:	69ba      	ldr	r2, [r7, #24]
 8009644:	e841 2300 	strex	r3, r2, [r1]
 8009648:	613b      	str	r3, [r7, #16]
   return(result);
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d1e4      	bne.n	800961a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009650:	e007      	b.n	8009662 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	699a      	ldr	r2, [r3, #24]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f042 0208 	orr.w	r2, r2, #8
 8009660:	619a      	str	r2, [r3, #24]
}
 8009662:	bf00      	nop
 8009664:	37b0      	adds	r7, #176	@ 0xb0
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
 800966a:	bf00      	nop
 800966c:	40008000 	.word	0x40008000
 8009670:	08008fa1 	.word	0x08008fa1

08009674 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b0ae      	sub	sp, #184	@ 0xb8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009682:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	69db      	ldr	r3, [r3, #28]
 800968c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	689b      	ldr	r3, [r3, #8]
 80096a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096aa:	2b22      	cmp	r3, #34	@ 0x22
 80096ac:	f040 8187 	bne.w	80099be <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80096b6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80096ba:	e12a      	b.n	8009912 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096c2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80096ce:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80096d2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80096d6:	4013      	ands	r3, r2
 80096d8:	b29a      	uxth	r2, r3
 80096da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80096de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096e4:	1c9a      	adds	r2, r3, #2
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	3b01      	subs	r3, #1
 80096f4:	b29a      	uxth	r2, r3
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	69db      	ldr	r3, [r3, #28]
 8009702:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009706:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800970a:	f003 0307 	and.w	r3, r3, #7
 800970e:	2b00      	cmp	r3, #0
 8009710:	d053      	beq.n	80097ba <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009712:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009716:	f003 0301 	and.w	r3, r3, #1
 800971a:	2b00      	cmp	r3, #0
 800971c:	d011      	beq.n	8009742 <UART_RxISR_16BIT_FIFOEN+0xce>
 800971e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009726:	2b00      	cmp	r3, #0
 8009728:	d00b      	beq.n	8009742 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2201      	movs	r2, #1
 8009730:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009738:	f043 0201 	orr.w	r2, r3, #1
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009742:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009746:	f003 0302 	and.w	r3, r3, #2
 800974a:	2b00      	cmp	r3, #0
 800974c:	d011      	beq.n	8009772 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800974e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009752:	f003 0301 	and.w	r3, r3, #1
 8009756:	2b00      	cmp	r3, #0
 8009758:	d00b      	beq.n	8009772 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	2202      	movs	r2, #2
 8009760:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009768:	f043 0204 	orr.w	r2, r3, #4
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009772:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009776:	f003 0304 	and.w	r3, r3, #4
 800977a:	2b00      	cmp	r3, #0
 800977c:	d011      	beq.n	80097a2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800977e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009782:	f003 0301 	and.w	r3, r3, #1
 8009786:	2b00      	cmp	r3, #0
 8009788:	d00b      	beq.n	80097a2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	2204      	movs	r2, #4
 8009790:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009798:	f043 0202 	orr.w	r2, r3, #2
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d006      	beq.n	80097ba <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f7fe fd65 	bl	800827c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	f040 80a5 	bne.w	8009912 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097d0:	e853 3f00 	ldrex	r3, [r3]
 80097d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80097d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	461a      	mov	r2, r3
 80097e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80097ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80097ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80097f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80097f6:	e841 2300 	strex	r3, r2, [r1]
 80097fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80097fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d1e2      	bne.n	80097c8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	3308      	adds	r3, #8
 8009808:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800980c:	e853 3f00 	ldrex	r3, [r3]
 8009810:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009812:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009814:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009818:	f023 0301 	bic.w	r3, r3, #1
 800981c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	3308      	adds	r3, #8
 8009826:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800982a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800982c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009830:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009832:	e841 2300 	strex	r3, r2, [r1]
 8009836:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009838:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800983a:	2b00      	cmp	r3, #0
 800983c:	d1e1      	bne.n	8009802 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2220      	movs	r2, #32
 8009842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2200      	movs	r2, #0
 8009850:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a60      	ldr	r2, [pc, #384]	@ (80099d8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d021      	beq.n	80098a0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	685b      	ldr	r3, [r3, #4]
 8009862:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009866:	2b00      	cmp	r3, #0
 8009868:	d01a      	beq.n	80098a0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009872:	e853 3f00 	ldrex	r3, [r3]
 8009876:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009878:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800987a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800987e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	461a      	mov	r2, r3
 8009888:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800988c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800988e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009890:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009892:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009894:	e841 2300 	strex	r3, r2, [r1]
 8009898:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800989a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1e4      	bne.n	800986a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d130      	bne.n	800990a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2200      	movs	r2, #0
 80098ac:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098b6:	e853 3f00 	ldrex	r3, [r3]
 80098ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80098bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098be:	f023 0310 	bic.w	r3, r3, #16
 80098c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	461a      	mov	r2, r3
 80098cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80098d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80098d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80098d8:	e841 2300 	strex	r3, r2, [r1]
 80098dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80098de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d1e4      	bne.n	80098ae <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	69db      	ldr	r3, [r3, #28]
 80098ea:	f003 0310 	and.w	r3, r3, #16
 80098ee:	2b10      	cmp	r3, #16
 80098f0:	d103      	bne.n	80098fa <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2210      	movs	r2, #16
 80098f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009900:	4619      	mov	r1, r3
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f7fe fcc4 	bl	8008290 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009908:	e00e      	b.n	8009928 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f7f8 fb62 	bl	8001fd4 <HAL_UART_RxCpltCallback>
        break;
 8009910:	e00a      	b.n	8009928 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009912:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009916:	2b00      	cmp	r3, #0
 8009918:	d006      	beq.n	8009928 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800991a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800991e:	f003 0320 	and.w	r3, r3, #32
 8009922:	2b00      	cmp	r3, #0
 8009924:	f47f aeca 	bne.w	80096bc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800992e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009932:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009936:	2b00      	cmp	r3, #0
 8009938:	d049      	beq.n	80099ce <UART_RxISR_16BIT_FIFOEN+0x35a>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009940:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009944:	429a      	cmp	r2, r3
 8009946:	d242      	bcs.n	80099ce <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	3308      	adds	r3, #8
 800994e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009952:	e853 3f00 	ldrex	r3, [r3]
 8009956:	623b      	str	r3, [r7, #32]
   return(result);
 8009958:	6a3b      	ldr	r3, [r7, #32]
 800995a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800995e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	3308      	adds	r3, #8
 8009968:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800996c:	633a      	str	r2, [r7, #48]	@ 0x30
 800996e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009970:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009972:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009974:	e841 2300 	strex	r3, r2, [r1]
 8009978:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800997a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1e3      	bne.n	8009948 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4a16      	ldr	r2, [pc, #88]	@ (80099dc <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009984:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	e853 3f00 	ldrex	r3, [r3]
 8009992:	60fb      	str	r3, [r7, #12]
   return(result);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f043 0320 	orr.w	r3, r3, #32
 800999a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	461a      	mov	r2, r3
 80099a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80099a8:	61fb      	str	r3, [r7, #28]
 80099aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ac:	69b9      	ldr	r1, [r7, #24]
 80099ae:	69fa      	ldr	r2, [r7, #28]
 80099b0:	e841 2300 	strex	r3, r2, [r1]
 80099b4:	617b      	str	r3, [r7, #20]
   return(result);
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d1e4      	bne.n	8009986 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80099bc:	e007      	b.n	80099ce <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	699a      	ldr	r2, [r3, #24]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f042 0208 	orr.w	r2, r2, #8
 80099cc:	619a      	str	r2, [r3, #24]
}
 80099ce:	bf00      	nop
 80099d0:	37b8      	adds	r7, #184	@ 0xb8
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	40008000 	.word	0x40008000
 80099dc:	08009159 	.word	0x08009159

080099e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b083      	sub	sp, #12
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80099e8:	bf00      	nop
 80099ea:	370c      	adds	r7, #12
 80099ec:	46bd      	mov	sp, r7
 80099ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f2:	4770      	bx	lr

080099f4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80099f4:	b480      	push	{r7}
 80099f6:	b083      	sub	sp, #12
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80099fc:	bf00      	nop
 80099fe:	370c      	adds	r7, #12
 8009a00:	46bd      	mov	sp, r7
 8009a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a06:	4770      	bx	lr

08009a08 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b083      	sub	sp, #12
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009a10:	bf00      	nop
 8009a12:	370c      	adds	r7, #12
 8009a14:	46bd      	mov	sp, r7
 8009a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1a:	4770      	bx	lr

08009a1c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b085      	sub	sp, #20
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d101      	bne.n	8009a32 <HAL_UARTEx_DisableFifoMode+0x16>
 8009a2e:	2302      	movs	r3, #2
 8009a30:	e027      	b.n	8009a82 <HAL_UARTEx_DisableFifoMode+0x66>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2201      	movs	r2, #1
 8009a36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2224      	movs	r2, #36	@ 0x24
 8009a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f022 0201 	bic.w	r2, r2, #1
 8009a58:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009a60:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2200      	movs	r2, #0
 8009a66:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	68fa      	ldr	r2, [r7, #12]
 8009a6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2220      	movs	r2, #32
 8009a74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3714      	adds	r7, #20
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr

08009a8e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a8e:	b580      	push	{r7, lr}
 8009a90:	b084      	sub	sp, #16
 8009a92:	af00      	add	r7, sp, #0
 8009a94:	6078      	str	r0, [r7, #4]
 8009a96:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d101      	bne.n	8009aa6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009aa2:	2302      	movs	r3, #2
 8009aa4:	e02d      	b.n	8009b02 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2224      	movs	r2, #36	@ 0x24
 8009ab2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f022 0201 	bic.w	r2, r2, #1
 8009acc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	689b      	ldr	r3, [r3, #8]
 8009ad4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	683a      	ldr	r2, [r7, #0]
 8009ade:	430a      	orrs	r2, r1
 8009ae0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 f850 	bl	8009b88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	68fa      	ldr	r2, [r7, #12]
 8009aee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2220      	movs	r2, #32
 8009af4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2200      	movs	r2, #0
 8009afc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b00:	2300      	movs	r3, #0
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3710      	adds	r7, #16
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}

08009b0a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b0a:	b580      	push	{r7, lr}
 8009b0c:	b084      	sub	sp, #16
 8009b0e:	af00      	add	r7, sp, #0
 8009b10:	6078      	str	r0, [r7, #4]
 8009b12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	d101      	bne.n	8009b22 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009b1e:	2302      	movs	r3, #2
 8009b20:	e02d      	b.n	8009b7e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2201      	movs	r2, #1
 8009b26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2224      	movs	r2, #36	@ 0x24
 8009b2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	681a      	ldr	r2, [r3, #0]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f022 0201 	bic.w	r2, r2, #1
 8009b48:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	683a      	ldr	r2, [r7, #0]
 8009b5a:	430a      	orrs	r2, r1
 8009b5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 f812 	bl	8009b88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	68fa      	ldr	r2, [r7, #12]
 8009b6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2220      	movs	r2, #32
 8009b70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2200      	movs	r2, #0
 8009b78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b7c:	2300      	movs	r3, #0
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3710      	adds	r7, #16
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
	...

08009b88 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b085      	sub	sp, #20
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d108      	bne.n	8009baa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009ba8:	e031      	b.n	8009c0e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009baa:	2308      	movs	r3, #8
 8009bac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009bae:	2308      	movs	r3, #8
 8009bb0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	689b      	ldr	r3, [r3, #8]
 8009bb8:	0e5b      	lsrs	r3, r3, #25
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	f003 0307 	and.w	r3, r3, #7
 8009bc0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	0f5b      	lsrs	r3, r3, #29
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	f003 0307 	and.w	r3, r3, #7
 8009bd0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bd2:	7bbb      	ldrb	r3, [r7, #14]
 8009bd4:	7b3a      	ldrb	r2, [r7, #12]
 8009bd6:	4911      	ldr	r1, [pc, #68]	@ (8009c1c <UARTEx_SetNbDataToProcess+0x94>)
 8009bd8:	5c8a      	ldrb	r2, [r1, r2]
 8009bda:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009bde:	7b3a      	ldrb	r2, [r7, #12]
 8009be0:	490f      	ldr	r1, [pc, #60]	@ (8009c20 <UARTEx_SetNbDataToProcess+0x98>)
 8009be2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009be4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009be8:	b29a      	uxth	r2, r3
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009bf0:	7bfb      	ldrb	r3, [r7, #15]
 8009bf2:	7b7a      	ldrb	r2, [r7, #13]
 8009bf4:	4909      	ldr	r1, [pc, #36]	@ (8009c1c <UARTEx_SetNbDataToProcess+0x94>)
 8009bf6:	5c8a      	ldrb	r2, [r1, r2]
 8009bf8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009bfc:	7b7a      	ldrb	r2, [r7, #13]
 8009bfe:	4908      	ldr	r1, [pc, #32]	@ (8009c20 <UARTEx_SetNbDataToProcess+0x98>)
 8009c00:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c02:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c06:	b29a      	uxth	r2, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009c0e:	bf00      	nop
 8009c10:	3714      	adds	r7, #20
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	08012664 	.word	0x08012664
 8009c20:	0801266c 	.word	0x0801266c

08009c24 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009c24:	b480      	push	{r7}
 8009c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009c28:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009c3e:	79fb      	ldrb	r3, [r7, #7]
 8009c40:	4a08      	ldr	r2, [pc, #32]	@ (8009c64 <disk_status+0x30>)
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	4413      	add	r3, r2
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	685b      	ldr	r3, [r3, #4]
 8009c4a:	79fa      	ldrb	r2, [r7, #7]
 8009c4c:	4905      	ldr	r1, [pc, #20]	@ (8009c64 <disk_status+0x30>)
 8009c4e:	440a      	add	r2, r1
 8009c50:	7a12      	ldrb	r2, [r2, #8]
 8009c52:	4610      	mov	r0, r2
 8009c54:	4798      	blx	r3
 8009c56:	4603      	mov	r3, r0
 8009c58:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3710      	adds	r7, #16
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	20006330 	.word	0x20006330

08009c68 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b084      	sub	sp, #16
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	4603      	mov	r3, r0
 8009c70:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009c72:	2300      	movs	r3, #0
 8009c74:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009c76:	79fb      	ldrb	r3, [r7, #7]
 8009c78:	4a0d      	ldr	r2, [pc, #52]	@ (8009cb0 <disk_initialize+0x48>)
 8009c7a:	5cd3      	ldrb	r3, [r2, r3]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d111      	bne.n	8009ca4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009c80:	79fb      	ldrb	r3, [r7, #7]
 8009c82:	4a0b      	ldr	r2, [pc, #44]	@ (8009cb0 <disk_initialize+0x48>)
 8009c84:	2101      	movs	r1, #1
 8009c86:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009c88:	79fb      	ldrb	r3, [r7, #7]
 8009c8a:	4a09      	ldr	r2, [pc, #36]	@ (8009cb0 <disk_initialize+0x48>)
 8009c8c:	009b      	lsls	r3, r3, #2
 8009c8e:	4413      	add	r3, r2
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	79fa      	ldrb	r2, [r7, #7]
 8009c96:	4906      	ldr	r1, [pc, #24]	@ (8009cb0 <disk_initialize+0x48>)
 8009c98:	440a      	add	r2, r1
 8009c9a:	7a12      	ldrb	r2, [r2, #8]
 8009c9c:	4610      	mov	r0, r2
 8009c9e:	4798      	blx	r3
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	3710      	adds	r7, #16
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}
 8009cae:	bf00      	nop
 8009cb0:	20006330 	.word	0x20006330

08009cb4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009cb4:	b590      	push	{r4, r7, lr}
 8009cb6:	b087      	sub	sp, #28
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60b9      	str	r1, [r7, #8]
 8009cbc:	607a      	str	r2, [r7, #4]
 8009cbe:	603b      	str	r3, [r7, #0]
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009cc4:	7bfb      	ldrb	r3, [r7, #15]
 8009cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8009cf0 <disk_read+0x3c>)
 8009cc8:	009b      	lsls	r3, r3, #2
 8009cca:	4413      	add	r3, r2
 8009ccc:	685b      	ldr	r3, [r3, #4]
 8009cce:	689c      	ldr	r4, [r3, #8]
 8009cd0:	7bfb      	ldrb	r3, [r7, #15]
 8009cd2:	4a07      	ldr	r2, [pc, #28]	@ (8009cf0 <disk_read+0x3c>)
 8009cd4:	4413      	add	r3, r2
 8009cd6:	7a18      	ldrb	r0, [r3, #8]
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	68b9      	ldr	r1, [r7, #8]
 8009cde:	47a0      	blx	r4
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	75fb      	strb	r3, [r7, #23]
  return res;
 8009ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	371c      	adds	r7, #28
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd90      	pop	{r4, r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	20006330 	.word	0x20006330

08009cf4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009cf4:	b590      	push	{r4, r7, lr}
 8009cf6:	b087      	sub	sp, #28
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	60b9      	str	r1, [r7, #8]
 8009cfc:	607a      	str	r2, [r7, #4]
 8009cfe:	603b      	str	r3, [r7, #0]
 8009d00:	4603      	mov	r3, r0
 8009d02:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009d04:	7bfb      	ldrb	r3, [r7, #15]
 8009d06:	4a0a      	ldr	r2, [pc, #40]	@ (8009d30 <disk_write+0x3c>)
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	4413      	add	r3, r2
 8009d0c:	685b      	ldr	r3, [r3, #4]
 8009d0e:	68dc      	ldr	r4, [r3, #12]
 8009d10:	7bfb      	ldrb	r3, [r7, #15]
 8009d12:	4a07      	ldr	r2, [pc, #28]	@ (8009d30 <disk_write+0x3c>)
 8009d14:	4413      	add	r3, r2
 8009d16:	7a18      	ldrb	r0, [r3, #8]
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	68b9      	ldr	r1, [r7, #8]
 8009d1e:	47a0      	blx	r4
 8009d20:	4603      	mov	r3, r0
 8009d22:	75fb      	strb	r3, [r7, #23]
  return res;
 8009d24:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	371c      	adds	r7, #28
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd90      	pop	{r4, r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	20006330 	.word	0x20006330

08009d34 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	603a      	str	r2, [r7, #0]
 8009d3e:	71fb      	strb	r3, [r7, #7]
 8009d40:	460b      	mov	r3, r1
 8009d42:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009d44:	79fb      	ldrb	r3, [r7, #7]
 8009d46:	4a09      	ldr	r2, [pc, #36]	@ (8009d6c <disk_ioctl+0x38>)
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	4413      	add	r3, r2
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	691b      	ldr	r3, [r3, #16]
 8009d50:	79fa      	ldrb	r2, [r7, #7]
 8009d52:	4906      	ldr	r1, [pc, #24]	@ (8009d6c <disk_ioctl+0x38>)
 8009d54:	440a      	add	r2, r1
 8009d56:	7a10      	ldrb	r0, [r2, #8]
 8009d58:	79b9      	ldrb	r1, [r7, #6]
 8009d5a:	683a      	ldr	r2, [r7, #0]
 8009d5c:	4798      	blx	r3
 8009d5e:	4603      	mov	r3, r0
 8009d60:	73fb      	strb	r3, [r7, #15]
  return res;
 8009d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3710      	adds	r7, #16
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}
 8009d6c:	20006330 	.word	0x20006330

08009d70 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009d70:	b480      	push	{r7}
 8009d72:	b085      	sub	sp, #20
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	3301      	adds	r3, #1
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009d80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009d84:	021b      	lsls	r3, r3, #8
 8009d86:	b21a      	sxth	r2, r3
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	b21b      	sxth	r3, r3
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	b21b      	sxth	r3, r3
 8009d92:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009d94:	89fb      	ldrh	r3, [r7, #14]
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3714      	adds	r7, #20
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr

08009da2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009da2:	b480      	push	{r7}
 8009da4:	b085      	sub	sp, #20
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	3303      	adds	r3, #3
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	021b      	lsls	r3, r3, #8
 8009db6:	687a      	ldr	r2, [r7, #4]
 8009db8:	3202      	adds	r2, #2
 8009dba:	7812      	ldrb	r2, [r2, #0]
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	021b      	lsls	r3, r3, #8
 8009dc4:	687a      	ldr	r2, [r7, #4]
 8009dc6:	3201      	adds	r2, #1
 8009dc8:	7812      	ldrb	r2, [r2, #0]
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	021b      	lsls	r3, r3, #8
 8009dd2:	687a      	ldr	r2, [r7, #4]
 8009dd4:	7812      	ldrb	r2, [r2, #0]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	60fb      	str	r3, [r7, #12]
	return rv;
 8009dda:	68fb      	ldr	r3, [r7, #12]
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3714      	adds	r7, #20
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr

08009de8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	460b      	mov	r3, r1
 8009df2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	1c5a      	adds	r2, r3, #1
 8009df8:	607a      	str	r2, [r7, #4]
 8009dfa:	887a      	ldrh	r2, [r7, #2]
 8009dfc:	b2d2      	uxtb	r2, r2
 8009dfe:	701a      	strb	r2, [r3, #0]
 8009e00:	887b      	ldrh	r3, [r7, #2]
 8009e02:	0a1b      	lsrs	r3, r3, #8
 8009e04:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	1c5a      	adds	r2, r3, #1
 8009e0a:	607a      	str	r2, [r7, #4]
 8009e0c:	887a      	ldrh	r2, [r7, #2]
 8009e0e:	b2d2      	uxtb	r2, r2
 8009e10:	701a      	strb	r2, [r3, #0]
}
 8009e12:	bf00      	nop
 8009e14:	370c      	adds	r7, #12
 8009e16:	46bd      	mov	sp, r7
 8009e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1c:	4770      	bx	lr

08009e1e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009e1e:	b480      	push	{r7}
 8009e20:	b083      	sub	sp, #12
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	6078      	str	r0, [r7, #4]
 8009e26:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	1c5a      	adds	r2, r3, #1
 8009e2c:	607a      	str	r2, [r7, #4]
 8009e2e:	683a      	ldr	r2, [r7, #0]
 8009e30:	b2d2      	uxtb	r2, r2
 8009e32:	701a      	strb	r2, [r3, #0]
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	0a1b      	lsrs	r3, r3, #8
 8009e38:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	1c5a      	adds	r2, r3, #1
 8009e3e:	607a      	str	r2, [r7, #4]
 8009e40:	683a      	ldr	r2, [r7, #0]
 8009e42:	b2d2      	uxtb	r2, r2
 8009e44:	701a      	strb	r2, [r3, #0]
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	0a1b      	lsrs	r3, r3, #8
 8009e4a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	1c5a      	adds	r2, r3, #1
 8009e50:	607a      	str	r2, [r7, #4]
 8009e52:	683a      	ldr	r2, [r7, #0]
 8009e54:	b2d2      	uxtb	r2, r2
 8009e56:	701a      	strb	r2, [r3, #0]
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	0a1b      	lsrs	r3, r3, #8
 8009e5c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	1c5a      	adds	r2, r3, #1
 8009e62:	607a      	str	r2, [r7, #4]
 8009e64:	683a      	ldr	r2, [r7, #0]
 8009e66:	b2d2      	uxtb	r2, r2
 8009e68:	701a      	strb	r2, [r3, #0]
}
 8009e6a:	bf00      	nop
 8009e6c:	370c      	adds	r7, #12
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e74:	4770      	bx	lr

08009e76 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009e76:	b480      	push	{r7}
 8009e78:	b087      	sub	sp, #28
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	60f8      	str	r0, [r7, #12]
 8009e7e:	60b9      	str	r1, [r7, #8]
 8009e80:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d00d      	beq.n	8009eac <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009e90:	693a      	ldr	r2, [r7, #16]
 8009e92:	1c53      	adds	r3, r2, #1
 8009e94:	613b      	str	r3, [r7, #16]
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	1c59      	adds	r1, r3, #1
 8009e9a:	6179      	str	r1, [r7, #20]
 8009e9c:	7812      	ldrb	r2, [r2, #0]
 8009e9e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	3b01      	subs	r3, #1
 8009ea4:	607b      	str	r3, [r7, #4]
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d1f1      	bne.n	8009e90 <mem_cpy+0x1a>
	}
}
 8009eac:	bf00      	nop
 8009eae:	371c      	adds	r7, #28
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009eb8:	b480      	push	{r7}
 8009eba:	b087      	sub	sp, #28
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	1c5a      	adds	r2, r3, #1
 8009ecc:	617a      	str	r2, [r7, #20]
 8009ece:	68ba      	ldr	r2, [r7, #8]
 8009ed0:	b2d2      	uxtb	r2, r2
 8009ed2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	3b01      	subs	r3, #1
 8009ed8:	607b      	str	r3, [r7, #4]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d1f3      	bne.n	8009ec8 <mem_set+0x10>
}
 8009ee0:	bf00      	nop
 8009ee2:	bf00      	nop
 8009ee4:	371c      	adds	r7, #28
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eec:	4770      	bx	lr

08009eee <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009eee:	b480      	push	{r7}
 8009ef0:	b089      	sub	sp, #36	@ 0x24
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	60f8      	str	r0, [r7, #12]
 8009ef6:	60b9      	str	r1, [r7, #8]
 8009ef8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	61fb      	str	r3, [r7, #28]
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009f02:	2300      	movs	r3, #0
 8009f04:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009f06:	69fb      	ldr	r3, [r7, #28]
 8009f08:	1c5a      	adds	r2, r3, #1
 8009f0a:	61fa      	str	r2, [r7, #28]
 8009f0c:	781b      	ldrb	r3, [r3, #0]
 8009f0e:	4619      	mov	r1, r3
 8009f10:	69bb      	ldr	r3, [r7, #24]
 8009f12:	1c5a      	adds	r2, r3, #1
 8009f14:	61ba      	str	r2, [r7, #24]
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	1acb      	subs	r3, r1, r3
 8009f1a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	3b01      	subs	r3, #1
 8009f20:	607b      	str	r3, [r7, #4]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d002      	beq.n	8009f2e <mem_cmp+0x40>
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d0eb      	beq.n	8009f06 <mem_cmp+0x18>

	return r;
 8009f2e:	697b      	ldr	r3, [r7, #20]
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3724      	adds	r7, #36	@ 0x24
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009f46:	e002      	b.n	8009f4e <chk_chr+0x12>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	607b      	str	r3, [r7, #4]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d005      	beq.n	8009f62 <chk_chr+0x26>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	781b      	ldrb	r3, [r3, #0]
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d1f2      	bne.n	8009f48 <chk_chr+0xc>
	return *str;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	781b      	ldrb	r3, [r3, #0]
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	370c      	adds	r7, #12
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr
	...

08009f74 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b085      	sub	sp, #20
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009f7e:	2300      	movs	r3, #0
 8009f80:	60bb      	str	r3, [r7, #8]
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	60fb      	str	r3, [r7, #12]
 8009f86:	e029      	b.n	8009fdc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009f88:	4a27      	ldr	r2, [pc, #156]	@ (800a028 <chk_lock+0xb4>)
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	011b      	lsls	r3, r3, #4
 8009f8e:	4413      	add	r3, r2
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d01d      	beq.n	8009fd2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009f96:	4a24      	ldr	r2, [pc, #144]	@ (800a028 <chk_lock+0xb4>)
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	011b      	lsls	r3, r3, #4
 8009f9c:	4413      	add	r3, r2
 8009f9e:	681a      	ldr	r2, [r3, #0]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	429a      	cmp	r2, r3
 8009fa6:	d116      	bne.n	8009fd6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009fa8:	4a1f      	ldr	r2, [pc, #124]	@ (800a028 <chk_lock+0xb4>)
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	011b      	lsls	r3, r3, #4
 8009fae:	4413      	add	r3, r2
 8009fb0:	3304      	adds	r3, #4
 8009fb2:	681a      	ldr	r2, [r3, #0]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d10c      	bne.n	8009fd6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009fbc:	4a1a      	ldr	r2, [pc, #104]	@ (800a028 <chk_lock+0xb4>)
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	011b      	lsls	r3, r3, #4
 8009fc2:	4413      	add	r3, r2
 8009fc4:	3308      	adds	r3, #8
 8009fc6:	681a      	ldr	r2, [r3, #0]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d102      	bne.n	8009fd6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009fd0:	e007      	b.n	8009fe2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	60fb      	str	r3, [r7, #12]
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2b01      	cmp	r3, #1
 8009fe0:	d9d2      	bls.n	8009f88 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	2b02      	cmp	r3, #2
 8009fe6:	d109      	bne.n	8009ffc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d102      	bne.n	8009ff4 <chk_lock+0x80>
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	2b02      	cmp	r3, #2
 8009ff2:	d101      	bne.n	8009ff8 <chk_lock+0x84>
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	e010      	b.n	800a01a <chk_lock+0xa6>
 8009ff8:	2312      	movs	r3, #18
 8009ffa:	e00e      	b.n	800a01a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d108      	bne.n	800a014 <chk_lock+0xa0>
 800a002:	4a09      	ldr	r2, [pc, #36]	@ (800a028 <chk_lock+0xb4>)
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	011b      	lsls	r3, r3, #4
 800a008:	4413      	add	r3, r2
 800a00a:	330c      	adds	r3, #12
 800a00c:	881b      	ldrh	r3, [r3, #0]
 800a00e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a012:	d101      	bne.n	800a018 <chk_lock+0xa4>
 800a014:	2310      	movs	r3, #16
 800a016:	e000      	b.n	800a01a <chk_lock+0xa6>
 800a018:	2300      	movs	r3, #0
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	3714      	adds	r7, #20
 800a01e:	46bd      	mov	sp, r7
 800a020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a024:	4770      	bx	lr
 800a026:	bf00      	nop
 800a028:	20006310 	.word	0x20006310

0800a02c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a032:	2300      	movs	r3, #0
 800a034:	607b      	str	r3, [r7, #4]
 800a036:	e002      	b.n	800a03e <enq_lock+0x12>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	3301      	adds	r3, #1
 800a03c:	607b      	str	r3, [r7, #4]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2b01      	cmp	r3, #1
 800a042:	d806      	bhi.n	800a052 <enq_lock+0x26>
 800a044:	4a09      	ldr	r2, [pc, #36]	@ (800a06c <enq_lock+0x40>)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	011b      	lsls	r3, r3, #4
 800a04a:	4413      	add	r3, r2
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d1f2      	bne.n	800a038 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2b02      	cmp	r3, #2
 800a056:	bf14      	ite	ne
 800a058:	2301      	movne	r3, #1
 800a05a:	2300      	moveq	r3, #0
 800a05c:	b2db      	uxtb	r3, r3
}
 800a05e:	4618      	mov	r0, r3
 800a060:	370c      	adds	r7, #12
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr
 800a06a:	bf00      	nop
 800a06c:	20006310 	.word	0x20006310

0800a070 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a070:	b480      	push	{r7}
 800a072:	b085      	sub	sp, #20
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
 800a078:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a07a:	2300      	movs	r3, #0
 800a07c:	60fb      	str	r3, [r7, #12]
 800a07e:	e01f      	b.n	800a0c0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a080:	4a41      	ldr	r2, [pc, #260]	@ (800a188 <inc_lock+0x118>)
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	011b      	lsls	r3, r3, #4
 800a086:	4413      	add	r3, r2
 800a088:	681a      	ldr	r2, [r3, #0]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	429a      	cmp	r2, r3
 800a090:	d113      	bne.n	800a0ba <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a092:	4a3d      	ldr	r2, [pc, #244]	@ (800a188 <inc_lock+0x118>)
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	011b      	lsls	r3, r3, #4
 800a098:	4413      	add	r3, r2
 800a09a:	3304      	adds	r3, #4
 800a09c:	681a      	ldr	r2, [r3, #0]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d109      	bne.n	800a0ba <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a0a6:	4a38      	ldr	r2, [pc, #224]	@ (800a188 <inc_lock+0x118>)
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	011b      	lsls	r3, r3, #4
 800a0ac:	4413      	add	r3, r2
 800a0ae:	3308      	adds	r3, #8
 800a0b0:	681a      	ldr	r2, [r3, #0]
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a0b6:	429a      	cmp	r2, r3
 800a0b8:	d006      	beq.n	800a0c8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	3301      	adds	r3, #1
 800a0be:	60fb      	str	r3, [r7, #12]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d9dc      	bls.n	800a080 <inc_lock+0x10>
 800a0c6:	e000      	b.n	800a0ca <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a0c8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2b02      	cmp	r3, #2
 800a0ce:	d132      	bne.n	800a136 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	60fb      	str	r3, [r7, #12]
 800a0d4:	e002      	b.n	800a0dc <inc_lock+0x6c>
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	3301      	adds	r3, #1
 800a0da:	60fb      	str	r3, [r7, #12]
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d806      	bhi.n	800a0f0 <inc_lock+0x80>
 800a0e2:	4a29      	ldr	r2, [pc, #164]	@ (800a188 <inc_lock+0x118>)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	011b      	lsls	r3, r3, #4
 800a0e8:	4413      	add	r3, r2
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d1f2      	bne.n	800a0d6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2b02      	cmp	r3, #2
 800a0f4:	d101      	bne.n	800a0fa <inc_lock+0x8a>
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	e040      	b.n	800a17c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	4922      	ldr	r1, [pc, #136]	@ (800a188 <inc_lock+0x118>)
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	011b      	lsls	r3, r3, #4
 800a104:	440b      	add	r3, r1
 800a106:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	689a      	ldr	r2, [r3, #8]
 800a10c:	491e      	ldr	r1, [pc, #120]	@ (800a188 <inc_lock+0x118>)
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	011b      	lsls	r3, r3, #4
 800a112:	440b      	add	r3, r1
 800a114:	3304      	adds	r3, #4
 800a116:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	695a      	ldr	r2, [r3, #20]
 800a11c:	491a      	ldr	r1, [pc, #104]	@ (800a188 <inc_lock+0x118>)
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	011b      	lsls	r3, r3, #4
 800a122:	440b      	add	r3, r1
 800a124:	3308      	adds	r3, #8
 800a126:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a128:	4a17      	ldr	r2, [pc, #92]	@ (800a188 <inc_lock+0x118>)
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	011b      	lsls	r3, r3, #4
 800a12e:	4413      	add	r3, r2
 800a130:	330c      	adds	r3, #12
 800a132:	2200      	movs	r2, #0
 800a134:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d009      	beq.n	800a150 <inc_lock+0xe0>
 800a13c:	4a12      	ldr	r2, [pc, #72]	@ (800a188 <inc_lock+0x118>)
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	011b      	lsls	r3, r3, #4
 800a142:	4413      	add	r3, r2
 800a144:	330c      	adds	r3, #12
 800a146:	881b      	ldrh	r3, [r3, #0]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d001      	beq.n	800a150 <inc_lock+0xe0>
 800a14c:	2300      	movs	r3, #0
 800a14e:	e015      	b.n	800a17c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d108      	bne.n	800a168 <inc_lock+0xf8>
 800a156:	4a0c      	ldr	r2, [pc, #48]	@ (800a188 <inc_lock+0x118>)
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	011b      	lsls	r3, r3, #4
 800a15c:	4413      	add	r3, r2
 800a15e:	330c      	adds	r3, #12
 800a160:	881b      	ldrh	r3, [r3, #0]
 800a162:	3301      	adds	r3, #1
 800a164:	b29a      	uxth	r2, r3
 800a166:	e001      	b.n	800a16c <inc_lock+0xfc>
 800a168:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a16c:	4906      	ldr	r1, [pc, #24]	@ (800a188 <inc_lock+0x118>)
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	011b      	lsls	r3, r3, #4
 800a172:	440b      	add	r3, r1
 800a174:	330c      	adds	r3, #12
 800a176:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	3301      	adds	r3, #1
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3714      	adds	r7, #20
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr
 800a188:	20006310 	.word	0x20006310

0800a18c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b085      	sub	sp, #20
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	3b01      	subs	r3, #1
 800a198:	607b      	str	r3, [r7, #4]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d825      	bhi.n	800a1ec <dec_lock+0x60>
		n = Files[i].ctr;
 800a1a0:	4a17      	ldr	r2, [pc, #92]	@ (800a200 <dec_lock+0x74>)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	011b      	lsls	r3, r3, #4
 800a1a6:	4413      	add	r3, r2
 800a1a8:	330c      	adds	r3, #12
 800a1aa:	881b      	ldrh	r3, [r3, #0]
 800a1ac:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a1ae:	89fb      	ldrh	r3, [r7, #14]
 800a1b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1b4:	d101      	bne.n	800a1ba <dec_lock+0x2e>
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a1ba:	89fb      	ldrh	r3, [r7, #14]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d002      	beq.n	800a1c6 <dec_lock+0x3a>
 800a1c0:	89fb      	ldrh	r3, [r7, #14]
 800a1c2:	3b01      	subs	r3, #1
 800a1c4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a1c6:	4a0e      	ldr	r2, [pc, #56]	@ (800a200 <dec_lock+0x74>)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	011b      	lsls	r3, r3, #4
 800a1cc:	4413      	add	r3, r2
 800a1ce:	330c      	adds	r3, #12
 800a1d0:	89fa      	ldrh	r2, [r7, #14]
 800a1d2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a1d4:	89fb      	ldrh	r3, [r7, #14]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d105      	bne.n	800a1e6 <dec_lock+0x5a>
 800a1da:	4a09      	ldr	r2, [pc, #36]	@ (800a200 <dec_lock+0x74>)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	011b      	lsls	r3, r3, #4
 800a1e0:	4413      	add	r3, r2
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	737b      	strb	r3, [r7, #13]
 800a1ea:	e001      	b.n	800a1f0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a1f0:	7b7b      	ldrb	r3, [r7, #13]
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3714      	adds	r7, #20
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fc:	4770      	bx	lr
 800a1fe:	bf00      	nop
 800a200:	20006310 	.word	0x20006310

0800a204 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a204:	b480      	push	{r7}
 800a206:	b085      	sub	sp, #20
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a20c:	2300      	movs	r3, #0
 800a20e:	60fb      	str	r3, [r7, #12]
 800a210:	e010      	b.n	800a234 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a212:	4a0d      	ldr	r2, [pc, #52]	@ (800a248 <clear_lock+0x44>)
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	011b      	lsls	r3, r3, #4
 800a218:	4413      	add	r3, r2
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	687a      	ldr	r2, [r7, #4]
 800a21e:	429a      	cmp	r2, r3
 800a220:	d105      	bne.n	800a22e <clear_lock+0x2a>
 800a222:	4a09      	ldr	r2, [pc, #36]	@ (800a248 <clear_lock+0x44>)
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	011b      	lsls	r3, r3, #4
 800a228:	4413      	add	r3, r2
 800a22a:	2200      	movs	r2, #0
 800a22c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	3301      	adds	r3, #1
 800a232:	60fb      	str	r3, [r7, #12]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2b01      	cmp	r3, #1
 800a238:	d9eb      	bls.n	800a212 <clear_lock+0xe>
	}
}
 800a23a:	bf00      	nop
 800a23c:	bf00      	nop
 800a23e:	3714      	adds	r7, #20
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr
 800a248:	20006310 	.word	0x20006310

0800a24c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b086      	sub	sp, #24
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a254:	2300      	movs	r3, #0
 800a256:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	78db      	ldrb	r3, [r3, #3]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d034      	beq.n	800a2ca <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a264:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	7858      	ldrb	r0, [r3, #1]
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a270:	2301      	movs	r3, #1
 800a272:	697a      	ldr	r2, [r7, #20]
 800a274:	f7ff fd3e 	bl	8009cf4 <disk_write>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d002      	beq.n	800a284 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a27e:	2301      	movs	r3, #1
 800a280:	73fb      	strb	r3, [r7, #15]
 800a282:	e022      	b.n	800a2ca <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a28e:	697a      	ldr	r2, [r7, #20]
 800a290:	1ad2      	subs	r2, r2, r3
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	69db      	ldr	r3, [r3, #28]
 800a296:	429a      	cmp	r2, r3
 800a298:	d217      	bcs.n	800a2ca <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	789b      	ldrb	r3, [r3, #2]
 800a29e:	613b      	str	r3, [r7, #16]
 800a2a0:	e010      	b.n	800a2c4 <sync_window+0x78>
					wsect += fs->fsize;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	69db      	ldr	r3, [r3, #28]
 800a2a6:	697a      	ldr	r2, [r7, #20]
 800a2a8:	4413      	add	r3, r2
 800a2aa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	7858      	ldrb	r0, [r3, #1]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	697a      	ldr	r2, [r7, #20]
 800a2ba:	f7ff fd1b 	bl	8009cf4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	3b01      	subs	r3, #1
 800a2c2:	613b      	str	r3, [r7, #16]
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	2b01      	cmp	r3, #1
 800a2c8:	d8eb      	bhi.n	800a2a2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a2ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	3718      	adds	r7, #24
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b084      	sub	sp, #16
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2e6:	683a      	ldr	r2, [r7, #0]
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d01b      	beq.n	800a324 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f7ff ffad 	bl	800a24c <sync_window>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a2f6:	7bfb      	ldrb	r3, [r7, #15]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d113      	bne.n	800a324 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	7858      	ldrb	r0, [r3, #1]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a306:	2301      	movs	r3, #1
 800a308:	683a      	ldr	r2, [r7, #0]
 800a30a:	f7ff fcd3 	bl	8009cb4 <disk_read>
 800a30e:	4603      	mov	r3, r0
 800a310:	2b00      	cmp	r3, #0
 800a312:	d004      	beq.n	800a31e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a314:	f04f 33ff 	mov.w	r3, #4294967295
 800a318:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a31a:	2301      	movs	r3, #1
 800a31c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	683a      	ldr	r2, [r7, #0]
 800a322:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800a324:	7bfb      	ldrb	r3, [r7, #15]
}
 800a326:	4618      	mov	r0, r3
 800a328:	3710      	adds	r7, #16
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}
	...

0800a330 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f7ff ff87 	bl	800a24c <sync_window>
 800a33e:	4603      	mov	r3, r0
 800a340:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a342:	7bfb      	ldrb	r3, [r7, #15]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d158      	bne.n	800a3fa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	781b      	ldrb	r3, [r3, #0]
 800a34c:	2b03      	cmp	r3, #3
 800a34e:	d148      	bne.n	800a3e2 <sync_fs+0xb2>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	791b      	ldrb	r3, [r3, #4]
 800a354:	2b01      	cmp	r3, #1
 800a356:	d144      	bne.n	800a3e2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	3334      	adds	r3, #52	@ 0x34
 800a35c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a360:	2100      	movs	r1, #0
 800a362:	4618      	mov	r0, r3
 800a364:	f7ff fda8 	bl	8009eb8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	3334      	adds	r3, #52	@ 0x34
 800a36c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a370:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800a374:	4618      	mov	r0, r3
 800a376:	f7ff fd37 	bl	8009de8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	3334      	adds	r3, #52	@ 0x34
 800a37e:	4921      	ldr	r1, [pc, #132]	@ (800a404 <sync_fs+0xd4>)
 800a380:	4618      	mov	r0, r3
 800a382:	f7ff fd4c 	bl	8009e1e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	3334      	adds	r3, #52	@ 0x34
 800a38a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a38e:	491e      	ldr	r1, [pc, #120]	@ (800a408 <sync_fs+0xd8>)
 800a390:	4618      	mov	r0, r3
 800a392:	f7ff fd44 	bl	8009e1e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	3334      	adds	r3, #52	@ 0x34
 800a39a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	695b      	ldr	r3, [r3, #20]
 800a3a2:	4619      	mov	r1, r3
 800a3a4:	4610      	mov	r0, r2
 800a3a6:	f7ff fd3a 	bl	8009e1e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	3334      	adds	r3, #52	@ 0x34
 800a3ae:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	691b      	ldr	r3, [r3, #16]
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	4610      	mov	r0, r2
 800a3ba:	f7ff fd30 	bl	8009e1e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6a1b      	ldr	r3, [r3, #32]
 800a3c2:	1c5a      	adds	r2, r3, #1
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	7858      	ldrb	r0, [r3, #1]
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	f7ff fc8c 	bl	8009cf4 <disk_write>
			fs->fsi_flag = 0;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	785b      	ldrb	r3, [r3, #1]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	2100      	movs	r1, #0
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f7ff fca2 	bl	8009d34 <disk_ioctl>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d001      	beq.n	800a3fa <sync_fs+0xca>
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a3fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}
 800a404:	41615252 	.word	0x41615252
 800a408:	61417272 	.word	0x61417272

0800a40c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b083      	sub	sp, #12
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	3b02      	subs	r3, #2
 800a41a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	699b      	ldr	r3, [r3, #24]
 800a420:	3b02      	subs	r3, #2
 800a422:	683a      	ldr	r2, [r7, #0]
 800a424:	429a      	cmp	r2, r3
 800a426:	d301      	bcc.n	800a42c <clust2sect+0x20>
 800a428:	2300      	movs	r3, #0
 800a42a:	e008      	b.n	800a43e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	895b      	ldrh	r3, [r3, #10]
 800a430:	461a      	mov	r2, r3
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	fb03 f202 	mul.w	r2, r3, r2
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a43c:	4413      	add	r3, r2
}
 800a43e:	4618      	mov	r0, r3
 800a440:	370c      	adds	r7, #12
 800a442:	46bd      	mov	sp, r7
 800a444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a448:	4770      	bx	lr

0800a44a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a44a:	b580      	push	{r7, lr}
 800a44c:	b086      	sub	sp, #24
 800a44e:	af00      	add	r7, sp, #0
 800a450:	6078      	str	r0, [r7, #4]
 800a452:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	d904      	bls.n	800a46a <get_fat+0x20>
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	699b      	ldr	r3, [r3, #24]
 800a464:	683a      	ldr	r2, [r7, #0]
 800a466:	429a      	cmp	r2, r3
 800a468:	d302      	bcc.n	800a470 <get_fat+0x26>
		val = 1;	/* Internal error */
 800a46a:	2301      	movs	r3, #1
 800a46c:	617b      	str	r3, [r7, #20]
 800a46e:	e08e      	b.n	800a58e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a470:	f04f 33ff 	mov.w	r3, #4294967295
 800a474:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	781b      	ldrb	r3, [r3, #0]
 800a47a:	2b03      	cmp	r3, #3
 800a47c:	d061      	beq.n	800a542 <get_fat+0xf8>
 800a47e:	2b03      	cmp	r3, #3
 800a480:	dc7b      	bgt.n	800a57a <get_fat+0x130>
 800a482:	2b01      	cmp	r3, #1
 800a484:	d002      	beq.n	800a48c <get_fat+0x42>
 800a486:	2b02      	cmp	r3, #2
 800a488:	d041      	beq.n	800a50e <get_fat+0xc4>
 800a48a:	e076      	b.n	800a57a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	60fb      	str	r3, [r7, #12]
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	085b      	lsrs	r3, r3, #1
 800a494:	68fa      	ldr	r2, [r7, #12]
 800a496:	4413      	add	r3, r2
 800a498:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	0a5b      	lsrs	r3, r3, #9
 800a4a2:	4413      	add	r3, r2
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	6938      	ldr	r0, [r7, #16]
 800a4a8:	f7ff ff14 	bl	800a2d4 <move_window>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d166      	bne.n	800a580 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	1c5a      	adds	r2, r3, #1
 800a4b6:	60fa      	str	r2, [r7, #12]
 800a4b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4bc:	693a      	ldr	r2, [r7, #16]
 800a4be:	4413      	add	r3, r2
 800a4c0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a4c4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	0a5b      	lsrs	r3, r3, #9
 800a4ce:	4413      	add	r3, r2
 800a4d0:	4619      	mov	r1, r3
 800a4d2:	6938      	ldr	r0, [r7, #16]
 800a4d4:	f7ff fefe 	bl	800a2d4 <move_window>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d152      	bne.n	800a584 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4e4:	693a      	ldr	r2, [r7, #16]
 800a4e6:	4413      	add	r3, r2
 800a4e8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a4ec:	021b      	lsls	r3, r3, #8
 800a4ee:	68ba      	ldr	r2, [r7, #8]
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	f003 0301 	and.w	r3, r3, #1
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d002      	beq.n	800a504 <get_fat+0xba>
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	091b      	lsrs	r3, r3, #4
 800a502:	e002      	b.n	800a50a <get_fat+0xc0>
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a50a:	617b      	str	r3, [r7, #20]
			break;
 800a50c:	e03f      	b.n	800a58e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	0a1b      	lsrs	r3, r3, #8
 800a516:	4413      	add	r3, r2
 800a518:	4619      	mov	r1, r3
 800a51a:	6938      	ldr	r0, [r7, #16]
 800a51c:	f7ff feda 	bl	800a2d4 <move_window>
 800a520:	4603      	mov	r3, r0
 800a522:	2b00      	cmp	r3, #0
 800a524:	d130      	bne.n	800a588 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	005b      	lsls	r3, r3, #1
 800a530:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800a534:	4413      	add	r3, r2
 800a536:	4618      	mov	r0, r3
 800a538:	f7ff fc1a 	bl	8009d70 <ld_word>
 800a53c:	4603      	mov	r3, r0
 800a53e:	617b      	str	r3, [r7, #20]
			break;
 800a540:	e025      	b.n	800a58e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	09db      	lsrs	r3, r3, #7
 800a54a:	4413      	add	r3, r2
 800a54c:	4619      	mov	r1, r3
 800a54e:	6938      	ldr	r0, [r7, #16]
 800a550:	f7ff fec0 	bl	800a2d4 <move_window>
 800a554:	4603      	mov	r3, r0
 800a556:	2b00      	cmp	r3, #0
 800a558:	d118      	bne.n	800a58c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	009b      	lsls	r3, r3, #2
 800a564:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a568:	4413      	add	r3, r2
 800a56a:	4618      	mov	r0, r3
 800a56c:	f7ff fc19 	bl	8009da2 <ld_dword>
 800a570:	4603      	mov	r3, r0
 800a572:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a576:	617b      	str	r3, [r7, #20]
			break;
 800a578:	e009      	b.n	800a58e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a57a:	2301      	movs	r3, #1
 800a57c:	617b      	str	r3, [r7, #20]
 800a57e:	e006      	b.n	800a58e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a580:	bf00      	nop
 800a582:	e004      	b.n	800a58e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a584:	bf00      	nop
 800a586:	e002      	b.n	800a58e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a588:	bf00      	nop
 800a58a:	e000      	b.n	800a58e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a58c:	bf00      	nop
		}
	}

	return val;
 800a58e:	697b      	ldr	r3, [r7, #20]
}
 800a590:	4618      	mov	r0, r3
 800a592:	3718      	adds	r7, #24
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a598:	b590      	push	{r4, r7, lr}
 800a59a:	b089      	sub	sp, #36	@ 0x24
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	60f8      	str	r0, [r7, #12]
 800a5a0:	60b9      	str	r1, [r7, #8]
 800a5a2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a5a4:	2302      	movs	r3, #2
 800a5a6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	f240 80d9 	bls.w	800a762 <put_fat+0x1ca>
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	699b      	ldr	r3, [r3, #24]
 800a5b4:	68ba      	ldr	r2, [r7, #8]
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	f080 80d3 	bcs.w	800a762 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	2b03      	cmp	r3, #3
 800a5c2:	f000 8096 	beq.w	800a6f2 <put_fat+0x15a>
 800a5c6:	2b03      	cmp	r3, #3
 800a5c8:	f300 80cb 	bgt.w	800a762 <put_fat+0x1ca>
 800a5cc:	2b01      	cmp	r3, #1
 800a5ce:	d002      	beq.n	800a5d6 <put_fat+0x3e>
 800a5d0:	2b02      	cmp	r3, #2
 800a5d2:	d06e      	beq.n	800a6b2 <put_fat+0x11a>
 800a5d4:	e0c5      	b.n	800a762 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	61bb      	str	r3, [r7, #24]
 800a5da:	69bb      	ldr	r3, [r7, #24]
 800a5dc:	085b      	lsrs	r3, r3, #1
 800a5de:	69ba      	ldr	r2, [r7, #24]
 800a5e0:	4413      	add	r3, r2
 800a5e2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a5e8:	69bb      	ldr	r3, [r7, #24]
 800a5ea:	0a5b      	lsrs	r3, r3, #9
 800a5ec:	4413      	add	r3, r2
 800a5ee:	4619      	mov	r1, r3
 800a5f0:	68f8      	ldr	r0, [r7, #12]
 800a5f2:	f7ff fe6f 	bl	800a2d4 <move_window>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a5fa:	7ffb      	ldrb	r3, [r7, #31]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	f040 80a9 	bne.w	800a754 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a608:	69bb      	ldr	r3, [r7, #24]
 800a60a:	1c59      	adds	r1, r3, #1
 800a60c:	61b9      	str	r1, [r7, #24]
 800a60e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a612:	4413      	add	r3, r2
 800a614:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	f003 0301 	and.w	r3, r3, #1
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d00d      	beq.n	800a63c <put_fat+0xa4>
 800a620:	697b      	ldr	r3, [r7, #20]
 800a622:	781b      	ldrb	r3, [r3, #0]
 800a624:	b25b      	sxtb	r3, r3
 800a626:	f003 030f 	and.w	r3, r3, #15
 800a62a:	b25a      	sxtb	r2, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	b25b      	sxtb	r3, r3
 800a630:	011b      	lsls	r3, r3, #4
 800a632:	b25b      	sxtb	r3, r3
 800a634:	4313      	orrs	r3, r2
 800a636:	b25b      	sxtb	r3, r3
 800a638:	b2db      	uxtb	r3, r3
 800a63a:	e001      	b.n	800a640 <put_fat+0xa8>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	b2db      	uxtb	r3, r3
 800a640:	697a      	ldr	r2, [r7, #20]
 800a642:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2201      	movs	r2, #1
 800a648:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a64e:	69bb      	ldr	r3, [r7, #24]
 800a650:	0a5b      	lsrs	r3, r3, #9
 800a652:	4413      	add	r3, r2
 800a654:	4619      	mov	r1, r3
 800a656:	68f8      	ldr	r0, [r7, #12]
 800a658:	f7ff fe3c 	bl	800a2d4 <move_window>
 800a65c:	4603      	mov	r3, r0
 800a65e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a660:	7ffb      	ldrb	r3, [r7, #31]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d178      	bne.n	800a758 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a66c:	69bb      	ldr	r3, [r7, #24]
 800a66e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a672:	4413      	add	r3, r2
 800a674:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	f003 0301 	and.w	r3, r3, #1
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d003      	beq.n	800a688 <put_fat+0xf0>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	091b      	lsrs	r3, r3, #4
 800a684:	b2db      	uxtb	r3, r3
 800a686:	e00e      	b.n	800a6a6 <put_fat+0x10e>
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	781b      	ldrb	r3, [r3, #0]
 800a68c:	b25b      	sxtb	r3, r3
 800a68e:	f023 030f 	bic.w	r3, r3, #15
 800a692:	b25a      	sxtb	r2, r3
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	0a1b      	lsrs	r3, r3, #8
 800a698:	b25b      	sxtb	r3, r3
 800a69a:	f003 030f 	and.w	r3, r3, #15
 800a69e:	b25b      	sxtb	r3, r3
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	b25b      	sxtb	r3, r3
 800a6a4:	b2db      	uxtb	r3, r3
 800a6a6:	697a      	ldr	r2, [r7, #20]
 800a6a8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2201      	movs	r2, #1
 800a6ae:	70da      	strb	r2, [r3, #3]
			break;
 800a6b0:	e057      	b.n	800a762 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	0a1b      	lsrs	r3, r3, #8
 800a6ba:	4413      	add	r3, r2
 800a6bc:	4619      	mov	r1, r3
 800a6be:	68f8      	ldr	r0, [r7, #12]
 800a6c0:	f7ff fe08 	bl	800a2d4 <move_window>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a6c8:	7ffb      	ldrb	r3, [r7, #31]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d146      	bne.n	800a75c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	005b      	lsls	r3, r3, #1
 800a6d8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800a6dc:	4413      	add	r3, r2
 800a6de:	687a      	ldr	r2, [r7, #4]
 800a6e0:	b292      	uxth	r2, r2
 800a6e2:	4611      	mov	r1, r2
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f7ff fb7f 	bl	8009de8 <st_word>
			fs->wflag = 1;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	70da      	strb	r2, [r3, #3]
			break;
 800a6f0:	e037      	b.n	800a762 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	09db      	lsrs	r3, r3, #7
 800a6fa:	4413      	add	r3, r2
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	68f8      	ldr	r0, [r7, #12]
 800a700:	f7ff fde8 	bl	800a2d4 <move_window>
 800a704:	4603      	mov	r3, r0
 800a706:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a708:	7ffb      	ldrb	r3, [r7, #31]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d128      	bne.n	800a760 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	009b      	lsls	r3, r3, #2
 800a71e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a722:	4413      	add	r3, r2
 800a724:	4618      	mov	r0, r3
 800a726:	f7ff fb3c 	bl	8009da2 <ld_dword>
 800a72a:	4603      	mov	r3, r0
 800a72c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800a730:	4323      	orrs	r3, r4
 800a732:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	009b      	lsls	r3, r3, #2
 800a73e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a742:	4413      	add	r3, r2
 800a744:	6879      	ldr	r1, [r7, #4]
 800a746:	4618      	mov	r0, r3
 800a748:	f7ff fb69 	bl	8009e1e <st_dword>
			fs->wflag = 1;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2201      	movs	r2, #1
 800a750:	70da      	strb	r2, [r3, #3]
			break;
 800a752:	e006      	b.n	800a762 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a754:	bf00      	nop
 800a756:	e004      	b.n	800a762 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a758:	bf00      	nop
 800a75a:	e002      	b.n	800a762 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a75c:	bf00      	nop
 800a75e:	e000      	b.n	800a762 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a760:	bf00      	nop
		}
	}
	return res;
 800a762:	7ffb      	ldrb	r3, [r7, #31]
}
 800a764:	4618      	mov	r0, r3
 800a766:	3724      	adds	r7, #36	@ 0x24
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd90      	pop	{r4, r7, pc}

0800a76c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b088      	sub	sp, #32
 800a770:	af00      	add	r7, sp, #0
 800a772:	60f8      	str	r0, [r7, #12]
 800a774:	60b9      	str	r1, [r7, #8]
 800a776:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a778:	2300      	movs	r3, #0
 800a77a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	2b01      	cmp	r3, #1
 800a786:	d904      	bls.n	800a792 <remove_chain+0x26>
 800a788:	69bb      	ldr	r3, [r7, #24]
 800a78a:	699b      	ldr	r3, [r3, #24]
 800a78c:	68ba      	ldr	r2, [r7, #8]
 800a78e:	429a      	cmp	r2, r3
 800a790:	d301      	bcc.n	800a796 <remove_chain+0x2a>
 800a792:	2302      	movs	r3, #2
 800a794:	e04b      	b.n	800a82e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d00c      	beq.n	800a7b6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a79c:	f04f 32ff 	mov.w	r2, #4294967295
 800a7a0:	6879      	ldr	r1, [r7, #4]
 800a7a2:	69b8      	ldr	r0, [r7, #24]
 800a7a4:	f7ff fef8 	bl	800a598 <put_fat>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a7ac:	7ffb      	ldrb	r3, [r7, #31]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d001      	beq.n	800a7b6 <remove_chain+0x4a>
 800a7b2:	7ffb      	ldrb	r3, [r7, #31]
 800a7b4:	e03b      	b.n	800a82e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a7b6:	68b9      	ldr	r1, [r7, #8]
 800a7b8:	68f8      	ldr	r0, [r7, #12]
 800a7ba:	f7ff fe46 	bl	800a44a <get_fat>
 800a7be:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d031      	beq.n	800a82a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d101      	bne.n	800a7d0 <remove_chain+0x64>
 800a7cc:	2302      	movs	r3, #2
 800a7ce:	e02e      	b.n	800a82e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7d6:	d101      	bne.n	800a7dc <remove_chain+0x70>
 800a7d8:	2301      	movs	r3, #1
 800a7da:	e028      	b.n	800a82e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a7dc:	2200      	movs	r2, #0
 800a7de:	68b9      	ldr	r1, [r7, #8]
 800a7e0:	69b8      	ldr	r0, [r7, #24]
 800a7e2:	f7ff fed9 	bl	800a598 <put_fat>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a7ea:	7ffb      	ldrb	r3, [r7, #31]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d001      	beq.n	800a7f4 <remove_chain+0x88>
 800a7f0:	7ffb      	ldrb	r3, [r7, #31]
 800a7f2:	e01c      	b.n	800a82e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a7f4:	69bb      	ldr	r3, [r7, #24]
 800a7f6:	695a      	ldr	r2, [r3, #20]
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	699b      	ldr	r3, [r3, #24]
 800a7fc:	3b02      	subs	r3, #2
 800a7fe:	429a      	cmp	r2, r3
 800a800:	d20b      	bcs.n	800a81a <remove_chain+0xae>
			fs->free_clst++;
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	695b      	ldr	r3, [r3, #20]
 800a806:	1c5a      	adds	r2, r3, #1
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800a80c:	69bb      	ldr	r3, [r7, #24]
 800a80e:	791b      	ldrb	r3, [r3, #4]
 800a810:	f043 0301 	orr.w	r3, r3, #1
 800a814:	b2da      	uxtb	r2, r3
 800a816:	69bb      	ldr	r3, [r7, #24]
 800a818:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	699b      	ldr	r3, [r3, #24]
 800a822:	68ba      	ldr	r2, [r7, #8]
 800a824:	429a      	cmp	r2, r3
 800a826:	d3c6      	bcc.n	800a7b6 <remove_chain+0x4a>
 800a828:	e000      	b.n	800a82c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a82a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a82c:	2300      	movs	r3, #0
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3720      	adds	r7, #32
 800a832:	46bd      	mov	sp, r7
 800a834:	bd80      	pop	{r7, pc}

0800a836 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a836:	b580      	push	{r7, lr}
 800a838:	b088      	sub	sp, #32
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	6078      	str	r0, [r7, #4]
 800a83e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d10d      	bne.n	800a868 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	691b      	ldr	r3, [r3, #16]
 800a850:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a852:	69bb      	ldr	r3, [r7, #24]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d004      	beq.n	800a862 <create_chain+0x2c>
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	699b      	ldr	r3, [r3, #24]
 800a85c:	69ba      	ldr	r2, [r7, #24]
 800a85e:	429a      	cmp	r2, r3
 800a860:	d31b      	bcc.n	800a89a <create_chain+0x64>
 800a862:	2301      	movs	r3, #1
 800a864:	61bb      	str	r3, [r7, #24]
 800a866:	e018      	b.n	800a89a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a868:	6839      	ldr	r1, [r7, #0]
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f7ff fded 	bl	800a44a <get_fat>
 800a870:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	2b01      	cmp	r3, #1
 800a876:	d801      	bhi.n	800a87c <create_chain+0x46>
 800a878:	2301      	movs	r3, #1
 800a87a:	e070      	b.n	800a95e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a882:	d101      	bne.n	800a888 <create_chain+0x52>
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	e06a      	b.n	800a95e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a888:	693b      	ldr	r3, [r7, #16]
 800a88a:	699b      	ldr	r3, [r3, #24]
 800a88c:	68fa      	ldr	r2, [r7, #12]
 800a88e:	429a      	cmp	r2, r3
 800a890:	d201      	bcs.n	800a896 <create_chain+0x60>
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	e063      	b.n	800a95e <create_chain+0x128>
		scl = clst;
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a89e:	69fb      	ldr	r3, [r7, #28]
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	699b      	ldr	r3, [r3, #24]
 800a8a8:	69fa      	ldr	r2, [r7, #28]
 800a8aa:	429a      	cmp	r2, r3
 800a8ac:	d307      	bcc.n	800a8be <create_chain+0x88>
				ncl = 2;
 800a8ae:	2302      	movs	r3, #2
 800a8b0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a8b2:	69fa      	ldr	r2, [r7, #28]
 800a8b4:	69bb      	ldr	r3, [r7, #24]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d901      	bls.n	800a8be <create_chain+0x88>
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	e04f      	b.n	800a95e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a8be:	69f9      	ldr	r1, [r7, #28]
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f7ff fdc2 	bl	800a44a <get_fat>
 800a8c6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d00e      	beq.n	800a8ec <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	d003      	beq.n	800a8dc <create_chain+0xa6>
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8da:	d101      	bne.n	800a8e0 <create_chain+0xaa>
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	e03e      	b.n	800a95e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a8e0:	69fa      	ldr	r2, [r7, #28]
 800a8e2:	69bb      	ldr	r3, [r7, #24]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d1da      	bne.n	800a89e <create_chain+0x68>
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	e038      	b.n	800a95e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a8ec:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a8ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a8f2:	69f9      	ldr	r1, [r7, #28]
 800a8f4:	6938      	ldr	r0, [r7, #16]
 800a8f6:	f7ff fe4f 	bl	800a598 <put_fat>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a8fe:	7dfb      	ldrb	r3, [r7, #23]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d109      	bne.n	800a918 <create_chain+0xe2>
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d006      	beq.n	800a918 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a90a:	69fa      	ldr	r2, [r7, #28]
 800a90c:	6839      	ldr	r1, [r7, #0]
 800a90e:	6938      	ldr	r0, [r7, #16]
 800a910:	f7ff fe42 	bl	800a598 <put_fat>
 800a914:	4603      	mov	r3, r0
 800a916:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a918:	7dfb      	ldrb	r3, [r7, #23]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d116      	bne.n	800a94c <create_chain+0x116>
		fs->last_clst = ncl;
 800a91e:	693b      	ldr	r3, [r7, #16]
 800a920:	69fa      	ldr	r2, [r7, #28]
 800a922:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	695a      	ldr	r2, [r3, #20]
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	699b      	ldr	r3, [r3, #24]
 800a92c:	3b02      	subs	r3, #2
 800a92e:	429a      	cmp	r2, r3
 800a930:	d804      	bhi.n	800a93c <create_chain+0x106>
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	695b      	ldr	r3, [r3, #20]
 800a936:	1e5a      	subs	r2, r3, #1
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	791b      	ldrb	r3, [r3, #4]
 800a940:	f043 0301 	orr.w	r3, r3, #1
 800a944:	b2da      	uxtb	r2, r3
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	711a      	strb	r2, [r3, #4]
 800a94a:	e007      	b.n	800a95c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a94c:	7dfb      	ldrb	r3, [r7, #23]
 800a94e:	2b01      	cmp	r3, #1
 800a950:	d102      	bne.n	800a958 <create_chain+0x122>
 800a952:	f04f 33ff 	mov.w	r3, #4294967295
 800a956:	e000      	b.n	800a95a <create_chain+0x124>
 800a958:	2301      	movs	r3, #1
 800a95a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a95c:	69fb      	ldr	r3, [r7, #28]
}
 800a95e:	4618      	mov	r0, r3
 800a960:	3720      	adds	r7, #32
 800a962:	46bd      	mov	sp, r7
 800a964:	bd80      	pop	{r7, pc}

0800a966 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a966:	b480      	push	{r7}
 800a968:	b087      	sub	sp, #28
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	6078      	str	r0, [r7, #4]
 800a96e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a97a:	3304      	adds	r3, #4
 800a97c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	0a5b      	lsrs	r3, r3, #9
 800a982:	68fa      	ldr	r2, [r7, #12]
 800a984:	8952      	ldrh	r2, [r2, #10]
 800a986:	fbb3 f3f2 	udiv	r3, r3, r2
 800a98a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	1d1a      	adds	r2, r3, #4
 800a990:	613a      	str	r2, [r7, #16]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d101      	bne.n	800a9a0 <clmt_clust+0x3a>
 800a99c:	2300      	movs	r3, #0
 800a99e:	e010      	b.n	800a9c2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800a9a0:	697a      	ldr	r2, [r7, #20]
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d307      	bcc.n	800a9b8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800a9a8:	697a      	ldr	r2, [r7, #20]
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	1ad3      	subs	r3, r2, r3
 800a9ae:	617b      	str	r3, [r7, #20]
 800a9b0:	693b      	ldr	r3, [r7, #16]
 800a9b2:	3304      	adds	r3, #4
 800a9b4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a9b6:	e7e9      	b.n	800a98c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800a9b8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	681a      	ldr	r2, [r3, #0]
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	4413      	add	r3, r2
}
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	371c      	adds	r7, #28
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9cc:	4770      	bx	lr

0800a9ce <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a9ce:	b580      	push	{r7, lr}
 800a9d0:	b086      	sub	sp, #24
 800a9d2:	af00      	add	r7, sp, #0
 800a9d4:	6078      	str	r0, [r7, #4]
 800a9d6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a9e4:	d204      	bcs.n	800a9f0 <dir_sdi+0x22>
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	f003 031f 	and.w	r3, r3, #31
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d001      	beq.n	800a9f4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800a9f0:	2302      	movs	r3, #2
 800a9f2:	e063      	b.n	800aabc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	683a      	ldr	r2, [r7, #0]
 800a9f8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d106      	bne.n	800aa14 <dir_sdi+0x46>
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	2b02      	cmp	r3, #2
 800aa0c:	d902      	bls.n	800aa14 <dir_sdi+0x46>
		clst = fs->dirbase;
 800aa0e:	693b      	ldr	r3, [r7, #16]
 800aa10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa12:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d10c      	bne.n	800aa34 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	095b      	lsrs	r3, r3, #5
 800aa1e:	693a      	ldr	r2, [r7, #16]
 800aa20:	8912      	ldrh	r2, [r2, #8]
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d301      	bcc.n	800aa2a <dir_sdi+0x5c>
 800aa26:	2302      	movs	r3, #2
 800aa28:	e048      	b.n	800aabc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800aa2a:	693b      	ldr	r3, [r7, #16]
 800aa2c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	61da      	str	r2, [r3, #28]
 800aa32:	e029      	b.n	800aa88 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	895b      	ldrh	r3, [r3, #10]
 800aa38:	025b      	lsls	r3, r3, #9
 800aa3a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800aa3c:	e019      	b.n	800aa72 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6979      	ldr	r1, [r7, #20]
 800aa42:	4618      	mov	r0, r3
 800aa44:	f7ff fd01 	bl	800a44a <get_fat>
 800aa48:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa50:	d101      	bne.n	800aa56 <dir_sdi+0x88>
 800aa52:	2301      	movs	r3, #1
 800aa54:	e032      	b.n	800aabc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d904      	bls.n	800aa66 <dir_sdi+0x98>
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	699b      	ldr	r3, [r3, #24]
 800aa60:	697a      	ldr	r2, [r7, #20]
 800aa62:	429a      	cmp	r2, r3
 800aa64:	d301      	bcc.n	800aa6a <dir_sdi+0x9c>
 800aa66:	2302      	movs	r3, #2
 800aa68:	e028      	b.n	800aabc <dir_sdi+0xee>
			ofs -= csz;
 800aa6a:	683a      	ldr	r2, [r7, #0]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	1ad3      	subs	r3, r2, r3
 800aa70:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800aa72:	683a      	ldr	r2, [r7, #0]
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	429a      	cmp	r2, r3
 800aa78:	d2e1      	bcs.n	800aa3e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800aa7a:	6979      	ldr	r1, [r7, #20]
 800aa7c:	6938      	ldr	r0, [r7, #16]
 800aa7e:	f7ff fcc5 	bl	800a40c <clust2sect>
 800aa82:	4602      	mov	r2, r0
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	697a      	ldr	r2, [r7, #20]
 800aa8c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	69db      	ldr	r3, [r3, #28]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d101      	bne.n	800aa9a <dir_sdi+0xcc>
 800aa96:	2302      	movs	r3, #2
 800aa98:	e010      	b.n	800aabc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	69da      	ldr	r2, [r3, #28]
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	0a5b      	lsrs	r3, r3, #9
 800aaa2:	441a      	add	r2, r3
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aab4:	441a      	add	r2, r3
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800aaba:	2300      	movs	r3, #0
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	3718      	adds	r7, #24
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}

0800aac4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b086      	sub	sp, #24
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
 800aacc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	695b      	ldr	r3, [r3, #20]
 800aad8:	3320      	adds	r3, #32
 800aada:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	69db      	ldr	r3, [r3, #28]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d003      	beq.n	800aaec <dir_next+0x28>
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aaea:	d301      	bcc.n	800aaf0 <dir_next+0x2c>
 800aaec:	2304      	movs	r3, #4
 800aaee:	e0aa      	b.n	800ac46 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	f040 8098 	bne.w	800ac2c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	69db      	ldr	r3, [r3, #28]
 800ab00:	1c5a      	adds	r2, r3, #1
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	699b      	ldr	r3, [r3, #24]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d10b      	bne.n	800ab26 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	095b      	lsrs	r3, r3, #5
 800ab12:	68fa      	ldr	r2, [r7, #12]
 800ab14:	8912      	ldrh	r2, [r2, #8]
 800ab16:	4293      	cmp	r3, r2
 800ab18:	f0c0 8088 	bcc.w	800ac2c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	61da      	str	r2, [r3, #28]
 800ab22:	2304      	movs	r3, #4
 800ab24:	e08f      	b.n	800ac46 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	0a5b      	lsrs	r3, r3, #9
 800ab2a:	68fa      	ldr	r2, [r7, #12]
 800ab2c:	8952      	ldrh	r2, [r2, #10]
 800ab2e:	3a01      	subs	r2, #1
 800ab30:	4013      	ands	r3, r2
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d17a      	bne.n	800ac2c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ab36:	687a      	ldr	r2, [r7, #4]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	699b      	ldr	r3, [r3, #24]
 800ab3c:	4619      	mov	r1, r3
 800ab3e:	4610      	mov	r0, r2
 800ab40:	f7ff fc83 	bl	800a44a <get_fat>
 800ab44:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	2b01      	cmp	r3, #1
 800ab4a:	d801      	bhi.n	800ab50 <dir_next+0x8c>
 800ab4c:	2302      	movs	r3, #2
 800ab4e:	e07a      	b.n	800ac46 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab56:	d101      	bne.n	800ab5c <dir_next+0x98>
 800ab58:	2301      	movs	r3, #1
 800ab5a:	e074      	b.n	800ac46 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	699b      	ldr	r3, [r3, #24]
 800ab60:	697a      	ldr	r2, [r7, #20]
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d358      	bcc.n	800ac18 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d104      	bne.n	800ab76 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2200      	movs	r2, #0
 800ab70:	61da      	str	r2, [r3, #28]
 800ab72:	2304      	movs	r3, #4
 800ab74:	e067      	b.n	800ac46 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ab76:	687a      	ldr	r2, [r7, #4]
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	699b      	ldr	r3, [r3, #24]
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	4610      	mov	r0, r2
 800ab80:	f7ff fe59 	bl	800a836 <create_chain>
 800ab84:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ab86:	697b      	ldr	r3, [r7, #20]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d101      	bne.n	800ab90 <dir_next+0xcc>
 800ab8c:	2307      	movs	r3, #7
 800ab8e:	e05a      	b.n	800ac46 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	d101      	bne.n	800ab9a <dir_next+0xd6>
 800ab96:	2302      	movs	r3, #2
 800ab98:	e055      	b.n	800ac46 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ab9a:	697b      	ldr	r3, [r7, #20]
 800ab9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba0:	d101      	bne.n	800aba6 <dir_next+0xe2>
 800aba2:	2301      	movs	r3, #1
 800aba4:	e04f      	b.n	800ac46 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800aba6:	68f8      	ldr	r0, [r7, #12]
 800aba8:	f7ff fb50 	bl	800a24c <sync_window>
 800abac:	4603      	mov	r3, r0
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d001      	beq.n	800abb6 <dir_next+0xf2>
 800abb2:	2301      	movs	r3, #1
 800abb4:	e047      	b.n	800ac46 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	3334      	adds	r3, #52	@ 0x34
 800abba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800abbe:	2100      	movs	r1, #0
 800abc0:	4618      	mov	r0, r3
 800abc2:	f7ff f979 	bl	8009eb8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800abc6:	2300      	movs	r3, #0
 800abc8:	613b      	str	r3, [r7, #16]
 800abca:	6979      	ldr	r1, [r7, #20]
 800abcc:	68f8      	ldr	r0, [r7, #12]
 800abce:	f7ff fc1d 	bl	800a40c <clust2sect>
 800abd2:	4602      	mov	r2, r0
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	631a      	str	r2, [r3, #48]	@ 0x30
 800abd8:	e012      	b.n	800ac00 <dir_next+0x13c>
						fs->wflag = 1;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2201      	movs	r2, #1
 800abde:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800abe0:	68f8      	ldr	r0, [r7, #12]
 800abe2:	f7ff fb33 	bl	800a24c <sync_window>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d001      	beq.n	800abf0 <dir_next+0x12c>
 800abec:	2301      	movs	r3, #1
 800abee:	e02a      	b.n	800ac46 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	3301      	adds	r3, #1
 800abf4:	613b      	str	r3, [r7, #16]
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abfa:	1c5a      	adds	r2, r3, #1
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	631a      	str	r2, [r3, #48]	@ 0x30
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	895b      	ldrh	r3, [r3, #10]
 800ac04:	461a      	mov	r2, r3
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d3e6      	bcc.n	800abda <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	1ad2      	subs	r2, r2, r3
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	697a      	ldr	r2, [r7, #20]
 800ac1c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ac1e:	6979      	ldr	r1, [r7, #20]
 800ac20:	68f8      	ldr	r0, [r7, #12]
 800ac22:	f7ff fbf3 	bl	800a40c <clust2sect>
 800ac26:	4602      	mov	r2, r0
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	68ba      	ldr	r2, [r7, #8]
 800ac30:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac3e:	441a      	add	r2, r3
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ac44:	2300      	movs	r3, #0
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3718      	adds	r7, #24
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}

0800ac4e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ac4e:	b580      	push	{r7, lr}
 800ac50:	b086      	sub	sp, #24
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
 800ac56:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ac5e:	2100      	movs	r1, #0
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f7ff feb4 	bl	800a9ce <dir_sdi>
 800ac66:	4603      	mov	r3, r0
 800ac68:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ac6a:	7dfb      	ldrb	r3, [r7, #23]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d12b      	bne.n	800acc8 <dir_alloc+0x7a>
		n = 0;
 800ac70:	2300      	movs	r3, #0
 800ac72:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	69db      	ldr	r3, [r3, #28]
 800ac78:	4619      	mov	r1, r3
 800ac7a:	68f8      	ldr	r0, [r7, #12]
 800ac7c:	f7ff fb2a 	bl	800a2d4 <move_window>
 800ac80:	4603      	mov	r3, r0
 800ac82:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ac84:	7dfb      	ldrb	r3, [r7, #23]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d11d      	bne.n	800acc6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6a1b      	ldr	r3, [r3, #32]
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	2be5      	cmp	r3, #229	@ 0xe5
 800ac92:	d004      	beq.n	800ac9e <dir_alloc+0x50>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	6a1b      	ldr	r3, [r3, #32]
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d107      	bne.n	800acae <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	3301      	adds	r3, #1
 800aca2:	613b      	str	r3, [r7, #16]
 800aca4:	693a      	ldr	r2, [r7, #16]
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	429a      	cmp	r2, r3
 800acaa:	d102      	bne.n	800acb2 <dir_alloc+0x64>
 800acac:	e00c      	b.n	800acc8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800acae:	2300      	movs	r3, #0
 800acb0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800acb2:	2101      	movs	r1, #1
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f7ff ff05 	bl	800aac4 <dir_next>
 800acba:	4603      	mov	r3, r0
 800acbc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800acbe:	7dfb      	ldrb	r3, [r7, #23]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d0d7      	beq.n	800ac74 <dir_alloc+0x26>
 800acc4:	e000      	b.n	800acc8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800acc6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800acc8:	7dfb      	ldrb	r3, [r7, #23]
 800acca:	2b04      	cmp	r3, #4
 800accc:	d101      	bne.n	800acd2 <dir_alloc+0x84>
 800acce:	2307      	movs	r3, #7
 800acd0:	75fb      	strb	r3, [r7, #23]
	return res;
 800acd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3718      	adds	r7, #24
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	331a      	adds	r3, #26
 800acea:	4618      	mov	r0, r3
 800acec:	f7ff f840 	bl	8009d70 <ld_word>
 800acf0:	4603      	mov	r3, r0
 800acf2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	2b03      	cmp	r3, #3
 800acfa:	d109      	bne.n	800ad10 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	3314      	adds	r3, #20
 800ad00:	4618      	mov	r0, r3
 800ad02:	f7ff f835 	bl	8009d70 <ld_word>
 800ad06:	4603      	mov	r3, r0
 800ad08:	041b      	lsls	r3, r3, #16
 800ad0a:	68fa      	ldr	r2, [r7, #12]
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ad10:	68fb      	ldr	r3, [r7, #12]
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3710      	adds	r7, #16
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b084      	sub	sp, #16
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	60f8      	str	r0, [r7, #12]
 800ad22:	60b9      	str	r1, [r7, #8]
 800ad24:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ad26:	68bb      	ldr	r3, [r7, #8]
 800ad28:	331a      	adds	r3, #26
 800ad2a:	687a      	ldr	r2, [r7, #4]
 800ad2c:	b292      	uxth	r2, r2
 800ad2e:	4611      	mov	r1, r2
 800ad30:	4618      	mov	r0, r3
 800ad32:	f7ff f859 	bl	8009de8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	781b      	ldrb	r3, [r3, #0]
 800ad3a:	2b03      	cmp	r3, #3
 800ad3c:	d109      	bne.n	800ad52 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	f103 0214 	add.w	r2, r3, #20
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	0c1b      	lsrs	r3, r3, #16
 800ad48:	b29b      	uxth	r3, r3
 800ad4a:	4619      	mov	r1, r3
 800ad4c:	4610      	mov	r0, r2
 800ad4e:	f7ff f84b 	bl	8009de8 <st_word>
	}
}
 800ad52:	bf00      	nop
 800ad54:	3710      	adds	r7, #16
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}
	...

0800ad5c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800ad5c:	b590      	push	{r4, r7, lr}
 800ad5e:	b087      	sub	sp, #28
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
 800ad64:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	331a      	adds	r3, #26
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f7ff f800 	bl	8009d70 <ld_word>
 800ad70:	4603      	mov	r3, r0
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d001      	beq.n	800ad7a <cmp_lfn+0x1e>
 800ad76:	2300      	movs	r3, #0
 800ad78:	e059      	b.n	800ae2e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	781b      	ldrb	r3, [r3, #0]
 800ad7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad82:	1e5a      	subs	r2, r3, #1
 800ad84:	4613      	mov	r3, r2
 800ad86:	005b      	lsls	r3, r3, #1
 800ad88:	4413      	add	r3, r2
 800ad8a:	009b      	lsls	r3, r3, #2
 800ad8c:	4413      	add	r3, r2
 800ad8e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ad90:	2301      	movs	r3, #1
 800ad92:	81fb      	strh	r3, [r7, #14]
 800ad94:	2300      	movs	r3, #0
 800ad96:	613b      	str	r3, [r7, #16]
 800ad98:	e033      	b.n	800ae02 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ad9a:	4a27      	ldr	r2, [pc, #156]	@ (800ae38 <cmp_lfn+0xdc>)
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	4413      	add	r3, r2
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	461a      	mov	r2, r3
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	4413      	add	r3, r2
 800ada8:	4618      	mov	r0, r3
 800adaa:	f7fe ffe1 	bl	8009d70 <ld_word>
 800adae:	4603      	mov	r3, r0
 800adb0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800adb2:	89fb      	ldrh	r3, [r7, #14]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d01a      	beq.n	800adee <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	2bfe      	cmp	r3, #254	@ 0xfe
 800adbc:	d812      	bhi.n	800ade4 <cmp_lfn+0x88>
 800adbe:	89bb      	ldrh	r3, [r7, #12]
 800adc0:	4618      	mov	r0, r3
 800adc2:	f001 fdcb 	bl	800c95c <ff_wtoupper>
 800adc6:	4603      	mov	r3, r0
 800adc8:	461c      	mov	r4, r3
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	1c5a      	adds	r2, r3, #1
 800adce:	617a      	str	r2, [r7, #20]
 800add0:	005b      	lsls	r3, r3, #1
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	4413      	add	r3, r2
 800add6:	881b      	ldrh	r3, [r3, #0]
 800add8:	4618      	mov	r0, r3
 800adda:	f001 fdbf 	bl	800c95c <ff_wtoupper>
 800adde:	4603      	mov	r3, r0
 800ade0:	429c      	cmp	r4, r3
 800ade2:	d001      	beq.n	800ade8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ade4:	2300      	movs	r3, #0
 800ade6:	e022      	b.n	800ae2e <cmp_lfn+0xd2>
			}
			wc = uc;
 800ade8:	89bb      	ldrh	r3, [r7, #12]
 800adea:	81fb      	strh	r3, [r7, #14]
 800adec:	e006      	b.n	800adfc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800adee:	89bb      	ldrh	r3, [r7, #12]
 800adf0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d001      	beq.n	800adfc <cmp_lfn+0xa0>
 800adf8:	2300      	movs	r3, #0
 800adfa:	e018      	b.n	800ae2e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	3301      	adds	r3, #1
 800ae00:	613b      	str	r3, [r7, #16]
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	2b0c      	cmp	r3, #12
 800ae06:	d9c8      	bls.n	800ad9a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d00b      	beq.n	800ae2c <cmp_lfn+0xd0>
 800ae14:	89fb      	ldrh	r3, [r7, #14]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d008      	beq.n	800ae2c <cmp_lfn+0xd0>
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	005b      	lsls	r3, r3, #1
 800ae1e:	687a      	ldr	r2, [r7, #4]
 800ae20:	4413      	add	r3, r2
 800ae22:	881b      	ldrh	r3, [r3, #0]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d001      	beq.n	800ae2c <cmp_lfn+0xd0>
 800ae28:	2300      	movs	r3, #0
 800ae2a:	e000      	b.n	800ae2e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ae2c:	2301      	movs	r3, #1
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	371c      	adds	r7, #28
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd90      	pop	{r4, r7, pc}
 800ae36:	bf00      	nop
 800ae38:	080126f4 	.word	0x080126f4

0800ae3c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b088      	sub	sp, #32
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	60f8      	str	r0, [r7, #12]
 800ae44:	60b9      	str	r1, [r7, #8]
 800ae46:	4611      	mov	r1, r2
 800ae48:	461a      	mov	r2, r3
 800ae4a:	460b      	mov	r3, r1
 800ae4c:	71fb      	strb	r3, [r7, #7]
 800ae4e:	4613      	mov	r3, r2
 800ae50:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	330d      	adds	r3, #13
 800ae56:	79ba      	ldrb	r2, [r7, #6]
 800ae58:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	330b      	adds	r3, #11
 800ae5e:	220f      	movs	r2, #15
 800ae60:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	330c      	adds	r3, #12
 800ae66:	2200      	movs	r2, #0
 800ae68:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ae6a:	68bb      	ldr	r3, [r7, #8]
 800ae6c:	331a      	adds	r3, #26
 800ae6e:	2100      	movs	r1, #0
 800ae70:	4618      	mov	r0, r3
 800ae72:	f7fe ffb9 	bl	8009de8 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ae76:	79fb      	ldrb	r3, [r7, #7]
 800ae78:	1e5a      	subs	r2, r3, #1
 800ae7a:	4613      	mov	r3, r2
 800ae7c:	005b      	lsls	r3, r3, #1
 800ae7e:	4413      	add	r3, r2
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	4413      	add	r3, r2
 800ae84:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ae86:	2300      	movs	r3, #0
 800ae88:	82fb      	strh	r3, [r7, #22]
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ae8e:	8afb      	ldrh	r3, [r7, #22]
 800ae90:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ae94:	4293      	cmp	r3, r2
 800ae96:	d007      	beq.n	800aea8 <put_lfn+0x6c>
 800ae98:	69fb      	ldr	r3, [r7, #28]
 800ae9a:	1c5a      	adds	r2, r3, #1
 800ae9c:	61fa      	str	r2, [r7, #28]
 800ae9e:	005b      	lsls	r3, r3, #1
 800aea0:	68fa      	ldr	r2, [r7, #12]
 800aea2:	4413      	add	r3, r2
 800aea4:	881b      	ldrh	r3, [r3, #0]
 800aea6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800aea8:	4a17      	ldr	r2, [pc, #92]	@ (800af08 <put_lfn+0xcc>)
 800aeaa:	69bb      	ldr	r3, [r7, #24]
 800aeac:	4413      	add	r3, r2
 800aeae:	781b      	ldrb	r3, [r3, #0]
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	4413      	add	r3, r2
 800aeb6:	8afa      	ldrh	r2, [r7, #22]
 800aeb8:	4611      	mov	r1, r2
 800aeba:	4618      	mov	r0, r3
 800aebc:	f7fe ff94 	bl	8009de8 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800aec0:	8afb      	ldrh	r3, [r7, #22]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d102      	bne.n	800aecc <put_lfn+0x90>
 800aec6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aeca:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800aecc:	69bb      	ldr	r3, [r7, #24]
 800aece:	3301      	adds	r3, #1
 800aed0:	61bb      	str	r3, [r7, #24]
 800aed2:	69bb      	ldr	r3, [r7, #24]
 800aed4:	2b0c      	cmp	r3, #12
 800aed6:	d9da      	bls.n	800ae8e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800aed8:	8afb      	ldrh	r3, [r7, #22]
 800aeda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aede:	4293      	cmp	r3, r2
 800aee0:	d006      	beq.n	800aef0 <put_lfn+0xb4>
 800aee2:	69fb      	ldr	r3, [r7, #28]
 800aee4:	005b      	lsls	r3, r3, #1
 800aee6:	68fa      	ldr	r2, [r7, #12]
 800aee8:	4413      	add	r3, r2
 800aeea:	881b      	ldrh	r3, [r3, #0]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d103      	bne.n	800aef8 <put_lfn+0xbc>
 800aef0:	79fb      	ldrb	r3, [r7, #7]
 800aef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aef6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	79fa      	ldrb	r2, [r7, #7]
 800aefc:	701a      	strb	r2, [r3, #0]
}
 800aefe:	bf00      	nop
 800af00:	3720      	adds	r7, #32
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}
 800af06:	bf00      	nop
 800af08:	080126f4 	.word	0x080126f4

0800af0c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b08c      	sub	sp, #48	@ 0x30
 800af10:	af00      	add	r7, sp, #0
 800af12:	60f8      	str	r0, [r7, #12]
 800af14:	60b9      	str	r1, [r7, #8]
 800af16:	607a      	str	r2, [r7, #4]
 800af18:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800af1a:	220b      	movs	r2, #11
 800af1c:	68b9      	ldr	r1, [r7, #8]
 800af1e:	68f8      	ldr	r0, [r7, #12]
 800af20:	f7fe ffa9 	bl	8009e76 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	2b05      	cmp	r3, #5
 800af28:	d92b      	bls.n	800af82 <gen_numname+0x76>
		sr = seq;
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800af2e:	e022      	b.n	800af76 <gen_numname+0x6a>
			wc = *lfn++;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	1c9a      	adds	r2, r3, #2
 800af34:	607a      	str	r2, [r7, #4]
 800af36:	881b      	ldrh	r3, [r3, #0]
 800af38:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800af3a:	2300      	movs	r3, #0
 800af3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af3e:	e017      	b.n	800af70 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	005a      	lsls	r2, r3, #1
 800af44:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800af46:	f003 0301 	and.w	r3, r3, #1
 800af4a:	4413      	add	r3, r2
 800af4c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800af4e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800af50:	085b      	lsrs	r3, r3, #1
 800af52:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800af54:	69fb      	ldr	r3, [r7, #28]
 800af56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d005      	beq.n	800af6a <gen_numname+0x5e>
 800af5e:	69fb      	ldr	r3, [r7, #28]
 800af60:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800af64:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800af68:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800af6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af6c:	3301      	adds	r3, #1
 800af6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af72:	2b0f      	cmp	r3, #15
 800af74:	d9e4      	bls.n	800af40 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	881b      	ldrh	r3, [r3, #0]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d1d8      	bne.n	800af30 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800af7e:	69fb      	ldr	r3, [r7, #28]
 800af80:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800af82:	2307      	movs	r3, #7
 800af84:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	b2db      	uxtb	r3, r3
 800af8a:	f003 030f 	and.w	r3, r3, #15
 800af8e:	b2db      	uxtb	r3, r3
 800af90:	3330      	adds	r3, #48	@ 0x30
 800af92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800af96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af9a:	2b39      	cmp	r3, #57	@ 0x39
 800af9c:	d904      	bls.n	800afa8 <gen_numname+0x9c>
 800af9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800afa2:	3307      	adds	r3, #7
 800afa4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800afa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afaa:	1e5a      	subs	r2, r3, #1
 800afac:	62ba      	str	r2, [r7, #40]	@ 0x28
 800afae:	3330      	adds	r3, #48	@ 0x30
 800afb0:	443b      	add	r3, r7
 800afb2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800afb6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	091b      	lsrs	r3, r3, #4
 800afbe:	603b      	str	r3, [r7, #0]
	} while (seq);
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d1df      	bne.n	800af86 <gen_numname+0x7a>
	ns[i] = '~';
 800afc6:	f107 0214 	add.w	r2, r7, #20
 800afca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afcc:	4413      	add	r3, r2
 800afce:	227e      	movs	r2, #126	@ 0x7e
 800afd0:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800afd2:	2300      	movs	r3, #0
 800afd4:	627b      	str	r3, [r7, #36]	@ 0x24
 800afd6:	e002      	b.n	800afde <gen_numname+0xd2>
 800afd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afda:	3301      	adds	r3, #1
 800afdc:	627b      	str	r3, [r7, #36]	@ 0x24
 800afde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afe2:	429a      	cmp	r2, r3
 800afe4:	d205      	bcs.n	800aff2 <gen_numname+0xe6>
 800afe6:	68fa      	ldr	r2, [r7, #12]
 800afe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afea:	4413      	add	r3, r2
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	2b20      	cmp	r3, #32
 800aff0:	d1f2      	bne.n	800afd8 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800aff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff4:	2b07      	cmp	r3, #7
 800aff6:	d807      	bhi.n	800b008 <gen_numname+0xfc>
 800aff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800affa:	1c5a      	adds	r2, r3, #1
 800affc:	62ba      	str	r2, [r7, #40]	@ 0x28
 800affe:	3330      	adds	r3, #48	@ 0x30
 800b000:	443b      	add	r3, r7
 800b002:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800b006:	e000      	b.n	800b00a <gen_numname+0xfe>
 800b008:	2120      	movs	r1, #32
 800b00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b00c:	1c5a      	adds	r2, r3, #1
 800b00e:	627a      	str	r2, [r7, #36]	@ 0x24
 800b010:	68fa      	ldr	r2, [r7, #12]
 800b012:	4413      	add	r3, r2
 800b014:	460a      	mov	r2, r1
 800b016:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800b018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b01a:	2b07      	cmp	r3, #7
 800b01c:	d9e9      	bls.n	800aff2 <gen_numname+0xe6>
}
 800b01e:	bf00      	nop
 800b020:	bf00      	nop
 800b022:	3730      	adds	r7, #48	@ 0x30
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}

0800b028 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800b028:	b480      	push	{r7}
 800b02a:	b085      	sub	sp, #20
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800b030:	2300      	movs	r3, #0
 800b032:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800b034:	230b      	movs	r3, #11
 800b036:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800b038:	7bfb      	ldrb	r3, [r7, #15]
 800b03a:	b2da      	uxtb	r2, r3
 800b03c:	0852      	lsrs	r2, r2, #1
 800b03e:	01db      	lsls	r3, r3, #7
 800b040:	4313      	orrs	r3, r2
 800b042:	b2da      	uxtb	r2, r3
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	1c59      	adds	r1, r3, #1
 800b048:	6079      	str	r1, [r7, #4]
 800b04a:	781b      	ldrb	r3, [r3, #0]
 800b04c:	4413      	add	r3, r2
 800b04e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800b050:	68bb      	ldr	r3, [r7, #8]
 800b052:	3b01      	subs	r3, #1
 800b054:	60bb      	str	r3, [r7, #8]
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d1ed      	bne.n	800b038 <sum_sfn+0x10>
	return sum;
 800b05c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b05e:	4618      	mov	r0, r3
 800b060:	3714      	adds	r7, #20
 800b062:	46bd      	mov	sp, r7
 800b064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b068:	4770      	bx	lr

0800b06a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b06a:	b580      	push	{r7, lr}
 800b06c:	b086      	sub	sp, #24
 800b06e:	af00      	add	r7, sp, #0
 800b070:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b078:	2100      	movs	r1, #0
 800b07a:	6878      	ldr	r0, [r7, #4]
 800b07c:	f7ff fca7 	bl	800a9ce <dir_sdi>
 800b080:	4603      	mov	r3, r0
 800b082:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b084:	7dfb      	ldrb	r3, [r7, #23]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d001      	beq.n	800b08e <dir_find+0x24>
 800b08a:	7dfb      	ldrb	r3, [r7, #23]
 800b08c:	e0a9      	b.n	800b1e2 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b08e:	23ff      	movs	r3, #255	@ 0xff
 800b090:	753b      	strb	r3, [r7, #20]
 800b092:	7d3b      	ldrb	r3, [r7, #20]
 800b094:	757b      	strb	r3, [r7, #21]
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f04f 32ff 	mov.w	r2, #4294967295
 800b09c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	69db      	ldr	r3, [r3, #28]
 800b0a2:	4619      	mov	r1, r3
 800b0a4:	6938      	ldr	r0, [r7, #16]
 800b0a6:	f7ff f915 	bl	800a2d4 <move_window>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b0ae:	7dfb      	ldrb	r3, [r7, #23]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	f040 8090 	bne.w	800b1d6 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6a1b      	ldr	r3, [r3, #32]
 800b0ba:	781b      	ldrb	r3, [r3, #0]
 800b0bc:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b0be:	7dbb      	ldrb	r3, [r7, #22]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d102      	bne.n	800b0ca <dir_find+0x60>
 800b0c4:	2304      	movs	r3, #4
 800b0c6:	75fb      	strb	r3, [r7, #23]
 800b0c8:	e08a      	b.n	800b1e0 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6a1b      	ldr	r3, [r3, #32]
 800b0ce:	330b      	adds	r3, #11
 800b0d0:	781b      	ldrb	r3, [r3, #0]
 800b0d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b0d6:	73fb      	strb	r3, [r7, #15]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	7bfa      	ldrb	r2, [r7, #15]
 800b0dc:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800b0de:	7dbb      	ldrb	r3, [r7, #22]
 800b0e0:	2be5      	cmp	r3, #229	@ 0xe5
 800b0e2:	d007      	beq.n	800b0f4 <dir_find+0x8a>
 800b0e4:	7bfb      	ldrb	r3, [r7, #15]
 800b0e6:	f003 0308 	and.w	r3, r3, #8
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d009      	beq.n	800b102 <dir_find+0x98>
 800b0ee:	7bfb      	ldrb	r3, [r7, #15]
 800b0f0:	2b0f      	cmp	r3, #15
 800b0f2:	d006      	beq.n	800b102 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b0f4:	23ff      	movs	r3, #255	@ 0xff
 800b0f6:	757b      	strb	r3, [r7, #21]
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	f04f 32ff 	mov.w	r2, #4294967295
 800b0fe:	631a      	str	r2, [r3, #48]	@ 0x30
 800b100:	e05e      	b.n	800b1c0 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800b102:	7bfb      	ldrb	r3, [r7, #15]
 800b104:	2b0f      	cmp	r3, #15
 800b106:	d136      	bne.n	800b176 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b10e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b112:	2b00      	cmp	r3, #0
 800b114:	d154      	bne.n	800b1c0 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800b116:	7dbb      	ldrb	r3, [r7, #22]
 800b118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d00d      	beq.n	800b13c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6a1b      	ldr	r3, [r3, #32]
 800b124:	7b5b      	ldrb	r3, [r3, #13]
 800b126:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800b128:	7dbb      	ldrb	r3, [r7, #22]
 800b12a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b12e:	75bb      	strb	r3, [r7, #22]
 800b130:	7dbb      	ldrb	r3, [r7, #22]
 800b132:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	695a      	ldr	r2, [r3, #20]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800b13c:	7dba      	ldrb	r2, [r7, #22]
 800b13e:	7d7b      	ldrb	r3, [r7, #21]
 800b140:	429a      	cmp	r2, r3
 800b142:	d115      	bne.n	800b170 <dir_find+0x106>
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6a1b      	ldr	r3, [r3, #32]
 800b148:	330d      	adds	r3, #13
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	7d3a      	ldrb	r2, [r7, #20]
 800b14e:	429a      	cmp	r2, r3
 800b150:	d10e      	bne.n	800b170 <dir_find+0x106>
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	68da      	ldr	r2, [r3, #12]
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6a1b      	ldr	r3, [r3, #32]
 800b15a:	4619      	mov	r1, r3
 800b15c:	4610      	mov	r0, r2
 800b15e:	f7ff fdfd 	bl	800ad5c <cmp_lfn>
 800b162:	4603      	mov	r3, r0
 800b164:	2b00      	cmp	r3, #0
 800b166:	d003      	beq.n	800b170 <dir_find+0x106>
 800b168:	7d7b      	ldrb	r3, [r7, #21]
 800b16a:	3b01      	subs	r3, #1
 800b16c:	b2db      	uxtb	r3, r3
 800b16e:	e000      	b.n	800b172 <dir_find+0x108>
 800b170:	23ff      	movs	r3, #255	@ 0xff
 800b172:	757b      	strb	r3, [r7, #21]
 800b174:	e024      	b.n	800b1c0 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800b176:	7d7b      	ldrb	r3, [r7, #21]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d109      	bne.n	800b190 <dir_find+0x126>
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6a1b      	ldr	r3, [r3, #32]
 800b180:	4618      	mov	r0, r3
 800b182:	f7ff ff51 	bl	800b028 <sum_sfn>
 800b186:	4603      	mov	r3, r0
 800b188:	461a      	mov	r2, r3
 800b18a:	7d3b      	ldrb	r3, [r7, #20]
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d024      	beq.n	800b1da <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b196:	f003 0301 	and.w	r3, r3, #1
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d10a      	bne.n	800b1b4 <dir_find+0x14a>
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6a18      	ldr	r0, [r3, #32]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	3324      	adds	r3, #36	@ 0x24
 800b1a6:	220b      	movs	r2, #11
 800b1a8:	4619      	mov	r1, r3
 800b1aa:	f7fe fea0 	bl	8009eee <mem_cmp>
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d014      	beq.n	800b1de <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b1b4:	23ff      	movs	r3, #255	@ 0xff
 800b1b6:	757b      	strb	r3, [r7, #21]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f04f 32ff 	mov.w	r2, #4294967295
 800b1be:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b1c0:	2100      	movs	r1, #0
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f7ff fc7e 	bl	800aac4 <dir_next>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b1cc:	7dfb      	ldrb	r3, [r7, #23]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	f43f af65 	beq.w	800b09e <dir_find+0x34>
 800b1d4:	e004      	b.n	800b1e0 <dir_find+0x176>
		if (res != FR_OK) break;
 800b1d6:	bf00      	nop
 800b1d8:	e002      	b.n	800b1e0 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800b1da:	bf00      	nop
 800b1dc:	e000      	b.n	800b1e0 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800b1de:	bf00      	nop

	return res;
 800b1e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3718      	adds	r7, #24
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}
	...

0800b1ec <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b08c      	sub	sp, #48	@ 0x30
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b200:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b204:	2b00      	cmp	r3, #0
 800b206:	d001      	beq.n	800b20c <dir_register+0x20>
 800b208:	2306      	movs	r3, #6
 800b20a:	e0e0      	b.n	800b3ce <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800b20c:	2300      	movs	r3, #0
 800b20e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b210:	e002      	b.n	800b218 <dir_register+0x2c>
 800b212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b214:	3301      	adds	r3, #1
 800b216:	627b      	str	r3, [r7, #36]	@ 0x24
 800b218:	69fb      	ldr	r3, [r7, #28]
 800b21a:	68da      	ldr	r2, [r3, #12]
 800b21c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b21e:	005b      	lsls	r3, r3, #1
 800b220:	4413      	add	r3, r2
 800b222:	881b      	ldrh	r3, [r3, #0]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d1f4      	bne.n	800b212 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800b22e:	f107 030c 	add.w	r3, r7, #12
 800b232:	220c      	movs	r2, #12
 800b234:	4618      	mov	r0, r3
 800b236:	f7fe fe1e 	bl	8009e76 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800b23a:	7dfb      	ldrb	r3, [r7, #23]
 800b23c:	f003 0301 	and.w	r3, r3, #1
 800b240:	2b00      	cmp	r3, #0
 800b242:	d032      	beq.n	800b2aa <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2240      	movs	r2, #64	@ 0x40
 800b248:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800b24c:	2301      	movs	r3, #1
 800b24e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b250:	e016      	b.n	800b280 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	68da      	ldr	r2, [r3, #12]
 800b25c:	f107 010c 	add.w	r1, r7, #12
 800b260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b262:	f7ff fe53 	bl	800af0c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f7ff feff 	bl	800b06a <dir_find>
 800b26c:	4603      	mov	r3, r0
 800b26e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800b272:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b276:	2b00      	cmp	r3, #0
 800b278:	d106      	bne.n	800b288 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800b27a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b27c:	3301      	adds	r3, #1
 800b27e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b282:	2b63      	cmp	r3, #99	@ 0x63
 800b284:	d9e5      	bls.n	800b252 <dir_register+0x66>
 800b286:	e000      	b.n	800b28a <dir_register+0x9e>
			if (res != FR_OK) break;
 800b288:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800b28a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b28c:	2b64      	cmp	r3, #100	@ 0x64
 800b28e:	d101      	bne.n	800b294 <dir_register+0xa8>
 800b290:	2307      	movs	r3, #7
 800b292:	e09c      	b.n	800b3ce <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800b294:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b298:	2b04      	cmp	r3, #4
 800b29a:	d002      	beq.n	800b2a2 <dir_register+0xb6>
 800b29c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b2a0:	e095      	b.n	800b3ce <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800b2a2:	7dfa      	ldrb	r2, [r7, #23]
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800b2aa:	7dfb      	ldrb	r3, [r7, #23]
 800b2ac:	f003 0302 	and.w	r3, r3, #2
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d007      	beq.n	800b2c4 <dir_register+0xd8>
 800b2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2b6:	330c      	adds	r3, #12
 800b2b8:	4a47      	ldr	r2, [pc, #284]	@ (800b3d8 <dir_register+0x1ec>)
 800b2ba:	fba2 2303 	umull	r2, r3, r2, r3
 800b2be:	089b      	lsrs	r3, r3, #2
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	e000      	b.n	800b2c6 <dir_register+0xda>
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800b2c8:	6a39      	ldr	r1, [r7, #32]
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f7ff fcbf 	bl	800ac4e <dir_alloc>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800b2d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d148      	bne.n	800b370 <dir_register+0x184>
 800b2de:	6a3b      	ldr	r3, [r7, #32]
 800b2e0:	3b01      	subs	r3, #1
 800b2e2:	623b      	str	r3, [r7, #32]
 800b2e4:	6a3b      	ldr	r3, [r7, #32]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d042      	beq.n	800b370 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	695a      	ldr	r2, [r3, #20]
 800b2ee:	6a3b      	ldr	r3, [r7, #32]
 800b2f0:	015b      	lsls	r3, r3, #5
 800b2f2:	1ad3      	subs	r3, r2, r3
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f7ff fb69 	bl	800a9ce <dir_sdi>
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800b302:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b306:	2b00      	cmp	r3, #0
 800b308:	d132      	bne.n	800b370 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	3324      	adds	r3, #36	@ 0x24
 800b30e:	4618      	mov	r0, r3
 800b310:	f7ff fe8a 	bl	800b028 <sum_sfn>
 800b314:	4603      	mov	r3, r0
 800b316:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	69db      	ldr	r3, [r3, #28]
 800b31c:	4619      	mov	r1, r3
 800b31e:	69f8      	ldr	r0, [r7, #28]
 800b320:	f7fe ffd8 	bl	800a2d4 <move_window>
 800b324:	4603      	mov	r3, r0
 800b326:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800b32a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d11d      	bne.n	800b36e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800b332:	69fb      	ldr	r3, [r7, #28]
 800b334:	68d8      	ldr	r0, [r3, #12]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6a19      	ldr	r1, [r3, #32]
 800b33a:	6a3b      	ldr	r3, [r7, #32]
 800b33c:	b2da      	uxtb	r2, r3
 800b33e:	7efb      	ldrb	r3, [r7, #27]
 800b340:	f7ff fd7c 	bl	800ae3c <put_lfn>
				fs->wflag = 1;
 800b344:	69fb      	ldr	r3, [r7, #28]
 800b346:	2201      	movs	r2, #1
 800b348:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800b34a:	2100      	movs	r1, #0
 800b34c:	6878      	ldr	r0, [r7, #4]
 800b34e:	f7ff fbb9 	bl	800aac4 <dir_next>
 800b352:	4603      	mov	r3, r0
 800b354:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800b358:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d107      	bne.n	800b370 <dir_register+0x184>
 800b360:	6a3b      	ldr	r3, [r7, #32]
 800b362:	3b01      	subs	r3, #1
 800b364:	623b      	str	r3, [r7, #32]
 800b366:	6a3b      	ldr	r3, [r7, #32]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d1d5      	bne.n	800b318 <dir_register+0x12c>
 800b36c:	e000      	b.n	800b370 <dir_register+0x184>
				if (res != FR_OK) break;
 800b36e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b370:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b374:	2b00      	cmp	r3, #0
 800b376:	d128      	bne.n	800b3ca <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	69db      	ldr	r3, [r3, #28]
 800b37c:	4619      	mov	r1, r3
 800b37e:	69f8      	ldr	r0, [r7, #28]
 800b380:	f7fe ffa8 	bl	800a2d4 <move_window>
 800b384:	4603      	mov	r3, r0
 800b386:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800b38a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d11b      	bne.n	800b3ca <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6a1b      	ldr	r3, [r3, #32]
 800b396:	2220      	movs	r2, #32
 800b398:	2100      	movs	r1, #0
 800b39a:	4618      	mov	r0, r3
 800b39c:	f7fe fd8c 	bl	8009eb8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6a18      	ldr	r0, [r3, #32]
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	3324      	adds	r3, #36	@ 0x24
 800b3a8:	220b      	movs	r2, #11
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	f7fe fd63 	bl	8009e76 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6a1b      	ldr	r3, [r3, #32]
 800b3ba:	330c      	adds	r3, #12
 800b3bc:	f002 0218 	and.w	r2, r2, #24
 800b3c0:	b2d2      	uxtb	r2, r2
 800b3c2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800b3c4:	69fb      	ldr	r3, [r7, #28]
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b3ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	3730      	adds	r7, #48	@ 0x30
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}
 800b3d6:	bf00      	nop
 800b3d8:	4ec4ec4f 	.word	0x4ec4ec4f

0800b3dc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b08a      	sub	sp, #40	@ 0x28
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
 800b3e4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	613b      	str	r3, [r7, #16]
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	68db      	ldr	r3, [r3, #12]
 800b3f2:	60fb      	str	r3, [r7, #12]
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	617b      	str	r3, [r7, #20]
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b3fc:	69bb      	ldr	r3, [r7, #24]
 800b3fe:	1c5a      	adds	r2, r3, #1
 800b400:	61ba      	str	r2, [r7, #24]
 800b402:	693a      	ldr	r2, [r7, #16]
 800b404:	4413      	add	r3, r2
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b40a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b40c:	2b1f      	cmp	r3, #31
 800b40e:	d940      	bls.n	800b492 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b410:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b412:	2b2f      	cmp	r3, #47	@ 0x2f
 800b414:	d006      	beq.n	800b424 <create_name+0x48>
 800b416:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b418:	2b5c      	cmp	r3, #92	@ 0x5c
 800b41a:	d110      	bne.n	800b43e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b41c:	e002      	b.n	800b424 <create_name+0x48>
 800b41e:	69bb      	ldr	r3, [r7, #24]
 800b420:	3301      	adds	r3, #1
 800b422:	61bb      	str	r3, [r7, #24]
 800b424:	693a      	ldr	r2, [r7, #16]
 800b426:	69bb      	ldr	r3, [r7, #24]
 800b428:	4413      	add	r3, r2
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	2b2f      	cmp	r3, #47	@ 0x2f
 800b42e:	d0f6      	beq.n	800b41e <create_name+0x42>
 800b430:	693a      	ldr	r2, [r7, #16]
 800b432:	69bb      	ldr	r3, [r7, #24]
 800b434:	4413      	add	r3, r2
 800b436:	781b      	ldrb	r3, [r3, #0]
 800b438:	2b5c      	cmp	r3, #92	@ 0x5c
 800b43a:	d0f0      	beq.n	800b41e <create_name+0x42>
			break;
 800b43c:	e02a      	b.n	800b494 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b43e:	697b      	ldr	r3, [r7, #20]
 800b440:	2bfe      	cmp	r3, #254	@ 0xfe
 800b442:	d901      	bls.n	800b448 <create_name+0x6c>
 800b444:	2306      	movs	r3, #6
 800b446:	e17d      	b.n	800b744 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b448:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b44a:	b2db      	uxtb	r3, r3
 800b44c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b44e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b450:	2101      	movs	r1, #1
 800b452:	4618      	mov	r0, r3
 800b454:	f001 fa46 	bl	800c8e4 <ff_convert>
 800b458:	4603      	mov	r3, r0
 800b45a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b45c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d101      	bne.n	800b466 <create_name+0x8a>
 800b462:	2306      	movs	r3, #6
 800b464:	e16e      	b.n	800b744 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b466:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b468:	2b7f      	cmp	r3, #127	@ 0x7f
 800b46a:	d809      	bhi.n	800b480 <create_name+0xa4>
 800b46c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b46e:	4619      	mov	r1, r3
 800b470:	488d      	ldr	r0, [pc, #564]	@ (800b6a8 <create_name+0x2cc>)
 800b472:	f7fe fd63 	bl	8009f3c <chk_chr>
 800b476:	4603      	mov	r3, r0
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d001      	beq.n	800b480 <create_name+0xa4>
 800b47c:	2306      	movs	r3, #6
 800b47e:	e161      	b.n	800b744 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800b480:	697b      	ldr	r3, [r7, #20]
 800b482:	1c5a      	adds	r2, r3, #1
 800b484:	617a      	str	r2, [r7, #20]
 800b486:	005b      	lsls	r3, r3, #1
 800b488:	68fa      	ldr	r2, [r7, #12]
 800b48a:	4413      	add	r3, r2
 800b48c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b48e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b490:	e7b4      	b.n	800b3fc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b492:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b494:	693a      	ldr	r2, [r7, #16]
 800b496:	69bb      	ldr	r3, [r7, #24]
 800b498:	441a      	add	r2, r3
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b49e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4a0:	2b1f      	cmp	r3, #31
 800b4a2:	d801      	bhi.n	800b4a8 <create_name+0xcc>
 800b4a4:	2304      	movs	r3, #4
 800b4a6:	e000      	b.n	800b4aa <create_name+0xce>
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b4ae:	e011      	b.n	800b4d4 <create_name+0xf8>
		w = lfn[di - 1];
 800b4b0:	697b      	ldr	r3, [r7, #20]
 800b4b2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	005b      	lsls	r3, r3, #1
 800b4ba:	68fa      	ldr	r2, [r7, #12]
 800b4bc:	4413      	add	r3, r2
 800b4be:	881b      	ldrh	r3, [r3, #0]
 800b4c0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800b4c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4c4:	2b20      	cmp	r3, #32
 800b4c6:	d002      	beq.n	800b4ce <create_name+0xf2>
 800b4c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4cc:	d106      	bne.n	800b4dc <create_name+0x100>
		di--;
 800b4ce:	697b      	ldr	r3, [r7, #20]
 800b4d0:	3b01      	subs	r3, #1
 800b4d2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d1ea      	bne.n	800b4b0 <create_name+0xd4>
 800b4da:	e000      	b.n	800b4de <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800b4dc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b4de:	697b      	ldr	r3, [r7, #20]
 800b4e0:	005b      	lsls	r3, r3, #1
 800b4e2:	68fa      	ldr	r2, [r7, #12]
 800b4e4:	4413      	add	r3, r2
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d101      	bne.n	800b4f4 <create_name+0x118>
 800b4f0:	2306      	movs	r3, #6
 800b4f2:	e127      	b.n	800b744 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	3324      	adds	r3, #36	@ 0x24
 800b4f8:	220b      	movs	r2, #11
 800b4fa:	2120      	movs	r1, #32
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f7fe fcdb 	bl	8009eb8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b502:	2300      	movs	r3, #0
 800b504:	61bb      	str	r3, [r7, #24]
 800b506:	e002      	b.n	800b50e <create_name+0x132>
 800b508:	69bb      	ldr	r3, [r7, #24]
 800b50a:	3301      	adds	r3, #1
 800b50c:	61bb      	str	r3, [r7, #24]
 800b50e:	69bb      	ldr	r3, [r7, #24]
 800b510:	005b      	lsls	r3, r3, #1
 800b512:	68fa      	ldr	r2, [r7, #12]
 800b514:	4413      	add	r3, r2
 800b516:	881b      	ldrh	r3, [r3, #0]
 800b518:	2b20      	cmp	r3, #32
 800b51a:	d0f5      	beq.n	800b508 <create_name+0x12c>
 800b51c:	69bb      	ldr	r3, [r7, #24]
 800b51e:	005b      	lsls	r3, r3, #1
 800b520:	68fa      	ldr	r2, [r7, #12]
 800b522:	4413      	add	r3, r2
 800b524:	881b      	ldrh	r3, [r3, #0]
 800b526:	2b2e      	cmp	r3, #46	@ 0x2e
 800b528:	d0ee      	beq.n	800b508 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b52a:	69bb      	ldr	r3, [r7, #24]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d009      	beq.n	800b544 <create_name+0x168>
 800b530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b534:	f043 0303 	orr.w	r3, r3, #3
 800b538:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b53c:	e002      	b.n	800b544 <create_name+0x168>
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	3b01      	subs	r3, #1
 800b542:	617b      	str	r3, [r7, #20]
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d009      	beq.n	800b55e <create_name+0x182>
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b550:	3b01      	subs	r3, #1
 800b552:	005b      	lsls	r3, r3, #1
 800b554:	68fa      	ldr	r2, [r7, #12]
 800b556:	4413      	add	r3, r2
 800b558:	881b      	ldrh	r3, [r3, #0]
 800b55a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b55c:	d1ef      	bne.n	800b53e <create_name+0x162>

	i = b = 0; ni = 8;
 800b55e:	2300      	movs	r3, #0
 800b560:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b564:	2300      	movs	r3, #0
 800b566:	623b      	str	r3, [r7, #32]
 800b568:	2308      	movs	r3, #8
 800b56a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b56c:	69bb      	ldr	r3, [r7, #24]
 800b56e:	1c5a      	adds	r2, r3, #1
 800b570:	61ba      	str	r2, [r7, #24]
 800b572:	005b      	lsls	r3, r3, #1
 800b574:	68fa      	ldr	r2, [r7, #12]
 800b576:	4413      	add	r3, r2
 800b578:	881b      	ldrh	r3, [r3, #0]
 800b57a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b57c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b57e:	2b00      	cmp	r3, #0
 800b580:	f000 8090 	beq.w	800b6a4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b584:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b586:	2b20      	cmp	r3, #32
 800b588:	d006      	beq.n	800b598 <create_name+0x1bc>
 800b58a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b58c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b58e:	d10a      	bne.n	800b5a6 <create_name+0x1ca>
 800b590:	69ba      	ldr	r2, [r7, #24]
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	429a      	cmp	r2, r3
 800b596:	d006      	beq.n	800b5a6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800b598:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b59c:	f043 0303 	orr.w	r3, r3, #3
 800b5a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b5a4:	e07d      	b.n	800b6a2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b5a6:	6a3a      	ldr	r2, [r7, #32]
 800b5a8:	69fb      	ldr	r3, [r7, #28]
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	d203      	bcs.n	800b5b6 <create_name+0x1da>
 800b5ae:	69ba      	ldr	r2, [r7, #24]
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d123      	bne.n	800b5fe <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800b5b6:	69fb      	ldr	r3, [r7, #28]
 800b5b8:	2b0b      	cmp	r3, #11
 800b5ba:	d106      	bne.n	800b5ca <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800b5bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5c0:	f043 0303 	orr.w	r3, r3, #3
 800b5c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b5c8:	e075      	b.n	800b6b6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b5ca:	69ba      	ldr	r2, [r7, #24]
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	d005      	beq.n	800b5de <create_name+0x202>
 800b5d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5d6:	f043 0303 	orr.w	r3, r3, #3
 800b5da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800b5de:	69ba      	ldr	r2, [r7, #24]
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	429a      	cmp	r2, r3
 800b5e4:	d866      	bhi.n	800b6b4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	61bb      	str	r3, [r7, #24]
 800b5ea:	2308      	movs	r3, #8
 800b5ec:	623b      	str	r3, [r7, #32]
 800b5ee:	230b      	movs	r3, #11
 800b5f0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b5f2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b5f6:	009b      	lsls	r3, r3, #2
 800b5f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b5fc:	e051      	b.n	800b6a2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b5fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b600:	2b7f      	cmp	r3, #127	@ 0x7f
 800b602:	d914      	bls.n	800b62e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800b604:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b606:	2100      	movs	r1, #0
 800b608:	4618      	mov	r0, r3
 800b60a:	f001 f96b 	bl	800c8e4 <ff_convert>
 800b60e:	4603      	mov	r3, r0
 800b610:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800b612:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b614:	2b00      	cmp	r3, #0
 800b616:	d004      	beq.n	800b622 <create_name+0x246>
 800b618:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b61a:	3b80      	subs	r3, #128	@ 0x80
 800b61c:	4a23      	ldr	r2, [pc, #140]	@ (800b6ac <create_name+0x2d0>)
 800b61e:	5cd3      	ldrb	r3, [r2, r3]
 800b620:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b622:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b626:	f043 0302 	orr.w	r3, r3, #2
 800b62a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b62e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b630:	2b00      	cmp	r3, #0
 800b632:	d007      	beq.n	800b644 <create_name+0x268>
 800b634:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b636:	4619      	mov	r1, r3
 800b638:	481d      	ldr	r0, [pc, #116]	@ (800b6b0 <create_name+0x2d4>)
 800b63a:	f7fe fc7f 	bl	8009f3c <chk_chr>
 800b63e:	4603      	mov	r3, r0
 800b640:	2b00      	cmp	r3, #0
 800b642:	d008      	beq.n	800b656 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b644:	235f      	movs	r3, #95	@ 0x5f
 800b646:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b648:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b64c:	f043 0303 	orr.w	r3, r3, #3
 800b650:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b654:	e01b      	b.n	800b68e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b656:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b658:	2b40      	cmp	r3, #64	@ 0x40
 800b65a:	d909      	bls.n	800b670 <create_name+0x294>
 800b65c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b65e:	2b5a      	cmp	r3, #90	@ 0x5a
 800b660:	d806      	bhi.n	800b670 <create_name+0x294>
					b |= 2;
 800b662:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b666:	f043 0302 	orr.w	r3, r3, #2
 800b66a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b66e:	e00e      	b.n	800b68e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b670:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b672:	2b60      	cmp	r3, #96	@ 0x60
 800b674:	d90b      	bls.n	800b68e <create_name+0x2b2>
 800b676:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b678:	2b7a      	cmp	r3, #122	@ 0x7a
 800b67a:	d808      	bhi.n	800b68e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800b67c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b680:	f043 0301 	orr.w	r3, r3, #1
 800b684:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b688:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b68a:	3b20      	subs	r3, #32
 800b68c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b68e:	6a3b      	ldr	r3, [r7, #32]
 800b690:	1c5a      	adds	r2, r3, #1
 800b692:	623a      	str	r2, [r7, #32]
 800b694:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b696:	b2d1      	uxtb	r1, r2
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	4413      	add	r3, r2
 800b69c:	460a      	mov	r2, r1
 800b69e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800b6a2:	e763      	b.n	800b56c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800b6a4:	bf00      	nop
 800b6a6:	e006      	b.n	800b6b6 <create_name+0x2da>
 800b6a8:	080125cc 	.word	0x080125cc
 800b6ac:	08012674 	.word	0x08012674
 800b6b0:	080125d8 	.word	0x080125d8
			if (si > di) break;			/* No extension */
 800b6b4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b6bc:	2be5      	cmp	r3, #229	@ 0xe5
 800b6be:	d103      	bne.n	800b6c8 <create_name+0x2ec>
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2205      	movs	r2, #5
 800b6c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800b6c8:	69fb      	ldr	r3, [r7, #28]
 800b6ca:	2b08      	cmp	r3, #8
 800b6cc:	d104      	bne.n	800b6d8 <create_name+0x2fc>
 800b6ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b6d2:	009b      	lsls	r3, r3, #2
 800b6d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b6d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b6dc:	f003 030c 	and.w	r3, r3, #12
 800b6e0:	2b0c      	cmp	r3, #12
 800b6e2:	d005      	beq.n	800b6f0 <create_name+0x314>
 800b6e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b6e8:	f003 0303 	and.w	r3, r3, #3
 800b6ec:	2b03      	cmp	r3, #3
 800b6ee:	d105      	bne.n	800b6fc <create_name+0x320>
 800b6f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6f4:	f043 0302 	orr.w	r3, r3, #2
 800b6f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b6fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b700:	f003 0302 	and.w	r3, r3, #2
 800b704:	2b00      	cmp	r3, #0
 800b706:	d117      	bne.n	800b738 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b708:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b70c:	f003 0303 	and.w	r3, r3, #3
 800b710:	2b01      	cmp	r3, #1
 800b712:	d105      	bne.n	800b720 <create_name+0x344>
 800b714:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b718:	f043 0310 	orr.w	r3, r3, #16
 800b71c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b720:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b724:	f003 030c 	and.w	r3, r3, #12
 800b728:	2b04      	cmp	r3, #4
 800b72a:	d105      	bne.n	800b738 <create_name+0x35c>
 800b72c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b730:	f043 0308 	orr.w	r3, r3, #8
 800b734:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b73e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800b742:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b744:	4618      	mov	r0, r3
 800b746:	3728      	adds	r7, #40	@ 0x28
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}

0800b74c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b086      	sub	sp, #24
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
 800b754:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b75a:	693b      	ldr	r3, [r7, #16]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b760:	e002      	b.n	800b768 <follow_path+0x1c>
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	3301      	adds	r3, #1
 800b766:	603b      	str	r3, [r7, #0]
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	781b      	ldrb	r3, [r3, #0]
 800b76c:	2b2f      	cmp	r3, #47	@ 0x2f
 800b76e:	d0f8      	beq.n	800b762 <follow_path+0x16>
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	781b      	ldrb	r3, [r3, #0]
 800b774:	2b5c      	cmp	r3, #92	@ 0x5c
 800b776:	d0f4      	beq.n	800b762 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	2200      	movs	r2, #0
 800b77c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	781b      	ldrb	r3, [r3, #0]
 800b782:	2b1f      	cmp	r3, #31
 800b784:	d80a      	bhi.n	800b79c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2280      	movs	r2, #128	@ 0x80
 800b78a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800b78e:	2100      	movs	r1, #0
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f7ff f91c 	bl	800a9ce <dir_sdi>
 800b796:	4603      	mov	r3, r0
 800b798:	75fb      	strb	r3, [r7, #23]
 800b79a:	e043      	b.n	800b824 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b79c:	463b      	mov	r3, r7
 800b79e:	4619      	mov	r1, r3
 800b7a0:	6878      	ldr	r0, [r7, #4]
 800b7a2:	f7ff fe1b 	bl	800b3dc <create_name>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b7aa:	7dfb      	ldrb	r3, [r7, #23]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d134      	bne.n	800b81a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b7b0:	6878      	ldr	r0, [r7, #4]
 800b7b2:	f7ff fc5a 	bl	800b06a <dir_find>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b7c0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b7c2:	7dfb      	ldrb	r3, [r7, #23]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d00a      	beq.n	800b7de <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b7c8:	7dfb      	ldrb	r3, [r7, #23]
 800b7ca:	2b04      	cmp	r3, #4
 800b7cc:	d127      	bne.n	800b81e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b7ce:	7afb      	ldrb	r3, [r7, #11]
 800b7d0:	f003 0304 	and.w	r3, r3, #4
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d122      	bne.n	800b81e <follow_path+0xd2>
 800b7d8:	2305      	movs	r3, #5
 800b7da:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b7dc:	e01f      	b.n	800b81e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b7de:	7afb      	ldrb	r3, [r7, #11]
 800b7e0:	f003 0304 	and.w	r3, r3, #4
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d11c      	bne.n	800b822 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	799b      	ldrb	r3, [r3, #6]
 800b7ec:	f003 0310 	and.w	r3, r3, #16
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d102      	bne.n	800b7fa <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b7f4:	2305      	movs	r3, #5
 800b7f6:	75fb      	strb	r3, [r7, #23]
 800b7f8:	e014      	b.n	800b824 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	695b      	ldr	r3, [r3, #20]
 800b804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b808:	4413      	add	r3, r2
 800b80a:	4619      	mov	r1, r3
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f7ff fa65 	bl	800acdc <ld_clust>
 800b812:	4602      	mov	r2, r0
 800b814:	693b      	ldr	r3, [r7, #16]
 800b816:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b818:	e7c0      	b.n	800b79c <follow_path+0x50>
			if (res != FR_OK) break;
 800b81a:	bf00      	nop
 800b81c:	e002      	b.n	800b824 <follow_path+0xd8>
				break;
 800b81e:	bf00      	nop
 800b820:	e000      	b.n	800b824 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b822:	bf00      	nop
			}
		}
	}

	return res;
 800b824:	7dfb      	ldrb	r3, [r7, #23]
}
 800b826:	4618      	mov	r0, r3
 800b828:	3718      	adds	r7, #24
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}

0800b82e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b82e:	b480      	push	{r7}
 800b830:	b087      	sub	sp, #28
 800b832:	af00      	add	r7, sp, #0
 800b834:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b836:	f04f 33ff 	mov.w	r3, #4294967295
 800b83a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d031      	beq.n	800b8a8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	617b      	str	r3, [r7, #20]
 800b84a:	e002      	b.n	800b852 <get_ldnumber+0x24>
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	3301      	adds	r3, #1
 800b850:	617b      	str	r3, [r7, #20]
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	2b1f      	cmp	r3, #31
 800b858:	d903      	bls.n	800b862 <get_ldnumber+0x34>
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	2b3a      	cmp	r3, #58	@ 0x3a
 800b860:	d1f4      	bne.n	800b84c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	2b3a      	cmp	r3, #58	@ 0x3a
 800b868:	d11c      	bne.n	800b8a4 <get_ldnumber+0x76>
			tp = *path;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	1c5a      	adds	r2, r3, #1
 800b874:	60fa      	str	r2, [r7, #12]
 800b876:	781b      	ldrb	r3, [r3, #0]
 800b878:	3b30      	subs	r3, #48	@ 0x30
 800b87a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	2b09      	cmp	r3, #9
 800b880:	d80e      	bhi.n	800b8a0 <get_ldnumber+0x72>
 800b882:	68fa      	ldr	r2, [r7, #12]
 800b884:	697b      	ldr	r3, [r7, #20]
 800b886:	429a      	cmp	r2, r3
 800b888:	d10a      	bne.n	800b8a0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d107      	bne.n	800b8a0 <get_ldnumber+0x72>
					vol = (int)i;
 800b890:	68bb      	ldr	r3, [r7, #8]
 800b892:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b894:	697b      	ldr	r3, [r7, #20]
 800b896:	3301      	adds	r3, #1
 800b898:	617b      	str	r3, [r7, #20]
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	697a      	ldr	r2, [r7, #20]
 800b89e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b8a0:	693b      	ldr	r3, [r7, #16]
 800b8a2:	e002      	b.n	800b8aa <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b8a8:	693b      	ldr	r3, [r7, #16]
}
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	371c      	adds	r7, #28
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b4:	4770      	bx	lr
	...

0800b8b8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b082      	sub	sp, #8
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
 800b8c0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	70da      	strb	r2, [r3, #3]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f04f 32ff 	mov.w	r2, #4294967295
 800b8ce:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b8d0:	6839      	ldr	r1, [r7, #0]
 800b8d2:	6878      	ldr	r0, [r7, #4]
 800b8d4:	f7fe fcfe 	bl	800a2d4 <move_window>
 800b8d8:	4603      	mov	r3, r0
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d001      	beq.n	800b8e2 <check_fs+0x2a>
 800b8de:	2304      	movs	r3, #4
 800b8e0:	e038      	b.n	800b954 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	3334      	adds	r3, #52	@ 0x34
 800b8e6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	f7fe fa40 	bl	8009d70 <ld_word>
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	d001      	beq.n	800b900 <check_fs+0x48>
 800b8fc:	2303      	movs	r3, #3
 800b8fe:	e029      	b.n	800b954 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b906:	2be9      	cmp	r3, #233	@ 0xe9
 800b908:	d009      	beq.n	800b91e <check_fs+0x66>
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b910:	2beb      	cmp	r3, #235	@ 0xeb
 800b912:	d11e      	bne.n	800b952 <check_fs+0x9a>
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800b91a:	2b90      	cmp	r3, #144	@ 0x90
 800b91c:	d119      	bne.n	800b952 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	3334      	adds	r3, #52	@ 0x34
 800b922:	3336      	adds	r3, #54	@ 0x36
 800b924:	4618      	mov	r0, r3
 800b926:	f7fe fa3c 	bl	8009da2 <ld_dword>
 800b92a:	4603      	mov	r3, r0
 800b92c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b930:	4a0a      	ldr	r2, [pc, #40]	@ (800b95c <check_fs+0xa4>)
 800b932:	4293      	cmp	r3, r2
 800b934:	d101      	bne.n	800b93a <check_fs+0x82>
 800b936:	2300      	movs	r3, #0
 800b938:	e00c      	b.n	800b954 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	3334      	adds	r3, #52	@ 0x34
 800b93e:	3352      	adds	r3, #82	@ 0x52
 800b940:	4618      	mov	r0, r3
 800b942:	f7fe fa2e 	bl	8009da2 <ld_dword>
 800b946:	4603      	mov	r3, r0
 800b948:	4a05      	ldr	r2, [pc, #20]	@ (800b960 <check_fs+0xa8>)
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d101      	bne.n	800b952 <check_fs+0x9a>
 800b94e:	2300      	movs	r3, #0
 800b950:	e000      	b.n	800b954 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b952:	2302      	movs	r3, #2
}
 800b954:	4618      	mov	r0, r3
 800b956:	3708      	adds	r7, #8
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}
 800b95c:	00544146 	.word	0x00544146
 800b960:	33544146 	.word	0x33544146

0800b964 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b096      	sub	sp, #88	@ 0x58
 800b968:	af00      	add	r7, sp, #0
 800b96a:	60f8      	str	r0, [r7, #12]
 800b96c:	60b9      	str	r1, [r7, #8]
 800b96e:	4613      	mov	r3, r2
 800b970:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	2200      	movs	r2, #0
 800b976:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b978:	68f8      	ldr	r0, [r7, #12]
 800b97a:	f7ff ff58 	bl	800b82e <get_ldnumber>
 800b97e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b982:	2b00      	cmp	r3, #0
 800b984:	da01      	bge.n	800b98a <find_volume+0x26>
 800b986:	230b      	movs	r3, #11
 800b988:	e22d      	b.n	800bde6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b98a:	4aa1      	ldr	r2, [pc, #644]	@ (800bc10 <find_volume+0x2ac>)
 800b98c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b98e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b992:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b996:	2b00      	cmp	r3, #0
 800b998:	d101      	bne.n	800b99e <find_volume+0x3a>
 800b99a:	230c      	movs	r3, #12
 800b99c:	e223      	b.n	800bde6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b9a2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b9a4:	79fb      	ldrb	r3, [r7, #7]
 800b9a6:	f023 0301 	bic.w	r3, r3, #1
 800b9aa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b9ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ae:	781b      	ldrb	r3, [r3, #0]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d01a      	beq.n	800b9ea <find_volume+0x86>
		stat = disk_status(fs->drv);
 800b9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9b6:	785b      	ldrb	r3, [r3, #1]
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	f7fe f93b 	bl	8009c34 <disk_status>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b9c4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b9c8:	f003 0301 	and.w	r3, r3, #1
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d10c      	bne.n	800b9ea <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b9d0:	79fb      	ldrb	r3, [r7, #7]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d007      	beq.n	800b9e6 <find_volume+0x82>
 800b9d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b9da:	f003 0304 	and.w	r3, r3, #4
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d001      	beq.n	800b9e6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800b9e2:	230a      	movs	r3, #10
 800b9e4:	e1ff      	b.n	800bde6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	e1fd      	b.n	800bde6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b9ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b9f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9f2:	b2da      	uxtb	r2, r3
 800b9f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9f6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9fa:	785b      	ldrb	r3, [r3, #1]
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	f7fe f933 	bl	8009c68 <disk_initialize>
 800ba02:	4603      	mov	r3, r0
 800ba04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ba08:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba0c:	f003 0301 	and.w	r3, r3, #1
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d001      	beq.n	800ba18 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ba14:	2303      	movs	r3, #3
 800ba16:	e1e6      	b.n	800bde6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ba18:	79fb      	ldrb	r3, [r7, #7]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d007      	beq.n	800ba2e <find_volume+0xca>
 800ba1e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ba22:	f003 0304 	and.w	r3, r3, #4
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d001      	beq.n	800ba2e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800ba2a:	230a      	movs	r3, #10
 800ba2c:	e1db      	b.n	800bde6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ba2e:	2300      	movs	r3, #0
 800ba30:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ba32:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ba34:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ba36:	f7ff ff3f 	bl	800b8b8 <check_fs>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ba40:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ba44:	2b02      	cmp	r3, #2
 800ba46:	d149      	bne.n	800badc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ba48:	2300      	movs	r3, #0
 800ba4a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba4c:	e01e      	b.n	800ba8c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ba4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba50:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ba54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba56:	011b      	lsls	r3, r3, #4
 800ba58:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800ba5c:	4413      	add	r3, r2
 800ba5e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ba60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba62:	3304      	adds	r3, #4
 800ba64:	781b      	ldrb	r3, [r3, #0]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d006      	beq.n	800ba78 <find_volume+0x114>
 800ba6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba6c:	3308      	adds	r3, #8
 800ba6e:	4618      	mov	r0, r3
 800ba70:	f7fe f997 	bl	8009da2 <ld_dword>
 800ba74:	4602      	mov	r2, r0
 800ba76:	e000      	b.n	800ba7a <find_volume+0x116>
 800ba78:	2200      	movs	r2, #0
 800ba7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba7c:	009b      	lsls	r3, r3, #2
 800ba7e:	3358      	adds	r3, #88	@ 0x58
 800ba80:	443b      	add	r3, r7
 800ba82:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ba86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba88:	3301      	adds	r3, #1
 800ba8a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba8e:	2b03      	cmp	r3, #3
 800ba90:	d9dd      	bls.n	800ba4e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ba92:	2300      	movs	r3, #0
 800ba94:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800ba96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d002      	beq.n	800baa2 <find_volume+0x13e>
 800ba9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba9e:	3b01      	subs	r3, #1
 800baa0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800baa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800baa4:	009b      	lsls	r3, r3, #2
 800baa6:	3358      	adds	r3, #88	@ 0x58
 800baa8:	443b      	add	r3, r7
 800baaa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800baae:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800bab0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d005      	beq.n	800bac2 <find_volume+0x15e>
 800bab6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bab8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800baba:	f7ff fefd 	bl	800b8b8 <check_fs>
 800babe:	4603      	mov	r3, r0
 800bac0:	e000      	b.n	800bac4 <find_volume+0x160>
 800bac2:	2303      	movs	r3, #3
 800bac4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800bac8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d905      	bls.n	800badc <find_volume+0x178>
 800bad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bad2:	3301      	adds	r3, #1
 800bad4:	643b      	str	r3, [r7, #64]	@ 0x40
 800bad6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bad8:	2b03      	cmp	r3, #3
 800bada:	d9e2      	bls.n	800baa2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800badc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bae0:	2b04      	cmp	r3, #4
 800bae2:	d101      	bne.n	800bae8 <find_volume+0x184>
 800bae4:	2301      	movs	r3, #1
 800bae6:	e17e      	b.n	800bde6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800bae8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800baec:	2b01      	cmp	r3, #1
 800baee:	d901      	bls.n	800baf4 <find_volume+0x190>
 800baf0:	230d      	movs	r3, #13
 800baf2:	e178      	b.n	800bde6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800baf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baf6:	3334      	adds	r3, #52	@ 0x34
 800baf8:	330b      	adds	r3, #11
 800bafa:	4618      	mov	r0, r3
 800bafc:	f7fe f938 	bl	8009d70 <ld_word>
 800bb00:	4603      	mov	r3, r0
 800bb02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb06:	d001      	beq.n	800bb0c <find_volume+0x1a8>
 800bb08:	230d      	movs	r3, #13
 800bb0a:	e16c      	b.n	800bde6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800bb0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb0e:	3334      	adds	r3, #52	@ 0x34
 800bb10:	3316      	adds	r3, #22
 800bb12:	4618      	mov	r0, r3
 800bb14:	f7fe f92c 	bl	8009d70 <ld_word>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800bb1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d106      	bne.n	800bb30 <find_volume+0x1cc>
 800bb22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb24:	3334      	adds	r3, #52	@ 0x34
 800bb26:	3324      	adds	r3, #36	@ 0x24
 800bb28:	4618      	mov	r0, r3
 800bb2a:	f7fe f93a 	bl	8009da2 <ld_dword>
 800bb2e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800bb30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bb34:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800bb36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb38:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800bb3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb3e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800bb40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb42:	789b      	ldrb	r3, [r3, #2]
 800bb44:	2b01      	cmp	r3, #1
 800bb46:	d005      	beq.n	800bb54 <find_volume+0x1f0>
 800bb48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb4a:	789b      	ldrb	r3, [r3, #2]
 800bb4c:	2b02      	cmp	r3, #2
 800bb4e:	d001      	beq.n	800bb54 <find_volume+0x1f0>
 800bb50:	230d      	movs	r3, #13
 800bb52:	e148      	b.n	800bde6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800bb54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb56:	789b      	ldrb	r3, [r3, #2]
 800bb58:	461a      	mov	r2, r3
 800bb5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb5c:	fb02 f303 	mul.w	r3, r2, r3
 800bb60:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800bb62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb68:	461a      	mov	r2, r3
 800bb6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb6c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800bb6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb70:	895b      	ldrh	r3, [r3, #10]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d008      	beq.n	800bb88 <find_volume+0x224>
 800bb76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb78:	895b      	ldrh	r3, [r3, #10]
 800bb7a:	461a      	mov	r2, r3
 800bb7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb7e:	895b      	ldrh	r3, [r3, #10]
 800bb80:	3b01      	subs	r3, #1
 800bb82:	4013      	ands	r3, r2
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d001      	beq.n	800bb8c <find_volume+0x228>
 800bb88:	230d      	movs	r3, #13
 800bb8a:	e12c      	b.n	800bde6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800bb8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb8e:	3334      	adds	r3, #52	@ 0x34
 800bb90:	3311      	adds	r3, #17
 800bb92:	4618      	mov	r0, r3
 800bb94:	f7fe f8ec 	bl	8009d70 <ld_word>
 800bb98:	4603      	mov	r3, r0
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb9e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800bba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bba2:	891b      	ldrh	r3, [r3, #8]
 800bba4:	f003 030f 	and.w	r3, r3, #15
 800bba8:	b29b      	uxth	r3, r3
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d001      	beq.n	800bbb2 <find_volume+0x24e>
 800bbae:	230d      	movs	r3, #13
 800bbb0:	e119      	b.n	800bde6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800bbb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbb4:	3334      	adds	r3, #52	@ 0x34
 800bbb6:	3313      	adds	r3, #19
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f7fe f8d9 	bl	8009d70 <ld_word>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800bbc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d106      	bne.n	800bbd6 <find_volume+0x272>
 800bbc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbca:	3334      	adds	r3, #52	@ 0x34
 800bbcc:	3320      	adds	r3, #32
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f7fe f8e7 	bl	8009da2 <ld_dword>
 800bbd4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800bbd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbd8:	3334      	adds	r3, #52	@ 0x34
 800bbda:	330e      	adds	r3, #14
 800bbdc:	4618      	mov	r0, r3
 800bbde:	f7fe f8c7 	bl	8009d70 <ld_word>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800bbe6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d101      	bne.n	800bbf0 <find_volume+0x28c>
 800bbec:	230d      	movs	r3, #13
 800bbee:	e0fa      	b.n	800bde6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800bbf0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bbf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbf4:	4413      	add	r3, r2
 800bbf6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bbf8:	8912      	ldrh	r2, [r2, #8]
 800bbfa:	0912      	lsrs	r2, r2, #4
 800bbfc:	b292      	uxth	r2, r2
 800bbfe:	4413      	add	r3, r2
 800bc00:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800bc02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bc04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc06:	429a      	cmp	r2, r3
 800bc08:	d204      	bcs.n	800bc14 <find_volume+0x2b0>
 800bc0a:	230d      	movs	r3, #13
 800bc0c:	e0eb      	b.n	800bde6 <find_volume+0x482>
 800bc0e:	bf00      	nop
 800bc10:	20006308 	.word	0x20006308
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800bc14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bc16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc18:	1ad3      	subs	r3, r2, r3
 800bc1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc1c:	8952      	ldrh	r2, [r2, #10]
 800bc1e:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc22:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800bc24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d101      	bne.n	800bc2e <find_volume+0x2ca>
 800bc2a:	230d      	movs	r3, #13
 800bc2c:	e0db      	b.n	800bde6 <find_volume+0x482>
		fmt = FS_FAT32;
 800bc2e:	2303      	movs	r3, #3
 800bc30:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800bc34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc36:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800bc3a:	4293      	cmp	r3, r2
 800bc3c:	d802      	bhi.n	800bc44 <find_volume+0x2e0>
 800bc3e:	2302      	movs	r3, #2
 800bc40:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800bc44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc46:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800bc4a:	4293      	cmp	r3, r2
 800bc4c:	d802      	bhi.n	800bc54 <find_volume+0x2f0>
 800bc4e:	2301      	movs	r3, #1
 800bc50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800bc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc56:	1c9a      	adds	r2, r3, #2
 800bc58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc5a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800bc5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc5e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bc60:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800bc62:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bc64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc66:	441a      	add	r2, r3
 800bc68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc6a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800bc6c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bc6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc70:	441a      	add	r2, r3
 800bc72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc74:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800bc76:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bc7a:	2b03      	cmp	r3, #3
 800bc7c:	d11e      	bne.n	800bcbc <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800bc7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc80:	3334      	adds	r3, #52	@ 0x34
 800bc82:	332a      	adds	r3, #42	@ 0x2a
 800bc84:	4618      	mov	r0, r3
 800bc86:	f7fe f873 	bl	8009d70 <ld_word>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d001      	beq.n	800bc94 <find_volume+0x330>
 800bc90:	230d      	movs	r3, #13
 800bc92:	e0a8      	b.n	800bde6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800bc94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc96:	891b      	ldrh	r3, [r3, #8]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d001      	beq.n	800bca0 <find_volume+0x33c>
 800bc9c:	230d      	movs	r3, #13
 800bc9e:	e0a2      	b.n	800bde6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800bca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bca2:	3334      	adds	r3, #52	@ 0x34
 800bca4:	332c      	adds	r3, #44	@ 0x2c
 800bca6:	4618      	mov	r0, r3
 800bca8:	f7fe f87b 	bl	8009da2 <ld_dword>
 800bcac:	4602      	mov	r2, r0
 800bcae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcb0:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800bcb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcb4:	699b      	ldr	r3, [r3, #24]
 800bcb6:	009b      	lsls	r3, r3, #2
 800bcb8:	647b      	str	r3, [r7, #68]	@ 0x44
 800bcba:	e01f      	b.n	800bcfc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800bcbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcbe:	891b      	ldrh	r3, [r3, #8]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d101      	bne.n	800bcc8 <find_volume+0x364>
 800bcc4:	230d      	movs	r3, #13
 800bcc6:	e08e      	b.n	800bde6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800bcc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bccc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcce:	441a      	add	r2, r3
 800bcd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcd2:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800bcd4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bcd8:	2b02      	cmp	r3, #2
 800bcda:	d103      	bne.n	800bce4 <find_volume+0x380>
 800bcdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcde:	699b      	ldr	r3, [r3, #24]
 800bce0:	005b      	lsls	r3, r3, #1
 800bce2:	e00a      	b.n	800bcfa <find_volume+0x396>
 800bce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bce6:	699a      	ldr	r2, [r3, #24]
 800bce8:	4613      	mov	r3, r2
 800bcea:	005b      	lsls	r3, r3, #1
 800bcec:	4413      	add	r3, r2
 800bcee:	085a      	lsrs	r2, r3, #1
 800bcf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcf2:	699b      	ldr	r3, [r3, #24]
 800bcf4:	f003 0301 	and.w	r3, r3, #1
 800bcf8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800bcfa:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800bcfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcfe:	69da      	ldr	r2, [r3, #28]
 800bd00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd02:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800bd06:	0a5b      	lsrs	r3, r3, #9
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d201      	bcs.n	800bd10 <find_volume+0x3ac>
 800bd0c:	230d      	movs	r3, #13
 800bd0e:	e06a      	b.n	800bde6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800bd10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd12:	f04f 32ff 	mov.w	r2, #4294967295
 800bd16:	615a      	str	r2, [r3, #20]
 800bd18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd1a:	695a      	ldr	r2, [r3, #20]
 800bd1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd1e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800bd20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd22:	2280      	movs	r2, #128	@ 0x80
 800bd24:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800bd26:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800bd2a:	2b03      	cmp	r3, #3
 800bd2c:	d149      	bne.n	800bdc2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800bd2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd30:	3334      	adds	r3, #52	@ 0x34
 800bd32:	3330      	adds	r3, #48	@ 0x30
 800bd34:	4618      	mov	r0, r3
 800bd36:	f7fe f81b 	bl	8009d70 <ld_word>
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	2b01      	cmp	r3, #1
 800bd3e:	d140      	bne.n	800bdc2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800bd40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd42:	3301      	adds	r3, #1
 800bd44:	4619      	mov	r1, r3
 800bd46:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bd48:	f7fe fac4 	bl	800a2d4 <move_window>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d137      	bne.n	800bdc2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800bd52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd54:	2200      	movs	r2, #0
 800bd56:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800bd58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd5a:	3334      	adds	r3, #52	@ 0x34
 800bd5c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bd60:	4618      	mov	r0, r3
 800bd62:	f7fe f805 	bl	8009d70 <ld_word>
 800bd66:	4603      	mov	r3, r0
 800bd68:	461a      	mov	r2, r3
 800bd6a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800bd6e:	429a      	cmp	r2, r3
 800bd70:	d127      	bne.n	800bdc2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800bd72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd74:	3334      	adds	r3, #52	@ 0x34
 800bd76:	4618      	mov	r0, r3
 800bd78:	f7fe f813 	bl	8009da2 <ld_dword>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	4a1c      	ldr	r2, [pc, #112]	@ (800bdf0 <find_volume+0x48c>)
 800bd80:	4293      	cmp	r3, r2
 800bd82:	d11e      	bne.n	800bdc2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800bd84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd86:	3334      	adds	r3, #52	@ 0x34
 800bd88:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	f7fe f808 	bl	8009da2 <ld_dword>
 800bd92:	4603      	mov	r3, r0
 800bd94:	4a17      	ldr	r2, [pc, #92]	@ (800bdf4 <find_volume+0x490>)
 800bd96:	4293      	cmp	r3, r2
 800bd98:	d113      	bne.n	800bdc2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800bd9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd9c:	3334      	adds	r3, #52	@ 0x34
 800bd9e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800bda2:	4618      	mov	r0, r3
 800bda4:	f7fd fffd 	bl	8009da2 <ld_dword>
 800bda8:	4602      	mov	r2, r0
 800bdaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdac:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800bdae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdb0:	3334      	adds	r3, #52	@ 0x34
 800bdb2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f7fd fff3 	bl	8009da2 <ld_dword>
 800bdbc:	4602      	mov	r2, r0
 800bdbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdc0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800bdc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdc4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800bdc8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800bdca:	4b0b      	ldr	r3, [pc, #44]	@ (800bdf8 <find_volume+0x494>)
 800bdcc:	881b      	ldrh	r3, [r3, #0]
 800bdce:	3301      	adds	r3, #1
 800bdd0:	b29a      	uxth	r2, r3
 800bdd2:	4b09      	ldr	r3, [pc, #36]	@ (800bdf8 <find_volume+0x494>)
 800bdd4:	801a      	strh	r2, [r3, #0]
 800bdd6:	4b08      	ldr	r3, [pc, #32]	@ (800bdf8 <find_volume+0x494>)
 800bdd8:	881a      	ldrh	r2, [r3, #0]
 800bdda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bddc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800bdde:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bde0:	f7fe fa10 	bl	800a204 <clear_lock>
#endif
	return FR_OK;
 800bde4:	2300      	movs	r3, #0
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	3758      	adds	r7, #88	@ 0x58
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}
 800bdee:	bf00      	nop
 800bdf0:	41615252 	.word	0x41615252
 800bdf4:	61417272 	.word	0x61417272
 800bdf8:	2000630c 	.word	0x2000630c

0800bdfc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b084      	sub	sp, #16
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
 800be04:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800be06:	2309      	movs	r3, #9
 800be08:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d01c      	beq.n	800be4a <validate+0x4e>
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d018      	beq.n	800be4a <validate+0x4e>
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	781b      	ldrb	r3, [r3, #0]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d013      	beq.n	800be4a <validate+0x4e>
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	889a      	ldrh	r2, [r3, #4]
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	88db      	ldrh	r3, [r3, #6]
 800be2c:	429a      	cmp	r2, r3
 800be2e:	d10c      	bne.n	800be4a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	785b      	ldrb	r3, [r3, #1]
 800be36:	4618      	mov	r0, r3
 800be38:	f7fd fefc 	bl	8009c34 <disk_status>
 800be3c:	4603      	mov	r3, r0
 800be3e:	f003 0301 	and.w	r3, r3, #1
 800be42:	2b00      	cmp	r3, #0
 800be44:	d101      	bne.n	800be4a <validate+0x4e>
			res = FR_OK;
 800be46:	2300      	movs	r3, #0
 800be48:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800be4a:	7bfb      	ldrb	r3, [r7, #15]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d102      	bne.n	800be56 <validate+0x5a>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	e000      	b.n	800be58 <validate+0x5c>
 800be56:	2300      	movs	r3, #0
 800be58:	683a      	ldr	r2, [r7, #0]
 800be5a:	6013      	str	r3, [r2, #0]
	return res;
 800be5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800be5e:	4618      	mov	r0, r3
 800be60:	3710      	adds	r7, #16
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}
	...

0800be68 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b088      	sub	sp, #32
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	60f8      	str	r0, [r7, #12]
 800be70:	60b9      	str	r1, [r7, #8]
 800be72:	4613      	mov	r3, r2
 800be74:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800be76:	68bb      	ldr	r3, [r7, #8]
 800be78:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800be7a:	f107 0310 	add.w	r3, r7, #16
 800be7e:	4618      	mov	r0, r3
 800be80:	f7ff fcd5 	bl	800b82e <get_ldnumber>
 800be84:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800be86:	69fb      	ldr	r3, [r7, #28]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	da01      	bge.n	800be90 <f_mount+0x28>
 800be8c:	230b      	movs	r3, #11
 800be8e:	e02b      	b.n	800bee8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800be90:	4a17      	ldr	r2, [pc, #92]	@ (800bef0 <f_mount+0x88>)
 800be92:	69fb      	ldr	r3, [r7, #28]
 800be94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be98:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800be9a:	69bb      	ldr	r3, [r7, #24]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d005      	beq.n	800beac <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bea0:	69b8      	ldr	r0, [r7, #24]
 800bea2:	f7fe f9af 	bl	800a204 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bea6:	69bb      	ldr	r3, [r7, #24]
 800bea8:	2200      	movs	r2, #0
 800beaa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d002      	beq.n	800beb8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	2200      	movs	r2, #0
 800beb6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800beb8:	68fa      	ldr	r2, [r7, #12]
 800beba:	490d      	ldr	r1, [pc, #52]	@ (800bef0 <f_mount+0x88>)
 800bebc:	69fb      	ldr	r3, [r7, #28]
 800bebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d002      	beq.n	800bece <f_mount+0x66>
 800bec8:	79fb      	ldrb	r3, [r7, #7]
 800beca:	2b01      	cmp	r3, #1
 800becc:	d001      	beq.n	800bed2 <f_mount+0x6a>
 800bece:	2300      	movs	r3, #0
 800bed0:	e00a      	b.n	800bee8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bed2:	f107 010c 	add.w	r1, r7, #12
 800bed6:	f107 0308 	add.w	r3, r7, #8
 800beda:	2200      	movs	r2, #0
 800bedc:	4618      	mov	r0, r3
 800bede:	f7ff fd41 	bl	800b964 <find_volume>
 800bee2:	4603      	mov	r3, r0
 800bee4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bee6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bee8:	4618      	mov	r0, r3
 800beea:	3720      	adds	r7, #32
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}
 800bef0:	20006308 	.word	0x20006308

0800bef4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b09a      	sub	sp, #104	@ 0x68
 800bef8:	af00      	add	r7, sp, #0
 800befa:	60f8      	str	r0, [r7, #12]
 800befc:	60b9      	str	r1, [r7, #8]
 800befe:	4613      	mov	r3, r2
 800bf00:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d101      	bne.n	800bf0c <f_open+0x18>
 800bf08:	2309      	movs	r3, #9
 800bf0a:	e1b9      	b.n	800c280 <f_open+0x38c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bf0c:	79fb      	ldrb	r3, [r7, #7]
 800bf0e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bf12:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800bf14:	79fa      	ldrb	r2, [r7, #7]
 800bf16:	f107 0110 	add.w	r1, r7, #16
 800bf1a:	f107 0308 	add.w	r3, r7, #8
 800bf1e:	4618      	mov	r0, r3
 800bf20:	f7ff fd20 	bl	800b964 <find_volume>
 800bf24:	4603      	mov	r3, r0
 800bf26:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800bf2a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	f040 819d 	bne.w	800c26e <f_open+0x37a>
		dj.obj.fs = fs;
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800bf38:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800bf3c:	f000 fd98 	bl	800ca70 <ff_memalloc>
 800bf40:	65b8      	str	r0, [r7, #88]	@ 0x58
 800bf42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d101      	bne.n	800bf4c <f_open+0x58>
 800bf48:	2311      	movs	r3, #17
 800bf4a:	e199      	b.n	800c280 <f_open+0x38c>
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bf50:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800bf52:	68ba      	ldr	r2, [r7, #8]
 800bf54:	f107 0314 	add.w	r3, r7, #20
 800bf58:	4611      	mov	r1, r2
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f7ff fbf6 	bl	800b74c <follow_path>
 800bf60:	4603      	mov	r3, r0
 800bf62:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800bf66:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d118      	bne.n	800bfa0 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800bf6e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bf72:	b25b      	sxtb	r3, r3
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	da03      	bge.n	800bf80 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800bf78:	2306      	movs	r3, #6
 800bf7a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800bf7e:	e00f      	b.n	800bfa0 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bf80:	79fb      	ldrb	r3, [r7, #7]
 800bf82:	2b01      	cmp	r3, #1
 800bf84:	bf8c      	ite	hi
 800bf86:	2301      	movhi	r3, #1
 800bf88:	2300      	movls	r3, #0
 800bf8a:	b2db      	uxtb	r3, r3
 800bf8c:	461a      	mov	r2, r3
 800bf8e:	f107 0314 	add.w	r3, r7, #20
 800bf92:	4611      	mov	r1, r2
 800bf94:	4618      	mov	r0, r3
 800bf96:	f7fd ffed 	bl	8009f74 <chk_lock>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800bfa0:	79fb      	ldrb	r3, [r7, #7]
 800bfa2:	f003 031c 	and.w	r3, r3, #28
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d07f      	beq.n	800c0aa <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800bfaa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d017      	beq.n	800bfe2 <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800bfb2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bfb6:	2b04      	cmp	r3, #4
 800bfb8:	d10e      	bne.n	800bfd8 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800bfba:	f7fe f837 	bl	800a02c <enq_lock>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d006      	beq.n	800bfd2 <f_open+0xde>
 800bfc4:	f107 0314 	add.w	r3, r7, #20
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f7ff f90f 	bl	800b1ec <dir_register>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	e000      	b.n	800bfd4 <f_open+0xe0>
 800bfd2:	2312      	movs	r3, #18
 800bfd4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800bfd8:	79fb      	ldrb	r3, [r7, #7]
 800bfda:	f043 0308 	orr.w	r3, r3, #8
 800bfde:	71fb      	strb	r3, [r7, #7]
 800bfe0:	e010      	b.n	800c004 <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800bfe2:	7ebb      	ldrb	r3, [r7, #26]
 800bfe4:	f003 0311 	and.w	r3, r3, #17
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d003      	beq.n	800bff4 <f_open+0x100>
					res = FR_DENIED;
 800bfec:	2307      	movs	r3, #7
 800bfee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800bff2:	e007      	b.n	800c004 <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800bff4:	79fb      	ldrb	r3, [r7, #7]
 800bff6:	f003 0304 	and.w	r3, r3, #4
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d002      	beq.n	800c004 <f_open+0x110>
 800bffe:	2308      	movs	r3, #8
 800c000:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c004:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d168      	bne.n	800c0de <f_open+0x1ea>
 800c00c:	79fb      	ldrb	r3, [r7, #7]
 800c00e:	f003 0308 	and.w	r3, r3, #8
 800c012:	2b00      	cmp	r3, #0
 800c014:	d063      	beq.n	800c0de <f_open+0x1ea>
				dw = GET_FATTIME();
 800c016:	f7fd fe05 	bl	8009c24 <get_fattime>
 800c01a:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c01c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c01e:	330e      	adds	r3, #14
 800c020:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c022:	4618      	mov	r0, r3
 800c024:	f7fd fefb 	bl	8009e1e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c02a:	3316      	adds	r3, #22
 800c02c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c02e:	4618      	mov	r0, r3
 800c030:	f7fd fef5 	bl	8009e1e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c036:	330b      	adds	r3, #11
 800c038:	2220      	movs	r2, #32
 800c03a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c03c:	693b      	ldr	r3, [r7, #16]
 800c03e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c040:	4611      	mov	r1, r2
 800c042:	4618      	mov	r0, r3
 800c044:	f7fe fe4a 	bl	800acdc <ld_clust>
 800c048:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c04a:	693b      	ldr	r3, [r7, #16]
 800c04c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c04e:	2200      	movs	r2, #0
 800c050:	4618      	mov	r0, r3
 800c052:	f7fe fe62 	bl	800ad1a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c058:	331c      	adds	r3, #28
 800c05a:	2100      	movs	r1, #0
 800c05c:	4618      	mov	r0, r3
 800c05e:	f7fd fede 	bl	8009e1e <st_dword>
					fs->wflag = 1;
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	2201      	movs	r2, #1
 800c066:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c068:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d037      	beq.n	800c0de <f_open+0x1ea>
						dw = fs->winsect;
 800c06e:	693b      	ldr	r3, [r7, #16]
 800c070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c072:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800c074:	f107 0314 	add.w	r3, r7, #20
 800c078:	2200      	movs	r2, #0
 800c07a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c07c:	4618      	mov	r0, r3
 800c07e:	f7fe fb75 	bl	800a76c <remove_chain>
 800c082:	4603      	mov	r3, r0
 800c084:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800c088:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d126      	bne.n	800c0de <f_open+0x1ea>
							res = move_window(fs, dw);
 800c090:	693b      	ldr	r3, [r7, #16]
 800c092:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c094:	4618      	mov	r0, r3
 800c096:	f7fe f91d 	bl	800a2d4 <move_window>
 800c09a:	4603      	mov	r3, r0
 800c09c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c0a4:	3a01      	subs	r2, #1
 800c0a6:	611a      	str	r2, [r3, #16]
 800c0a8:	e019      	b.n	800c0de <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c0aa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d115      	bne.n	800c0de <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c0b2:	7ebb      	ldrb	r3, [r7, #26]
 800c0b4:	f003 0310 	and.w	r3, r3, #16
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d003      	beq.n	800c0c4 <f_open+0x1d0>
					res = FR_NO_FILE;
 800c0bc:	2304      	movs	r3, #4
 800c0be:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c0c2:	e00c      	b.n	800c0de <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c0c4:	79fb      	ldrb	r3, [r7, #7]
 800c0c6:	f003 0302 	and.w	r3, r3, #2
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d007      	beq.n	800c0de <f_open+0x1ea>
 800c0ce:	7ebb      	ldrb	r3, [r7, #26]
 800c0d0:	f003 0301 	and.w	r3, r3, #1
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d002      	beq.n	800c0de <f_open+0x1ea>
						res = FR_DENIED;
 800c0d8:	2307      	movs	r3, #7
 800c0da:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800c0de:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d126      	bne.n	800c134 <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c0e6:	79fb      	ldrb	r3, [r7, #7]
 800c0e8:	f003 0308 	and.w	r3, r3, #8
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d003      	beq.n	800c0f8 <f_open+0x204>
				mode |= FA_MODIFIED;
 800c0f0:	79fb      	ldrb	r3, [r7, #7]
 800c0f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0f6:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c0f8:	693b      	ldr	r3, [r7, #16]
 800c0fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800c100:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c106:	79fb      	ldrb	r3, [r7, #7]
 800c108:	2b01      	cmp	r3, #1
 800c10a:	bf8c      	ite	hi
 800c10c:	2301      	movhi	r3, #1
 800c10e:	2300      	movls	r3, #0
 800c110:	b2db      	uxtb	r3, r3
 800c112:	461a      	mov	r2, r3
 800c114:	f107 0314 	add.w	r3, r7, #20
 800c118:	4611      	mov	r1, r2
 800c11a:	4618      	mov	r0, r3
 800c11c:	f7fd ffa8 	bl	800a070 <inc_lock>
 800c120:	4602      	mov	r2, r0
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	691b      	ldr	r3, [r3, #16]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d102      	bne.n	800c134 <f_open+0x240>
 800c12e:	2302      	movs	r3, #2
 800c130:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c134:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c138:	2b00      	cmp	r3, #0
 800c13a:	f040 8095 	bne.w	800c268 <f_open+0x374>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c142:	4611      	mov	r1, r2
 800c144:	4618      	mov	r0, r3
 800c146:	f7fe fdc9 	bl	800acdc <ld_clust>
 800c14a:	4602      	mov	r2, r0
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c152:	331c      	adds	r3, #28
 800c154:	4618      	mov	r0, r3
 800c156:	f7fd fe24 	bl	8009da2 <ld_dword>
 800c15a:	4602      	mov	r2, r0
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	2200      	movs	r2, #0
 800c164:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c166:	693a      	ldr	r2, [r7, #16]
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	88da      	ldrh	r2, [r3, #6]
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	79fa      	ldrb	r2, [r7, #7]
 800c178:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	2200      	movs	r2, #0
 800c17e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	2200      	movs	r2, #0
 800c184:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	2200      	movs	r2, #0
 800c18a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	3330      	adds	r3, #48	@ 0x30
 800c190:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c194:	2100      	movs	r1, #0
 800c196:	4618      	mov	r0, r3
 800c198:	f7fd fe8e 	bl	8009eb8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c19c:	79fb      	ldrb	r3, [r7, #7]
 800c19e:	f003 0320 	and.w	r3, r3, #32
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d060      	beq.n	800c268 <f_open+0x374>
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	68db      	ldr	r3, [r3, #12]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d05c      	beq.n	800c268 <f_open+0x374>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	68da      	ldr	r2, [r3, #12]
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	895b      	ldrh	r3, [r3, #10]
 800c1ba:	025b      	lsls	r3, r3, #9
 800c1bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	689b      	ldr	r3, [r3, #8]
 800c1c2:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	68db      	ldr	r3, [r3, #12]
 800c1c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c1ca:	e016      	b.n	800c1fa <f_open+0x306>
					clst = get_fat(&fp->obj, clst);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	f7fe f93a 	bl	800a44a <get_fat>
 800c1d6:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800c1d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c1da:	2b01      	cmp	r3, #1
 800c1dc:	d802      	bhi.n	800c1e4 <f_open+0x2f0>
 800c1de:	2302      	movs	r3, #2
 800c1e0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c1e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c1e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1ea:	d102      	bne.n	800c1f2 <f_open+0x2fe>
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c1f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c1f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c1f6:	1ad3      	subs	r3, r2, r3
 800c1f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c1fa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d103      	bne.n	800c20a <f_open+0x316>
 800c202:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c206:	429a      	cmp	r2, r3
 800c208:	d8e0      	bhi.n	800c1cc <f_open+0x2d8>
				}
				fp->clust = clst;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c20e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c210:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c214:	2b00      	cmp	r3, #0
 800c216:	d127      	bne.n	800c268 <f_open+0x374>
 800c218:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c21a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d022      	beq.n	800c268 <f_open+0x374>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c222:	693b      	ldr	r3, [r7, #16]
 800c224:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c226:	4618      	mov	r0, r3
 800c228:	f7fe f8f0 	bl	800a40c <clust2sect>
 800c22c:	64b8      	str	r0, [r7, #72]	@ 0x48
 800c22e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c230:	2b00      	cmp	r3, #0
 800c232:	d103      	bne.n	800c23c <f_open+0x348>
						res = FR_INT_ERR;
 800c234:	2302      	movs	r3, #2
 800c236:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800c23a:	e015      	b.n	800c268 <f_open+0x374>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c23c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c23e:	0a5a      	lsrs	r2, r3, #9
 800c240:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c242:	441a      	add	r2, r3
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c248:	693b      	ldr	r3, [r7, #16]
 800c24a:	7858      	ldrb	r0, [r3, #1]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	6a1a      	ldr	r2, [r3, #32]
 800c256:	2301      	movs	r3, #1
 800c258:	f7fd fd2c 	bl	8009cb4 <disk_read>
 800c25c:	4603      	mov	r3, r0
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d002      	beq.n	800c268 <f_open+0x374>
 800c262:	2301      	movs	r3, #1
 800c264:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800c268:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c26a:	f000 fc0d 	bl	800ca88 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c26e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c272:	2b00      	cmp	r3, #0
 800c274:	d002      	beq.n	800c27c <f_open+0x388>
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	2200      	movs	r2, #0
 800c27a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c27c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800c280:	4618      	mov	r0, r3
 800c282:	3768      	adds	r7, #104	@ 0x68
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b08c      	sub	sp, #48	@ 0x30
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	60f8      	str	r0, [r7, #12]
 800c290:	60b9      	str	r1, [r7, #8]
 800c292:	607a      	str	r2, [r7, #4]
 800c294:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	2200      	movs	r2, #0
 800c29e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	f107 0210 	add.w	r2, r7, #16
 800c2a6:	4611      	mov	r1, r2
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f7ff fda7 	bl	800bdfc <validate>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c2b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d107      	bne.n	800c2cc <f_write+0x44>
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	7d5b      	ldrb	r3, [r3, #21]
 800c2c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c2c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d002      	beq.n	800c2d2 <f_write+0x4a>
 800c2cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2d0:	e14b      	b.n	800c56a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	7d1b      	ldrb	r3, [r3, #20]
 800c2d6:	f003 0302 	and.w	r3, r3, #2
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d101      	bne.n	800c2e2 <f_write+0x5a>
 800c2de:	2307      	movs	r3, #7
 800c2e0:	e143      	b.n	800c56a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	699a      	ldr	r2, [r3, #24]
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	441a      	add	r2, r3
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	699b      	ldr	r3, [r3, #24]
 800c2ee:	429a      	cmp	r2, r3
 800c2f0:	f080 812d 	bcs.w	800c54e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	699b      	ldr	r3, [r3, #24]
 800c2f8:	43db      	mvns	r3, r3
 800c2fa:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800c2fc:	e127      	b.n	800c54e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	699b      	ldr	r3, [r3, #24]
 800c302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c306:	2b00      	cmp	r3, #0
 800c308:	f040 80e3 	bne.w	800c4d2 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	699b      	ldr	r3, [r3, #24]
 800c310:	0a5b      	lsrs	r3, r3, #9
 800c312:	693a      	ldr	r2, [r7, #16]
 800c314:	8952      	ldrh	r2, [r2, #10]
 800c316:	3a01      	subs	r2, #1
 800c318:	4013      	ands	r3, r2
 800c31a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800c31c:	69bb      	ldr	r3, [r7, #24]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d143      	bne.n	800c3aa <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	699b      	ldr	r3, [r3, #24]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d10c      	bne.n	800c344 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	689b      	ldr	r3, [r3, #8]
 800c32e:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800c330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c332:	2b00      	cmp	r3, #0
 800c334:	d11a      	bne.n	800c36c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	2100      	movs	r1, #0
 800c33a:	4618      	mov	r0, r3
 800c33c:	f7fe fa7b 	bl	800a836 <create_chain>
 800c340:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c342:	e013      	b.n	800c36c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d007      	beq.n	800c35c <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	699b      	ldr	r3, [r3, #24]
 800c350:	4619      	mov	r1, r3
 800c352:	68f8      	ldr	r0, [r7, #12]
 800c354:	f7fe fb07 	bl	800a966 <clmt_clust>
 800c358:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c35a:	e007      	b.n	800c36c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c35c:	68fa      	ldr	r2, [r7, #12]
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	69db      	ldr	r3, [r3, #28]
 800c362:	4619      	mov	r1, r3
 800c364:	4610      	mov	r0, r2
 800c366:	f7fe fa66 	bl	800a836 <create_chain>
 800c36a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c36c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c36e:	2b00      	cmp	r3, #0
 800c370:	f000 80f2 	beq.w	800c558 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c376:	2b01      	cmp	r3, #1
 800c378:	d104      	bne.n	800c384 <f_write+0xfc>
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	2202      	movs	r2, #2
 800c37e:	755a      	strb	r2, [r3, #21]
 800c380:	2302      	movs	r3, #2
 800c382:	e0f2      	b.n	800c56a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c38a:	d104      	bne.n	800c396 <f_write+0x10e>
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	2201      	movs	r2, #1
 800c390:	755a      	strb	r2, [r3, #21]
 800c392:	2301      	movs	r3, #1
 800c394:	e0e9      	b.n	800c56a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c39a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	689b      	ldr	r3, [r3, #8]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d102      	bne.n	800c3aa <f_write+0x122>
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c3a8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	7d1b      	ldrb	r3, [r3, #20]
 800c3ae:	b25b      	sxtb	r3, r3
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	da18      	bge.n	800c3e6 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	7858      	ldrb	r0, [r3, #1]
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	6a1a      	ldr	r2, [r3, #32]
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	f7fd fc96 	bl	8009cf4 <disk_write>
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d004      	beq.n	800c3d8 <f_write+0x150>
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	2201      	movs	r2, #1
 800c3d2:	755a      	strb	r2, [r3, #21]
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	e0c8      	b.n	800c56a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	7d1b      	ldrb	r3, [r3, #20]
 800c3dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c3e0:	b2da      	uxtb	r2, r3
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c3e6:	693a      	ldr	r2, [r7, #16]
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	69db      	ldr	r3, [r3, #28]
 800c3ec:	4619      	mov	r1, r3
 800c3ee:	4610      	mov	r0, r2
 800c3f0:	f7fe f80c 	bl	800a40c <clust2sect>
 800c3f4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c3f6:	697b      	ldr	r3, [r7, #20]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d104      	bne.n	800c406 <f_write+0x17e>
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	2202      	movs	r2, #2
 800c400:	755a      	strb	r2, [r3, #21]
 800c402:	2302      	movs	r3, #2
 800c404:	e0b1      	b.n	800c56a <f_write+0x2e2>
			sect += csect;
 800c406:	697a      	ldr	r2, [r7, #20]
 800c408:	69bb      	ldr	r3, [r7, #24]
 800c40a:	4413      	add	r3, r2
 800c40c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	0a5b      	lsrs	r3, r3, #9
 800c412:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c414:	6a3b      	ldr	r3, [r7, #32]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d03c      	beq.n	800c494 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c41a:	69ba      	ldr	r2, [r7, #24]
 800c41c:	6a3b      	ldr	r3, [r7, #32]
 800c41e:	4413      	add	r3, r2
 800c420:	693a      	ldr	r2, [r7, #16]
 800c422:	8952      	ldrh	r2, [r2, #10]
 800c424:	4293      	cmp	r3, r2
 800c426:	d905      	bls.n	800c434 <f_write+0x1ac>
					cc = fs->csize - csect;
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	895b      	ldrh	r3, [r3, #10]
 800c42c:	461a      	mov	r2, r3
 800c42e:	69bb      	ldr	r3, [r7, #24]
 800c430:	1ad3      	subs	r3, r2, r3
 800c432:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c434:	693b      	ldr	r3, [r7, #16]
 800c436:	7858      	ldrb	r0, [r3, #1]
 800c438:	6a3b      	ldr	r3, [r7, #32]
 800c43a:	697a      	ldr	r2, [r7, #20]
 800c43c:	69f9      	ldr	r1, [r7, #28]
 800c43e:	f7fd fc59 	bl	8009cf4 <disk_write>
 800c442:	4603      	mov	r3, r0
 800c444:	2b00      	cmp	r3, #0
 800c446:	d004      	beq.n	800c452 <f_write+0x1ca>
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	2201      	movs	r2, #1
 800c44c:	755a      	strb	r2, [r3, #21]
 800c44e:	2301      	movs	r3, #1
 800c450:	e08b      	b.n	800c56a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	6a1a      	ldr	r2, [r3, #32]
 800c456:	697b      	ldr	r3, [r7, #20]
 800c458:	1ad3      	subs	r3, r2, r3
 800c45a:	6a3a      	ldr	r2, [r7, #32]
 800c45c:	429a      	cmp	r2, r3
 800c45e:	d915      	bls.n	800c48c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	6a1a      	ldr	r2, [r3, #32]
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	1ad3      	subs	r3, r2, r3
 800c46e:	025b      	lsls	r3, r3, #9
 800c470:	69fa      	ldr	r2, [r7, #28]
 800c472:	4413      	add	r3, r2
 800c474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c478:	4619      	mov	r1, r3
 800c47a:	f7fd fcfc 	bl	8009e76 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	7d1b      	ldrb	r3, [r3, #20]
 800c482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c486:	b2da      	uxtb	r2, r3
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c48c:	6a3b      	ldr	r3, [r7, #32]
 800c48e:	025b      	lsls	r3, r3, #9
 800c490:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800c492:	e03f      	b.n	800c514 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	6a1b      	ldr	r3, [r3, #32]
 800c498:	697a      	ldr	r2, [r7, #20]
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d016      	beq.n	800c4cc <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	699a      	ldr	r2, [r3, #24]
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c4a6:	429a      	cmp	r2, r3
 800c4a8:	d210      	bcs.n	800c4cc <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	7858      	ldrb	r0, [r3, #1]
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	697a      	ldr	r2, [r7, #20]
 800c4b8:	f7fd fbfc 	bl	8009cb4 <disk_read>
 800c4bc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d004      	beq.n	800c4cc <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	2201      	movs	r2, #1
 800c4c6:	755a      	strb	r2, [r3, #21]
 800c4c8:	2301      	movs	r3, #1
 800c4ca:	e04e      	b.n	800c56a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	697a      	ldr	r2, [r7, #20]
 800c4d0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	699b      	ldr	r3, [r3, #24]
 800c4d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4da:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800c4de:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800c4e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d901      	bls.n	800c4ec <f_write+0x264>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	699b      	ldr	r3, [r3, #24]
 800c4f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4fa:	4413      	add	r3, r2
 800c4fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4fe:	69f9      	ldr	r1, [r7, #28]
 800c500:	4618      	mov	r0, r3
 800c502:	f7fd fcb8 	bl	8009e76 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	7d1b      	ldrb	r3, [r3, #20]
 800c50a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c50e:	b2da      	uxtb	r2, r3
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800c514:	69fa      	ldr	r2, [r7, #28]
 800c516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c518:	4413      	add	r3, r2
 800c51a:	61fb      	str	r3, [r7, #28]
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	699a      	ldr	r2, [r3, #24]
 800c520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c522:	441a      	add	r2, r3
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	619a      	str	r2, [r3, #24]
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	68da      	ldr	r2, [r3, #12]
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	699b      	ldr	r3, [r3, #24]
 800c530:	429a      	cmp	r2, r3
 800c532:	bf38      	it	cc
 800c534:	461a      	movcc	r2, r3
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	60da      	str	r2, [r3, #12]
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	681a      	ldr	r2, [r3, #0]
 800c53e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c540:	441a      	add	r2, r3
 800c542:	683b      	ldr	r3, [r7, #0]
 800c544:	601a      	str	r2, [r3, #0]
 800c546:	687a      	ldr	r2, [r7, #4]
 800c548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c54a:	1ad3      	subs	r3, r2, r3
 800c54c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2b00      	cmp	r3, #0
 800c552:	f47f aed4 	bne.w	800c2fe <f_write+0x76>
 800c556:	e000      	b.n	800c55a <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c558:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	7d1b      	ldrb	r3, [r3, #20]
 800c55e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c562:	b2da      	uxtb	r2, r3
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800c568:	2300      	movs	r3, #0
}
 800c56a:	4618      	mov	r0, r3
 800c56c:	3730      	adds	r7, #48	@ 0x30
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}

0800c572 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c572:	b580      	push	{r7, lr}
 800c574:	b086      	sub	sp, #24
 800c576:	af00      	add	r7, sp, #0
 800c578:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f107 0208 	add.w	r2, r7, #8
 800c580:	4611      	mov	r1, r2
 800c582:	4618      	mov	r0, r3
 800c584:	f7ff fc3a 	bl	800bdfc <validate>
 800c588:	4603      	mov	r3, r0
 800c58a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c58c:	7dfb      	ldrb	r3, [r7, #23]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d168      	bne.n	800c664 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	7d1b      	ldrb	r3, [r3, #20]
 800c596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d062      	beq.n	800c664 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	7d1b      	ldrb	r3, [r3, #20]
 800c5a2:	b25b      	sxtb	r3, r3
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	da15      	bge.n	800c5d4 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	7858      	ldrb	r0, [r3, #1]
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6a1a      	ldr	r2, [r3, #32]
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	f7fd fb9c 	bl	8009cf4 <disk_write>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d001      	beq.n	800c5c6 <f_sync+0x54>
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	e04f      	b.n	800c666 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	7d1b      	ldrb	r3, [r3, #20]
 800c5ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5ce:	b2da      	uxtb	r2, r3
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c5d4:	f7fd fb26 	bl	8009c24 <get_fattime>
 800c5d8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c5da:	68ba      	ldr	r2, [r7, #8]
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5e0:	4619      	mov	r1, r3
 800c5e2:	4610      	mov	r0, r2
 800c5e4:	f7fd fe76 	bl	800a2d4 <move_window>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c5ec:	7dfb      	ldrb	r3, [r7, #23]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d138      	bne.n	800c664 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5f6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	330b      	adds	r3, #11
 800c5fc:	781a      	ldrb	r2, [r3, #0]
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	330b      	adds	r3, #11
 800c602:	f042 0220 	orr.w	r2, r2, #32
 800c606:	b2d2      	uxtb	r2, r2
 800c608:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	6818      	ldr	r0, [r3, #0]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	689b      	ldr	r3, [r3, #8]
 800c612:	461a      	mov	r2, r3
 800c614:	68f9      	ldr	r1, [r7, #12]
 800c616:	f7fe fb80 	bl	800ad1a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	f103 021c 	add.w	r2, r3, #28
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	68db      	ldr	r3, [r3, #12]
 800c624:	4619      	mov	r1, r3
 800c626:	4610      	mov	r0, r2
 800c628:	f7fd fbf9 	bl	8009e1e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	3316      	adds	r3, #22
 800c630:	6939      	ldr	r1, [r7, #16]
 800c632:	4618      	mov	r0, r3
 800c634:	f7fd fbf3 	bl	8009e1e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	3312      	adds	r3, #18
 800c63c:	2100      	movs	r1, #0
 800c63e:	4618      	mov	r0, r3
 800c640:	f7fd fbd2 	bl	8009de8 <st_word>
					fs->wflag = 1;
 800c644:	68bb      	ldr	r3, [r7, #8]
 800c646:	2201      	movs	r2, #1
 800c648:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	4618      	mov	r0, r3
 800c64e:	f7fd fe6f 	bl	800a330 <sync_fs>
 800c652:	4603      	mov	r3, r0
 800c654:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	7d1b      	ldrb	r3, [r3, #20]
 800c65a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c65e:	b2da      	uxtb	r2, r3
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c664:	7dfb      	ldrb	r3, [r7, #23]
}
 800c666:	4618      	mov	r0, r3
 800c668:	3718      	adds	r7, #24
 800c66a:	46bd      	mov	sp, r7
 800c66c:	bd80      	pop	{r7, pc}

0800c66e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c66e:	b580      	push	{r7, lr}
 800c670:	b084      	sub	sp, #16
 800c672:	af00      	add	r7, sp, #0
 800c674:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f7ff ff7b 	bl	800c572 <f_sync>
 800c67c:	4603      	mov	r3, r0
 800c67e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c680:	7bfb      	ldrb	r3, [r7, #15]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d118      	bne.n	800c6b8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	f107 0208 	add.w	r2, r7, #8
 800c68c:	4611      	mov	r1, r2
 800c68e:	4618      	mov	r0, r3
 800c690:	f7ff fbb4 	bl	800bdfc <validate>
 800c694:	4603      	mov	r3, r0
 800c696:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c698:	7bfb      	ldrb	r3, [r7, #15]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d10c      	bne.n	800c6b8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	691b      	ldr	r3, [r3, #16]
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	f7fd fd72 	bl	800a18c <dec_lock>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c6ac:	7bfb      	ldrb	r3, [r7, #15]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d102      	bne.n	800c6b8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c6b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3710      	adds	r7, #16
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}

0800c6c2 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800c6c2:	b580      	push	{r7, lr}
 800c6c4:	b092      	sub	sp, #72	@ 0x48
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	60f8      	str	r0, [r7, #12]
 800c6ca:	60b9      	str	r1, [r7, #8]
 800c6cc:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800c6ce:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800c6d2:	f107 030c 	add.w	r3, r7, #12
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f7ff f943 	bl	800b964 <find_volume>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800c6e4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	f040 8099 	bne.w	800c820 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800c6ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800c6f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f6:	695a      	ldr	r2, [r3, #20]
 800c6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6fa:	699b      	ldr	r3, [r3, #24]
 800c6fc:	3b02      	subs	r3, #2
 800c6fe:	429a      	cmp	r2, r3
 800c700:	d804      	bhi.n	800c70c <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800c702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c704:	695a      	ldr	r2, [r3, #20]
 800c706:	68bb      	ldr	r3, [r7, #8]
 800c708:	601a      	str	r2, [r3, #0]
 800c70a:	e089      	b.n	800c820 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800c70c:	2300      	movs	r3, #0
 800c70e:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800c710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c712:	781b      	ldrb	r3, [r3, #0]
 800c714:	2b01      	cmp	r3, #1
 800c716:	d128      	bne.n	800c76a <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800c718:	2302      	movs	r3, #2
 800c71a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c71c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c71e:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800c720:	f107 0314 	add.w	r3, r7, #20
 800c724:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c726:	4618      	mov	r0, r3
 800c728:	f7fd fe8f 	bl	800a44a <get_fat>
 800c72c:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800c72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c730:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c734:	d103      	bne.n	800c73e <f_getfree+0x7c>
 800c736:	2301      	movs	r3, #1
 800c738:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c73c:	e063      	b.n	800c806 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800c73e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c740:	2b01      	cmp	r3, #1
 800c742:	d103      	bne.n	800c74c <f_getfree+0x8a>
 800c744:	2302      	movs	r3, #2
 800c746:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c74a:	e05c      	b.n	800c806 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800c74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d102      	bne.n	800c758 <f_getfree+0x96>
 800c752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c754:	3301      	adds	r3, #1
 800c756:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800c758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c75a:	3301      	adds	r3, #1
 800c75c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c75e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c760:	699b      	ldr	r3, [r3, #24]
 800c762:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c764:	429a      	cmp	r2, r3
 800c766:	d3db      	bcc.n	800c720 <f_getfree+0x5e>
 800c768:	e04d      	b.n	800c806 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800c76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c76c:	699b      	ldr	r3, [r3, #24]
 800c76e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c774:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800c776:	2300      	movs	r3, #0
 800c778:	637b      	str	r3, [r7, #52]	@ 0x34
 800c77a:	2300      	movs	r3, #0
 800c77c:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800c77e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c780:	2b00      	cmp	r3, #0
 800c782:	d113      	bne.n	800c7ac <f_getfree+0xea>
							res = move_window(fs, sect++);
 800c784:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c788:	1c5a      	adds	r2, r3, #1
 800c78a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800c78c:	4619      	mov	r1, r3
 800c78e:	f7fd fda1 	bl	800a2d4 <move_window>
 800c792:	4603      	mov	r3, r0
 800c794:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800c798:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d131      	bne.n	800c804 <f_getfree+0x142>
							p = fs->win;
 800c7a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7a2:	3334      	adds	r3, #52	@ 0x34
 800c7a4:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800c7a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c7aa:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800c7ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ae:	781b      	ldrb	r3, [r3, #0]
 800c7b0:	2b02      	cmp	r3, #2
 800c7b2:	d10f      	bne.n	800c7d4 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800c7b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c7b6:	f7fd fadb 	bl	8009d70 <ld_word>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d102      	bne.n	800c7c6 <f_getfree+0x104>
 800c7c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7c2:	3301      	adds	r3, #1
 800c7c4:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800c7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c8:	3302      	adds	r3, #2
 800c7ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800c7cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7ce:	3b02      	subs	r3, #2
 800c7d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c7d2:	e010      	b.n	800c7f6 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800c7d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c7d6:	f7fd fae4 	bl	8009da2 <ld_dword>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d102      	bne.n	800c7ea <f_getfree+0x128>
 800c7e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800c7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ec:	3304      	adds	r3, #4
 800c7ee:	633b      	str	r3, [r7, #48]	@ 0x30
 800c7f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7f2:	3b04      	subs	r3, #4
 800c7f4:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800c7f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7f8:	3b01      	subs	r3, #1
 800c7fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c7fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d1bd      	bne.n	800c77e <f_getfree+0xbc>
 800c802:	e000      	b.n	800c806 <f_getfree+0x144>
							if (res != FR_OK) break;
 800c804:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800c806:	68bb      	ldr	r3, [r7, #8]
 800c808:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c80a:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800c80c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c80e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c810:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800c812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c814:	791a      	ldrb	r2, [r3, #4]
 800c816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c818:	f042 0201 	orr.w	r2, r2, #1
 800c81c:	b2d2      	uxtb	r2, r2
 800c81e:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800c820:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c824:	4618      	mov	r0, r3
 800c826:	3748      	adds	r7, #72	@ 0x48
 800c828:	46bd      	mov	sp, r7
 800c82a:	bd80      	pop	{r7, pc}

0800c82c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b087      	sub	sp, #28
 800c830:	af00      	add	r7, sp, #0
 800c832:	60f8      	str	r0, [r7, #12]
 800c834:	60b9      	str	r1, [r7, #8]
 800c836:	4613      	mov	r3, r2
 800c838:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c83a:	2301      	movs	r3, #1
 800c83c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c83e:	2300      	movs	r3, #0
 800c840:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c842:	4b1f      	ldr	r3, [pc, #124]	@ (800c8c0 <FATFS_LinkDriverEx+0x94>)
 800c844:	7a5b      	ldrb	r3, [r3, #9]
 800c846:	b2db      	uxtb	r3, r3
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d131      	bne.n	800c8b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c84c:	4b1c      	ldr	r3, [pc, #112]	@ (800c8c0 <FATFS_LinkDriverEx+0x94>)
 800c84e:	7a5b      	ldrb	r3, [r3, #9]
 800c850:	b2db      	uxtb	r3, r3
 800c852:	461a      	mov	r2, r3
 800c854:	4b1a      	ldr	r3, [pc, #104]	@ (800c8c0 <FATFS_LinkDriverEx+0x94>)
 800c856:	2100      	movs	r1, #0
 800c858:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c85a:	4b19      	ldr	r3, [pc, #100]	@ (800c8c0 <FATFS_LinkDriverEx+0x94>)
 800c85c:	7a5b      	ldrb	r3, [r3, #9]
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	4a17      	ldr	r2, [pc, #92]	@ (800c8c0 <FATFS_LinkDriverEx+0x94>)
 800c862:	009b      	lsls	r3, r3, #2
 800c864:	4413      	add	r3, r2
 800c866:	68fa      	ldr	r2, [r7, #12]
 800c868:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c86a:	4b15      	ldr	r3, [pc, #84]	@ (800c8c0 <FATFS_LinkDriverEx+0x94>)
 800c86c:	7a5b      	ldrb	r3, [r3, #9]
 800c86e:	b2db      	uxtb	r3, r3
 800c870:	461a      	mov	r2, r3
 800c872:	4b13      	ldr	r3, [pc, #76]	@ (800c8c0 <FATFS_LinkDriverEx+0x94>)
 800c874:	4413      	add	r3, r2
 800c876:	79fa      	ldrb	r2, [r7, #7]
 800c878:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c87a:	4b11      	ldr	r3, [pc, #68]	@ (800c8c0 <FATFS_LinkDriverEx+0x94>)
 800c87c:	7a5b      	ldrb	r3, [r3, #9]
 800c87e:	b2db      	uxtb	r3, r3
 800c880:	1c5a      	adds	r2, r3, #1
 800c882:	b2d1      	uxtb	r1, r2
 800c884:	4a0e      	ldr	r2, [pc, #56]	@ (800c8c0 <FATFS_LinkDriverEx+0x94>)
 800c886:	7251      	strb	r1, [r2, #9]
 800c888:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c88a:	7dbb      	ldrb	r3, [r7, #22]
 800c88c:	3330      	adds	r3, #48	@ 0x30
 800c88e:	b2da      	uxtb	r2, r3
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	3301      	adds	r3, #1
 800c898:	223a      	movs	r2, #58	@ 0x3a
 800c89a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	3302      	adds	r3, #2
 800c8a0:	222f      	movs	r2, #47	@ 0x2f
 800c8a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	3303      	adds	r3, #3
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c8b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	371c      	adds	r7, #28
 800c8b6:	46bd      	mov	sp, r7
 800c8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8bc:	4770      	bx	lr
 800c8be:	bf00      	nop
 800c8c0:	20006330 	.word	0x20006330

0800c8c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b082      	sub	sp, #8
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
 800c8cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	6839      	ldr	r1, [r7, #0]
 800c8d2:	6878      	ldr	r0, [r7, #4]
 800c8d4:	f7ff ffaa 	bl	800c82c <FATFS_LinkDriverEx>
 800c8d8:	4603      	mov	r3, r0
}
 800c8da:	4618      	mov	r0, r3
 800c8dc:	3708      	adds	r7, #8
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	bd80      	pop	{r7, pc}
	...

0800c8e4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800c8e4:	b480      	push	{r7}
 800c8e6:	b085      	sub	sp, #20
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	6039      	str	r1, [r7, #0]
 800c8ee:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800c8f0:	88fb      	ldrh	r3, [r7, #6]
 800c8f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800c8f4:	d802      	bhi.n	800c8fc <ff_convert+0x18>
		c = chr;
 800c8f6:	88fb      	ldrh	r3, [r7, #6]
 800c8f8:	81fb      	strh	r3, [r7, #14]
 800c8fa:	e025      	b.n	800c948 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d00b      	beq.n	800c91a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c902:	88fb      	ldrh	r3, [r7, #6]
 800c904:	2bff      	cmp	r3, #255	@ 0xff
 800c906:	d805      	bhi.n	800c914 <ff_convert+0x30>
 800c908:	88fb      	ldrh	r3, [r7, #6]
 800c90a:	3b80      	subs	r3, #128	@ 0x80
 800c90c:	4a12      	ldr	r2, [pc, #72]	@ (800c958 <ff_convert+0x74>)
 800c90e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c912:	e000      	b.n	800c916 <ff_convert+0x32>
 800c914:	2300      	movs	r3, #0
 800c916:	81fb      	strh	r3, [r7, #14]
 800c918:	e016      	b.n	800c948 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800c91a:	2300      	movs	r3, #0
 800c91c:	81fb      	strh	r3, [r7, #14]
 800c91e:	e009      	b.n	800c934 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800c920:	89fb      	ldrh	r3, [r7, #14]
 800c922:	4a0d      	ldr	r2, [pc, #52]	@ (800c958 <ff_convert+0x74>)
 800c924:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c928:	88fa      	ldrh	r2, [r7, #6]
 800c92a:	429a      	cmp	r2, r3
 800c92c:	d006      	beq.n	800c93c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800c92e:	89fb      	ldrh	r3, [r7, #14]
 800c930:	3301      	adds	r3, #1
 800c932:	81fb      	strh	r3, [r7, #14]
 800c934:	89fb      	ldrh	r3, [r7, #14]
 800c936:	2b7f      	cmp	r3, #127	@ 0x7f
 800c938:	d9f2      	bls.n	800c920 <ff_convert+0x3c>
 800c93a:	e000      	b.n	800c93e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800c93c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800c93e:	89fb      	ldrh	r3, [r7, #14]
 800c940:	3380      	adds	r3, #128	@ 0x80
 800c942:	b29b      	uxth	r3, r3
 800c944:	b2db      	uxtb	r3, r3
 800c946:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800c948:	89fb      	ldrh	r3, [r7, #14]
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	3714      	adds	r7, #20
 800c94e:	46bd      	mov	sp, r7
 800c950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c954:	4770      	bx	lr
 800c956:	bf00      	nop
 800c958:	08012704 	.word	0x08012704

0800c95c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800c95c:	b480      	push	{r7}
 800c95e:	b087      	sub	sp, #28
 800c960:	af00      	add	r7, sp, #0
 800c962:	4603      	mov	r3, r0
 800c964:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800c966:	88fb      	ldrh	r3, [r7, #6]
 800c968:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c96c:	d201      	bcs.n	800c972 <ff_wtoupper+0x16>
 800c96e:	4b3e      	ldr	r3, [pc, #248]	@ (800ca68 <ff_wtoupper+0x10c>)
 800c970:	e000      	b.n	800c974 <ff_wtoupper+0x18>
 800c972:	4b3e      	ldr	r3, [pc, #248]	@ (800ca6c <ff_wtoupper+0x110>)
 800c974:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	1c9a      	adds	r2, r3, #2
 800c97a:	617a      	str	r2, [r7, #20]
 800c97c:	881b      	ldrh	r3, [r3, #0]
 800c97e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800c980:	8a7b      	ldrh	r3, [r7, #18]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d068      	beq.n	800ca58 <ff_wtoupper+0xfc>
 800c986:	88fa      	ldrh	r2, [r7, #6]
 800c988:	8a7b      	ldrh	r3, [r7, #18]
 800c98a:	429a      	cmp	r2, r3
 800c98c:	d364      	bcc.n	800ca58 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800c98e:	697b      	ldr	r3, [r7, #20]
 800c990:	1c9a      	adds	r2, r3, #2
 800c992:	617a      	str	r2, [r7, #20]
 800c994:	881b      	ldrh	r3, [r3, #0]
 800c996:	823b      	strh	r3, [r7, #16]
 800c998:	8a3b      	ldrh	r3, [r7, #16]
 800c99a:	0a1b      	lsrs	r3, r3, #8
 800c99c:	81fb      	strh	r3, [r7, #14]
 800c99e:	8a3b      	ldrh	r3, [r7, #16]
 800c9a0:	b2db      	uxtb	r3, r3
 800c9a2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800c9a4:	88fa      	ldrh	r2, [r7, #6]
 800c9a6:	8a79      	ldrh	r1, [r7, #18]
 800c9a8:	8a3b      	ldrh	r3, [r7, #16]
 800c9aa:	440b      	add	r3, r1
 800c9ac:	429a      	cmp	r2, r3
 800c9ae:	da49      	bge.n	800ca44 <ff_wtoupper+0xe8>
			switch (cmd) {
 800c9b0:	89fb      	ldrh	r3, [r7, #14]
 800c9b2:	2b08      	cmp	r3, #8
 800c9b4:	d84f      	bhi.n	800ca56 <ff_wtoupper+0xfa>
 800c9b6:	a201      	add	r2, pc, #4	@ (adr r2, 800c9bc <ff_wtoupper+0x60>)
 800c9b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9bc:	0800c9e1 	.word	0x0800c9e1
 800c9c0:	0800c9f3 	.word	0x0800c9f3
 800c9c4:	0800ca09 	.word	0x0800ca09
 800c9c8:	0800ca11 	.word	0x0800ca11
 800c9cc:	0800ca19 	.word	0x0800ca19
 800c9d0:	0800ca21 	.word	0x0800ca21
 800c9d4:	0800ca29 	.word	0x0800ca29
 800c9d8:	0800ca31 	.word	0x0800ca31
 800c9dc:	0800ca39 	.word	0x0800ca39
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800c9e0:	88fa      	ldrh	r2, [r7, #6]
 800c9e2:	8a7b      	ldrh	r3, [r7, #18]
 800c9e4:	1ad3      	subs	r3, r2, r3
 800c9e6:	005b      	lsls	r3, r3, #1
 800c9e8:	697a      	ldr	r2, [r7, #20]
 800c9ea:	4413      	add	r3, r2
 800c9ec:	881b      	ldrh	r3, [r3, #0]
 800c9ee:	80fb      	strh	r3, [r7, #6]
 800c9f0:	e027      	b.n	800ca42 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800c9f2:	88fa      	ldrh	r2, [r7, #6]
 800c9f4:	8a7b      	ldrh	r3, [r7, #18]
 800c9f6:	1ad3      	subs	r3, r2, r3
 800c9f8:	b29b      	uxth	r3, r3
 800c9fa:	f003 0301 	and.w	r3, r3, #1
 800c9fe:	b29b      	uxth	r3, r3
 800ca00:	88fa      	ldrh	r2, [r7, #6]
 800ca02:	1ad3      	subs	r3, r2, r3
 800ca04:	80fb      	strh	r3, [r7, #6]
 800ca06:	e01c      	b.n	800ca42 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800ca08:	88fb      	ldrh	r3, [r7, #6]
 800ca0a:	3b10      	subs	r3, #16
 800ca0c:	80fb      	strh	r3, [r7, #6]
 800ca0e:	e018      	b.n	800ca42 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800ca10:	88fb      	ldrh	r3, [r7, #6]
 800ca12:	3b20      	subs	r3, #32
 800ca14:	80fb      	strh	r3, [r7, #6]
 800ca16:	e014      	b.n	800ca42 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800ca18:	88fb      	ldrh	r3, [r7, #6]
 800ca1a:	3b30      	subs	r3, #48	@ 0x30
 800ca1c:	80fb      	strh	r3, [r7, #6]
 800ca1e:	e010      	b.n	800ca42 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800ca20:	88fb      	ldrh	r3, [r7, #6]
 800ca22:	3b1a      	subs	r3, #26
 800ca24:	80fb      	strh	r3, [r7, #6]
 800ca26:	e00c      	b.n	800ca42 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800ca28:	88fb      	ldrh	r3, [r7, #6]
 800ca2a:	3308      	adds	r3, #8
 800ca2c:	80fb      	strh	r3, [r7, #6]
 800ca2e:	e008      	b.n	800ca42 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800ca30:	88fb      	ldrh	r3, [r7, #6]
 800ca32:	3b50      	subs	r3, #80	@ 0x50
 800ca34:	80fb      	strh	r3, [r7, #6]
 800ca36:	e004      	b.n	800ca42 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800ca38:	88fb      	ldrh	r3, [r7, #6]
 800ca3a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800ca3e:	80fb      	strh	r3, [r7, #6]
 800ca40:	bf00      	nop
			}
			break;
 800ca42:	e008      	b.n	800ca56 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800ca44:	89fb      	ldrh	r3, [r7, #14]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d195      	bne.n	800c976 <ff_wtoupper+0x1a>
 800ca4a:	8a3b      	ldrh	r3, [r7, #16]
 800ca4c:	005b      	lsls	r3, r3, #1
 800ca4e:	697a      	ldr	r2, [r7, #20]
 800ca50:	4413      	add	r3, r2
 800ca52:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800ca54:	e78f      	b.n	800c976 <ff_wtoupper+0x1a>
			break;
 800ca56:	bf00      	nop
	}

	return chr;
 800ca58:	88fb      	ldrh	r3, [r7, #6]
}
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	371c      	adds	r7, #28
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca64:	4770      	bx	lr
 800ca66:	bf00      	nop
 800ca68:	08012804 	.word	0x08012804
 800ca6c:	080129f8 	.word	0x080129f8

0800ca70 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b082      	sub	sp, #8
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800ca78:	6878      	ldr	r0, [r7, #4]
 800ca7a:	f000 f811 	bl	800caa0 <malloc>
 800ca7e:	4603      	mov	r3, r0
}
 800ca80:	4618      	mov	r0, r3
 800ca82:	3708      	adds	r7, #8
 800ca84:	46bd      	mov	sp, r7
 800ca86:	bd80      	pop	{r7, pc}

0800ca88 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b082      	sub	sp, #8
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800ca90:	6878      	ldr	r0, [r7, #4]
 800ca92:	f000 f80d 	bl	800cab0 <free>
}
 800ca96:	bf00      	nop
 800ca98:	3708      	adds	r7, #8
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	bd80      	pop	{r7, pc}
	...

0800caa0 <malloc>:
 800caa0:	4b02      	ldr	r3, [pc, #8]	@ (800caac <malloc+0xc>)
 800caa2:	4601      	mov	r1, r0
 800caa4:	6818      	ldr	r0, [r3, #0]
 800caa6:	f000 b82d 	b.w	800cb04 <_malloc_r>
 800caaa:	bf00      	nop
 800caac:	20000020 	.word	0x20000020

0800cab0 <free>:
 800cab0:	4b02      	ldr	r3, [pc, #8]	@ (800cabc <free+0xc>)
 800cab2:	4601      	mov	r1, r0
 800cab4:	6818      	ldr	r0, [r3, #0]
 800cab6:	f002 b917 	b.w	800ece8 <_free_r>
 800caba:	bf00      	nop
 800cabc:	20000020 	.word	0x20000020

0800cac0 <sbrk_aligned>:
 800cac0:	b570      	push	{r4, r5, r6, lr}
 800cac2:	4e0f      	ldr	r6, [pc, #60]	@ (800cb00 <sbrk_aligned+0x40>)
 800cac4:	460c      	mov	r4, r1
 800cac6:	6831      	ldr	r1, [r6, #0]
 800cac8:	4605      	mov	r5, r0
 800caca:	b911      	cbnz	r1, 800cad2 <sbrk_aligned+0x12>
 800cacc:	f001 fa32 	bl	800df34 <_sbrk_r>
 800cad0:	6030      	str	r0, [r6, #0]
 800cad2:	4621      	mov	r1, r4
 800cad4:	4628      	mov	r0, r5
 800cad6:	f001 fa2d 	bl	800df34 <_sbrk_r>
 800cada:	1c43      	adds	r3, r0, #1
 800cadc:	d103      	bne.n	800cae6 <sbrk_aligned+0x26>
 800cade:	f04f 34ff 	mov.w	r4, #4294967295
 800cae2:	4620      	mov	r0, r4
 800cae4:	bd70      	pop	{r4, r5, r6, pc}
 800cae6:	1cc4      	adds	r4, r0, #3
 800cae8:	f024 0403 	bic.w	r4, r4, #3
 800caec:	42a0      	cmp	r0, r4
 800caee:	d0f8      	beq.n	800cae2 <sbrk_aligned+0x22>
 800caf0:	1a21      	subs	r1, r4, r0
 800caf2:	4628      	mov	r0, r5
 800caf4:	f001 fa1e 	bl	800df34 <_sbrk_r>
 800caf8:	3001      	adds	r0, #1
 800cafa:	d1f2      	bne.n	800cae2 <sbrk_aligned+0x22>
 800cafc:	e7ef      	b.n	800cade <sbrk_aligned+0x1e>
 800cafe:	bf00      	nop
 800cb00:	2000633c 	.word	0x2000633c

0800cb04 <_malloc_r>:
 800cb04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb08:	1ccd      	adds	r5, r1, #3
 800cb0a:	f025 0503 	bic.w	r5, r5, #3
 800cb0e:	3508      	adds	r5, #8
 800cb10:	2d0c      	cmp	r5, #12
 800cb12:	bf38      	it	cc
 800cb14:	250c      	movcc	r5, #12
 800cb16:	2d00      	cmp	r5, #0
 800cb18:	4606      	mov	r6, r0
 800cb1a:	db01      	blt.n	800cb20 <_malloc_r+0x1c>
 800cb1c:	42a9      	cmp	r1, r5
 800cb1e:	d904      	bls.n	800cb2a <_malloc_r+0x26>
 800cb20:	230c      	movs	r3, #12
 800cb22:	6033      	str	r3, [r6, #0]
 800cb24:	2000      	movs	r0, #0
 800cb26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cc00 <_malloc_r+0xfc>
 800cb2e:	f000 f869 	bl	800cc04 <__malloc_lock>
 800cb32:	f8d8 3000 	ldr.w	r3, [r8]
 800cb36:	461c      	mov	r4, r3
 800cb38:	bb44      	cbnz	r4, 800cb8c <_malloc_r+0x88>
 800cb3a:	4629      	mov	r1, r5
 800cb3c:	4630      	mov	r0, r6
 800cb3e:	f7ff ffbf 	bl	800cac0 <sbrk_aligned>
 800cb42:	1c43      	adds	r3, r0, #1
 800cb44:	4604      	mov	r4, r0
 800cb46:	d158      	bne.n	800cbfa <_malloc_r+0xf6>
 800cb48:	f8d8 4000 	ldr.w	r4, [r8]
 800cb4c:	4627      	mov	r7, r4
 800cb4e:	2f00      	cmp	r7, #0
 800cb50:	d143      	bne.n	800cbda <_malloc_r+0xd6>
 800cb52:	2c00      	cmp	r4, #0
 800cb54:	d04b      	beq.n	800cbee <_malloc_r+0xea>
 800cb56:	6823      	ldr	r3, [r4, #0]
 800cb58:	4639      	mov	r1, r7
 800cb5a:	4630      	mov	r0, r6
 800cb5c:	eb04 0903 	add.w	r9, r4, r3
 800cb60:	f001 f9e8 	bl	800df34 <_sbrk_r>
 800cb64:	4581      	cmp	r9, r0
 800cb66:	d142      	bne.n	800cbee <_malloc_r+0xea>
 800cb68:	6821      	ldr	r1, [r4, #0]
 800cb6a:	1a6d      	subs	r5, r5, r1
 800cb6c:	4629      	mov	r1, r5
 800cb6e:	4630      	mov	r0, r6
 800cb70:	f7ff ffa6 	bl	800cac0 <sbrk_aligned>
 800cb74:	3001      	adds	r0, #1
 800cb76:	d03a      	beq.n	800cbee <_malloc_r+0xea>
 800cb78:	6823      	ldr	r3, [r4, #0]
 800cb7a:	442b      	add	r3, r5
 800cb7c:	6023      	str	r3, [r4, #0]
 800cb7e:	f8d8 3000 	ldr.w	r3, [r8]
 800cb82:	685a      	ldr	r2, [r3, #4]
 800cb84:	bb62      	cbnz	r2, 800cbe0 <_malloc_r+0xdc>
 800cb86:	f8c8 7000 	str.w	r7, [r8]
 800cb8a:	e00f      	b.n	800cbac <_malloc_r+0xa8>
 800cb8c:	6822      	ldr	r2, [r4, #0]
 800cb8e:	1b52      	subs	r2, r2, r5
 800cb90:	d420      	bmi.n	800cbd4 <_malloc_r+0xd0>
 800cb92:	2a0b      	cmp	r2, #11
 800cb94:	d917      	bls.n	800cbc6 <_malloc_r+0xc2>
 800cb96:	1961      	adds	r1, r4, r5
 800cb98:	42a3      	cmp	r3, r4
 800cb9a:	6025      	str	r5, [r4, #0]
 800cb9c:	bf18      	it	ne
 800cb9e:	6059      	strne	r1, [r3, #4]
 800cba0:	6863      	ldr	r3, [r4, #4]
 800cba2:	bf08      	it	eq
 800cba4:	f8c8 1000 	streq.w	r1, [r8]
 800cba8:	5162      	str	r2, [r4, r5]
 800cbaa:	604b      	str	r3, [r1, #4]
 800cbac:	4630      	mov	r0, r6
 800cbae:	f000 f82f 	bl	800cc10 <__malloc_unlock>
 800cbb2:	f104 000b 	add.w	r0, r4, #11
 800cbb6:	1d23      	adds	r3, r4, #4
 800cbb8:	f020 0007 	bic.w	r0, r0, #7
 800cbbc:	1ac2      	subs	r2, r0, r3
 800cbbe:	bf1c      	itt	ne
 800cbc0:	1a1b      	subne	r3, r3, r0
 800cbc2:	50a3      	strne	r3, [r4, r2]
 800cbc4:	e7af      	b.n	800cb26 <_malloc_r+0x22>
 800cbc6:	6862      	ldr	r2, [r4, #4]
 800cbc8:	42a3      	cmp	r3, r4
 800cbca:	bf0c      	ite	eq
 800cbcc:	f8c8 2000 	streq.w	r2, [r8]
 800cbd0:	605a      	strne	r2, [r3, #4]
 800cbd2:	e7eb      	b.n	800cbac <_malloc_r+0xa8>
 800cbd4:	4623      	mov	r3, r4
 800cbd6:	6864      	ldr	r4, [r4, #4]
 800cbd8:	e7ae      	b.n	800cb38 <_malloc_r+0x34>
 800cbda:	463c      	mov	r4, r7
 800cbdc:	687f      	ldr	r7, [r7, #4]
 800cbde:	e7b6      	b.n	800cb4e <_malloc_r+0x4a>
 800cbe0:	461a      	mov	r2, r3
 800cbe2:	685b      	ldr	r3, [r3, #4]
 800cbe4:	42a3      	cmp	r3, r4
 800cbe6:	d1fb      	bne.n	800cbe0 <_malloc_r+0xdc>
 800cbe8:	2300      	movs	r3, #0
 800cbea:	6053      	str	r3, [r2, #4]
 800cbec:	e7de      	b.n	800cbac <_malloc_r+0xa8>
 800cbee:	230c      	movs	r3, #12
 800cbf0:	6033      	str	r3, [r6, #0]
 800cbf2:	4630      	mov	r0, r6
 800cbf4:	f000 f80c 	bl	800cc10 <__malloc_unlock>
 800cbf8:	e794      	b.n	800cb24 <_malloc_r+0x20>
 800cbfa:	6005      	str	r5, [r0, #0]
 800cbfc:	e7d6      	b.n	800cbac <_malloc_r+0xa8>
 800cbfe:	bf00      	nop
 800cc00:	20006340 	.word	0x20006340

0800cc04 <__malloc_lock>:
 800cc04:	4801      	ldr	r0, [pc, #4]	@ (800cc0c <__malloc_lock+0x8>)
 800cc06:	f001 b9e2 	b.w	800dfce <__retarget_lock_acquire_recursive>
 800cc0a:	bf00      	nop
 800cc0c:	20006484 	.word	0x20006484

0800cc10 <__malloc_unlock>:
 800cc10:	4801      	ldr	r0, [pc, #4]	@ (800cc18 <__malloc_unlock+0x8>)
 800cc12:	f001 b9dd 	b.w	800dfd0 <__retarget_lock_release_recursive>
 800cc16:	bf00      	nop
 800cc18:	20006484 	.word	0x20006484

0800cc1c <_strtol_l.isra.0>:
 800cc1c:	2b24      	cmp	r3, #36	@ 0x24
 800cc1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc22:	4686      	mov	lr, r0
 800cc24:	4690      	mov	r8, r2
 800cc26:	d801      	bhi.n	800cc2c <_strtol_l.isra.0+0x10>
 800cc28:	2b01      	cmp	r3, #1
 800cc2a:	d106      	bne.n	800cc3a <_strtol_l.isra.0+0x1e>
 800cc2c:	f001 f9a4 	bl	800df78 <__errno>
 800cc30:	2316      	movs	r3, #22
 800cc32:	6003      	str	r3, [r0, #0]
 800cc34:	2000      	movs	r0, #0
 800cc36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc3a:	4834      	ldr	r0, [pc, #208]	@ (800cd0c <_strtol_l.isra.0+0xf0>)
 800cc3c:	460d      	mov	r5, r1
 800cc3e:	462a      	mov	r2, r5
 800cc40:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc44:	5d06      	ldrb	r6, [r0, r4]
 800cc46:	f016 0608 	ands.w	r6, r6, #8
 800cc4a:	d1f8      	bne.n	800cc3e <_strtol_l.isra.0+0x22>
 800cc4c:	2c2d      	cmp	r4, #45	@ 0x2d
 800cc4e:	d110      	bne.n	800cc72 <_strtol_l.isra.0+0x56>
 800cc50:	782c      	ldrb	r4, [r5, #0]
 800cc52:	2601      	movs	r6, #1
 800cc54:	1c95      	adds	r5, r2, #2
 800cc56:	f033 0210 	bics.w	r2, r3, #16
 800cc5a:	d115      	bne.n	800cc88 <_strtol_l.isra.0+0x6c>
 800cc5c:	2c30      	cmp	r4, #48	@ 0x30
 800cc5e:	d10d      	bne.n	800cc7c <_strtol_l.isra.0+0x60>
 800cc60:	782a      	ldrb	r2, [r5, #0]
 800cc62:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cc66:	2a58      	cmp	r2, #88	@ 0x58
 800cc68:	d108      	bne.n	800cc7c <_strtol_l.isra.0+0x60>
 800cc6a:	786c      	ldrb	r4, [r5, #1]
 800cc6c:	3502      	adds	r5, #2
 800cc6e:	2310      	movs	r3, #16
 800cc70:	e00a      	b.n	800cc88 <_strtol_l.isra.0+0x6c>
 800cc72:	2c2b      	cmp	r4, #43	@ 0x2b
 800cc74:	bf04      	itt	eq
 800cc76:	782c      	ldrbeq	r4, [r5, #0]
 800cc78:	1c95      	addeq	r5, r2, #2
 800cc7a:	e7ec      	b.n	800cc56 <_strtol_l.isra.0+0x3a>
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d1f6      	bne.n	800cc6e <_strtol_l.isra.0+0x52>
 800cc80:	2c30      	cmp	r4, #48	@ 0x30
 800cc82:	bf14      	ite	ne
 800cc84:	230a      	movne	r3, #10
 800cc86:	2308      	moveq	r3, #8
 800cc88:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cc8c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cc90:	2200      	movs	r2, #0
 800cc92:	fbbc f9f3 	udiv	r9, ip, r3
 800cc96:	4610      	mov	r0, r2
 800cc98:	fb03 ca19 	mls	sl, r3, r9, ip
 800cc9c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cca0:	2f09      	cmp	r7, #9
 800cca2:	d80f      	bhi.n	800ccc4 <_strtol_l.isra.0+0xa8>
 800cca4:	463c      	mov	r4, r7
 800cca6:	42a3      	cmp	r3, r4
 800cca8:	dd1b      	ble.n	800cce2 <_strtol_l.isra.0+0xc6>
 800ccaa:	1c57      	adds	r7, r2, #1
 800ccac:	d007      	beq.n	800ccbe <_strtol_l.isra.0+0xa2>
 800ccae:	4581      	cmp	r9, r0
 800ccb0:	d314      	bcc.n	800ccdc <_strtol_l.isra.0+0xc0>
 800ccb2:	d101      	bne.n	800ccb8 <_strtol_l.isra.0+0x9c>
 800ccb4:	45a2      	cmp	sl, r4
 800ccb6:	db11      	blt.n	800ccdc <_strtol_l.isra.0+0xc0>
 800ccb8:	fb00 4003 	mla	r0, r0, r3, r4
 800ccbc:	2201      	movs	r2, #1
 800ccbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ccc2:	e7eb      	b.n	800cc9c <_strtol_l.isra.0+0x80>
 800ccc4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ccc8:	2f19      	cmp	r7, #25
 800ccca:	d801      	bhi.n	800ccd0 <_strtol_l.isra.0+0xb4>
 800cccc:	3c37      	subs	r4, #55	@ 0x37
 800ccce:	e7ea      	b.n	800cca6 <_strtol_l.isra.0+0x8a>
 800ccd0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ccd4:	2f19      	cmp	r7, #25
 800ccd6:	d804      	bhi.n	800cce2 <_strtol_l.isra.0+0xc6>
 800ccd8:	3c57      	subs	r4, #87	@ 0x57
 800ccda:	e7e4      	b.n	800cca6 <_strtol_l.isra.0+0x8a>
 800ccdc:	f04f 32ff 	mov.w	r2, #4294967295
 800cce0:	e7ed      	b.n	800ccbe <_strtol_l.isra.0+0xa2>
 800cce2:	1c53      	adds	r3, r2, #1
 800cce4:	d108      	bne.n	800ccf8 <_strtol_l.isra.0+0xdc>
 800cce6:	2322      	movs	r3, #34	@ 0x22
 800cce8:	f8ce 3000 	str.w	r3, [lr]
 800ccec:	4660      	mov	r0, ip
 800ccee:	f1b8 0f00 	cmp.w	r8, #0
 800ccf2:	d0a0      	beq.n	800cc36 <_strtol_l.isra.0+0x1a>
 800ccf4:	1e69      	subs	r1, r5, #1
 800ccf6:	e006      	b.n	800cd06 <_strtol_l.isra.0+0xea>
 800ccf8:	b106      	cbz	r6, 800ccfc <_strtol_l.isra.0+0xe0>
 800ccfa:	4240      	negs	r0, r0
 800ccfc:	f1b8 0f00 	cmp.w	r8, #0
 800cd00:	d099      	beq.n	800cc36 <_strtol_l.isra.0+0x1a>
 800cd02:	2a00      	cmp	r2, #0
 800cd04:	d1f6      	bne.n	800ccf4 <_strtol_l.isra.0+0xd8>
 800cd06:	f8c8 1000 	str.w	r1, [r8]
 800cd0a:	e794      	b.n	800cc36 <_strtol_l.isra.0+0x1a>
 800cd0c:	08012ab5 	.word	0x08012ab5

0800cd10 <_strtol_r>:
 800cd10:	f7ff bf84 	b.w	800cc1c <_strtol_l.isra.0>

0800cd14 <__cvt>:
 800cd14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd18:	ec57 6b10 	vmov	r6, r7, d0
 800cd1c:	2f00      	cmp	r7, #0
 800cd1e:	460c      	mov	r4, r1
 800cd20:	4619      	mov	r1, r3
 800cd22:	463b      	mov	r3, r7
 800cd24:	bfbb      	ittet	lt
 800cd26:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cd2a:	461f      	movlt	r7, r3
 800cd2c:	2300      	movge	r3, #0
 800cd2e:	232d      	movlt	r3, #45	@ 0x2d
 800cd30:	700b      	strb	r3, [r1, #0]
 800cd32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd34:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cd38:	4691      	mov	r9, r2
 800cd3a:	f023 0820 	bic.w	r8, r3, #32
 800cd3e:	bfbc      	itt	lt
 800cd40:	4632      	movlt	r2, r6
 800cd42:	4616      	movlt	r6, r2
 800cd44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cd48:	d005      	beq.n	800cd56 <__cvt+0x42>
 800cd4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cd4e:	d100      	bne.n	800cd52 <__cvt+0x3e>
 800cd50:	3401      	adds	r4, #1
 800cd52:	2102      	movs	r1, #2
 800cd54:	e000      	b.n	800cd58 <__cvt+0x44>
 800cd56:	2103      	movs	r1, #3
 800cd58:	ab03      	add	r3, sp, #12
 800cd5a:	9301      	str	r3, [sp, #4]
 800cd5c:	ab02      	add	r3, sp, #8
 800cd5e:	9300      	str	r3, [sp, #0]
 800cd60:	ec47 6b10 	vmov	d0, r6, r7
 800cd64:	4653      	mov	r3, sl
 800cd66:	4622      	mov	r2, r4
 800cd68:	f001 f9ee 	bl	800e148 <_dtoa_r>
 800cd6c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cd70:	4605      	mov	r5, r0
 800cd72:	d119      	bne.n	800cda8 <__cvt+0x94>
 800cd74:	f019 0f01 	tst.w	r9, #1
 800cd78:	d00e      	beq.n	800cd98 <__cvt+0x84>
 800cd7a:	eb00 0904 	add.w	r9, r0, r4
 800cd7e:	2200      	movs	r2, #0
 800cd80:	2300      	movs	r3, #0
 800cd82:	4630      	mov	r0, r6
 800cd84:	4639      	mov	r1, r7
 800cd86:	f7f3 fec7 	bl	8000b18 <__aeabi_dcmpeq>
 800cd8a:	b108      	cbz	r0, 800cd90 <__cvt+0x7c>
 800cd8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800cd90:	2230      	movs	r2, #48	@ 0x30
 800cd92:	9b03      	ldr	r3, [sp, #12]
 800cd94:	454b      	cmp	r3, r9
 800cd96:	d31e      	bcc.n	800cdd6 <__cvt+0xc2>
 800cd98:	9b03      	ldr	r3, [sp, #12]
 800cd9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd9c:	1b5b      	subs	r3, r3, r5
 800cd9e:	4628      	mov	r0, r5
 800cda0:	6013      	str	r3, [r2, #0]
 800cda2:	b004      	add	sp, #16
 800cda4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cda8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cdac:	eb00 0904 	add.w	r9, r0, r4
 800cdb0:	d1e5      	bne.n	800cd7e <__cvt+0x6a>
 800cdb2:	7803      	ldrb	r3, [r0, #0]
 800cdb4:	2b30      	cmp	r3, #48	@ 0x30
 800cdb6:	d10a      	bne.n	800cdce <__cvt+0xba>
 800cdb8:	2200      	movs	r2, #0
 800cdba:	2300      	movs	r3, #0
 800cdbc:	4630      	mov	r0, r6
 800cdbe:	4639      	mov	r1, r7
 800cdc0:	f7f3 feaa 	bl	8000b18 <__aeabi_dcmpeq>
 800cdc4:	b918      	cbnz	r0, 800cdce <__cvt+0xba>
 800cdc6:	f1c4 0401 	rsb	r4, r4, #1
 800cdca:	f8ca 4000 	str.w	r4, [sl]
 800cdce:	f8da 3000 	ldr.w	r3, [sl]
 800cdd2:	4499      	add	r9, r3
 800cdd4:	e7d3      	b.n	800cd7e <__cvt+0x6a>
 800cdd6:	1c59      	adds	r1, r3, #1
 800cdd8:	9103      	str	r1, [sp, #12]
 800cdda:	701a      	strb	r2, [r3, #0]
 800cddc:	e7d9      	b.n	800cd92 <__cvt+0x7e>

0800cdde <__exponent>:
 800cdde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cde0:	2900      	cmp	r1, #0
 800cde2:	bfba      	itte	lt
 800cde4:	4249      	neglt	r1, r1
 800cde6:	232d      	movlt	r3, #45	@ 0x2d
 800cde8:	232b      	movge	r3, #43	@ 0x2b
 800cdea:	2909      	cmp	r1, #9
 800cdec:	7002      	strb	r2, [r0, #0]
 800cdee:	7043      	strb	r3, [r0, #1]
 800cdf0:	dd29      	ble.n	800ce46 <__exponent+0x68>
 800cdf2:	f10d 0307 	add.w	r3, sp, #7
 800cdf6:	461d      	mov	r5, r3
 800cdf8:	270a      	movs	r7, #10
 800cdfa:	461a      	mov	r2, r3
 800cdfc:	fbb1 f6f7 	udiv	r6, r1, r7
 800ce00:	fb07 1416 	mls	r4, r7, r6, r1
 800ce04:	3430      	adds	r4, #48	@ 0x30
 800ce06:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ce0a:	460c      	mov	r4, r1
 800ce0c:	2c63      	cmp	r4, #99	@ 0x63
 800ce0e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ce12:	4631      	mov	r1, r6
 800ce14:	dcf1      	bgt.n	800cdfa <__exponent+0x1c>
 800ce16:	3130      	adds	r1, #48	@ 0x30
 800ce18:	1e94      	subs	r4, r2, #2
 800ce1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ce1e:	1c41      	adds	r1, r0, #1
 800ce20:	4623      	mov	r3, r4
 800ce22:	42ab      	cmp	r3, r5
 800ce24:	d30a      	bcc.n	800ce3c <__exponent+0x5e>
 800ce26:	f10d 0309 	add.w	r3, sp, #9
 800ce2a:	1a9b      	subs	r3, r3, r2
 800ce2c:	42ac      	cmp	r4, r5
 800ce2e:	bf88      	it	hi
 800ce30:	2300      	movhi	r3, #0
 800ce32:	3302      	adds	r3, #2
 800ce34:	4403      	add	r3, r0
 800ce36:	1a18      	subs	r0, r3, r0
 800ce38:	b003      	add	sp, #12
 800ce3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce3c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ce40:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ce44:	e7ed      	b.n	800ce22 <__exponent+0x44>
 800ce46:	2330      	movs	r3, #48	@ 0x30
 800ce48:	3130      	adds	r1, #48	@ 0x30
 800ce4a:	7083      	strb	r3, [r0, #2]
 800ce4c:	70c1      	strb	r1, [r0, #3]
 800ce4e:	1d03      	adds	r3, r0, #4
 800ce50:	e7f1      	b.n	800ce36 <__exponent+0x58>
	...

0800ce54 <_printf_float>:
 800ce54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce58:	b08d      	sub	sp, #52	@ 0x34
 800ce5a:	460c      	mov	r4, r1
 800ce5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ce60:	4616      	mov	r6, r2
 800ce62:	461f      	mov	r7, r3
 800ce64:	4605      	mov	r5, r0
 800ce66:	f001 f82d 	bl	800dec4 <_localeconv_r>
 800ce6a:	6803      	ldr	r3, [r0, #0]
 800ce6c:	9304      	str	r3, [sp, #16]
 800ce6e:	4618      	mov	r0, r3
 800ce70:	f7f3 fa26 	bl	80002c0 <strlen>
 800ce74:	2300      	movs	r3, #0
 800ce76:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce78:	f8d8 3000 	ldr.w	r3, [r8]
 800ce7c:	9005      	str	r0, [sp, #20]
 800ce7e:	3307      	adds	r3, #7
 800ce80:	f023 0307 	bic.w	r3, r3, #7
 800ce84:	f103 0208 	add.w	r2, r3, #8
 800ce88:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ce8c:	f8d4 b000 	ldr.w	fp, [r4]
 800ce90:	f8c8 2000 	str.w	r2, [r8]
 800ce94:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ce98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ce9c:	9307      	str	r3, [sp, #28]
 800ce9e:	f8cd 8018 	str.w	r8, [sp, #24]
 800cea2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cea6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ceaa:	4b9c      	ldr	r3, [pc, #624]	@ (800d11c <_printf_float+0x2c8>)
 800ceac:	f04f 32ff 	mov.w	r2, #4294967295
 800ceb0:	f7f3 fe64 	bl	8000b7c <__aeabi_dcmpun>
 800ceb4:	bb70      	cbnz	r0, 800cf14 <_printf_float+0xc0>
 800ceb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ceba:	4b98      	ldr	r3, [pc, #608]	@ (800d11c <_printf_float+0x2c8>)
 800cebc:	f04f 32ff 	mov.w	r2, #4294967295
 800cec0:	f7f3 fe3e 	bl	8000b40 <__aeabi_dcmple>
 800cec4:	bb30      	cbnz	r0, 800cf14 <_printf_float+0xc0>
 800cec6:	2200      	movs	r2, #0
 800cec8:	2300      	movs	r3, #0
 800ceca:	4640      	mov	r0, r8
 800cecc:	4649      	mov	r1, r9
 800cece:	f7f3 fe2d 	bl	8000b2c <__aeabi_dcmplt>
 800ced2:	b110      	cbz	r0, 800ceda <_printf_float+0x86>
 800ced4:	232d      	movs	r3, #45	@ 0x2d
 800ced6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ceda:	4a91      	ldr	r2, [pc, #580]	@ (800d120 <_printf_float+0x2cc>)
 800cedc:	4b91      	ldr	r3, [pc, #580]	@ (800d124 <_printf_float+0x2d0>)
 800cede:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cee2:	bf8c      	ite	hi
 800cee4:	4690      	movhi	r8, r2
 800cee6:	4698      	movls	r8, r3
 800cee8:	2303      	movs	r3, #3
 800ceea:	6123      	str	r3, [r4, #16]
 800ceec:	f02b 0304 	bic.w	r3, fp, #4
 800cef0:	6023      	str	r3, [r4, #0]
 800cef2:	f04f 0900 	mov.w	r9, #0
 800cef6:	9700      	str	r7, [sp, #0]
 800cef8:	4633      	mov	r3, r6
 800cefa:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cefc:	4621      	mov	r1, r4
 800cefe:	4628      	mov	r0, r5
 800cf00:	f000 f9d2 	bl	800d2a8 <_printf_common>
 800cf04:	3001      	adds	r0, #1
 800cf06:	f040 808d 	bne.w	800d024 <_printf_float+0x1d0>
 800cf0a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf0e:	b00d      	add	sp, #52	@ 0x34
 800cf10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf14:	4642      	mov	r2, r8
 800cf16:	464b      	mov	r3, r9
 800cf18:	4640      	mov	r0, r8
 800cf1a:	4649      	mov	r1, r9
 800cf1c:	f7f3 fe2e 	bl	8000b7c <__aeabi_dcmpun>
 800cf20:	b140      	cbz	r0, 800cf34 <_printf_float+0xe0>
 800cf22:	464b      	mov	r3, r9
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	bfbc      	itt	lt
 800cf28:	232d      	movlt	r3, #45	@ 0x2d
 800cf2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cf2e:	4a7e      	ldr	r2, [pc, #504]	@ (800d128 <_printf_float+0x2d4>)
 800cf30:	4b7e      	ldr	r3, [pc, #504]	@ (800d12c <_printf_float+0x2d8>)
 800cf32:	e7d4      	b.n	800cede <_printf_float+0x8a>
 800cf34:	6863      	ldr	r3, [r4, #4]
 800cf36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cf3a:	9206      	str	r2, [sp, #24]
 800cf3c:	1c5a      	adds	r2, r3, #1
 800cf3e:	d13b      	bne.n	800cfb8 <_printf_float+0x164>
 800cf40:	2306      	movs	r3, #6
 800cf42:	6063      	str	r3, [r4, #4]
 800cf44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cf48:	2300      	movs	r3, #0
 800cf4a:	6022      	str	r2, [r4, #0]
 800cf4c:	9303      	str	r3, [sp, #12]
 800cf4e:	ab0a      	add	r3, sp, #40	@ 0x28
 800cf50:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cf54:	ab09      	add	r3, sp, #36	@ 0x24
 800cf56:	9300      	str	r3, [sp, #0]
 800cf58:	6861      	ldr	r1, [r4, #4]
 800cf5a:	ec49 8b10 	vmov	d0, r8, r9
 800cf5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cf62:	4628      	mov	r0, r5
 800cf64:	f7ff fed6 	bl	800cd14 <__cvt>
 800cf68:	9b06      	ldr	r3, [sp, #24]
 800cf6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cf6c:	2b47      	cmp	r3, #71	@ 0x47
 800cf6e:	4680      	mov	r8, r0
 800cf70:	d129      	bne.n	800cfc6 <_printf_float+0x172>
 800cf72:	1cc8      	adds	r0, r1, #3
 800cf74:	db02      	blt.n	800cf7c <_printf_float+0x128>
 800cf76:	6863      	ldr	r3, [r4, #4]
 800cf78:	4299      	cmp	r1, r3
 800cf7a:	dd41      	ble.n	800d000 <_printf_float+0x1ac>
 800cf7c:	f1aa 0a02 	sub.w	sl, sl, #2
 800cf80:	fa5f fa8a 	uxtb.w	sl, sl
 800cf84:	3901      	subs	r1, #1
 800cf86:	4652      	mov	r2, sl
 800cf88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cf8c:	9109      	str	r1, [sp, #36]	@ 0x24
 800cf8e:	f7ff ff26 	bl	800cdde <__exponent>
 800cf92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf94:	1813      	adds	r3, r2, r0
 800cf96:	2a01      	cmp	r2, #1
 800cf98:	4681      	mov	r9, r0
 800cf9a:	6123      	str	r3, [r4, #16]
 800cf9c:	dc02      	bgt.n	800cfa4 <_printf_float+0x150>
 800cf9e:	6822      	ldr	r2, [r4, #0]
 800cfa0:	07d2      	lsls	r2, r2, #31
 800cfa2:	d501      	bpl.n	800cfa8 <_printf_float+0x154>
 800cfa4:	3301      	adds	r3, #1
 800cfa6:	6123      	str	r3, [r4, #16]
 800cfa8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d0a2      	beq.n	800cef6 <_printf_float+0xa2>
 800cfb0:	232d      	movs	r3, #45	@ 0x2d
 800cfb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfb6:	e79e      	b.n	800cef6 <_printf_float+0xa2>
 800cfb8:	9a06      	ldr	r2, [sp, #24]
 800cfba:	2a47      	cmp	r2, #71	@ 0x47
 800cfbc:	d1c2      	bne.n	800cf44 <_printf_float+0xf0>
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d1c0      	bne.n	800cf44 <_printf_float+0xf0>
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	e7bd      	b.n	800cf42 <_printf_float+0xee>
 800cfc6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cfca:	d9db      	bls.n	800cf84 <_printf_float+0x130>
 800cfcc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cfd0:	d118      	bne.n	800d004 <_printf_float+0x1b0>
 800cfd2:	2900      	cmp	r1, #0
 800cfd4:	6863      	ldr	r3, [r4, #4]
 800cfd6:	dd0b      	ble.n	800cff0 <_printf_float+0x19c>
 800cfd8:	6121      	str	r1, [r4, #16]
 800cfda:	b913      	cbnz	r3, 800cfe2 <_printf_float+0x18e>
 800cfdc:	6822      	ldr	r2, [r4, #0]
 800cfde:	07d0      	lsls	r0, r2, #31
 800cfe0:	d502      	bpl.n	800cfe8 <_printf_float+0x194>
 800cfe2:	3301      	adds	r3, #1
 800cfe4:	440b      	add	r3, r1
 800cfe6:	6123      	str	r3, [r4, #16]
 800cfe8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cfea:	f04f 0900 	mov.w	r9, #0
 800cfee:	e7db      	b.n	800cfa8 <_printf_float+0x154>
 800cff0:	b913      	cbnz	r3, 800cff8 <_printf_float+0x1a4>
 800cff2:	6822      	ldr	r2, [r4, #0]
 800cff4:	07d2      	lsls	r2, r2, #31
 800cff6:	d501      	bpl.n	800cffc <_printf_float+0x1a8>
 800cff8:	3302      	adds	r3, #2
 800cffa:	e7f4      	b.n	800cfe6 <_printf_float+0x192>
 800cffc:	2301      	movs	r3, #1
 800cffe:	e7f2      	b.n	800cfe6 <_printf_float+0x192>
 800d000:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d004:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d006:	4299      	cmp	r1, r3
 800d008:	db05      	blt.n	800d016 <_printf_float+0x1c2>
 800d00a:	6823      	ldr	r3, [r4, #0]
 800d00c:	6121      	str	r1, [r4, #16]
 800d00e:	07d8      	lsls	r0, r3, #31
 800d010:	d5ea      	bpl.n	800cfe8 <_printf_float+0x194>
 800d012:	1c4b      	adds	r3, r1, #1
 800d014:	e7e7      	b.n	800cfe6 <_printf_float+0x192>
 800d016:	2900      	cmp	r1, #0
 800d018:	bfd4      	ite	le
 800d01a:	f1c1 0202 	rsble	r2, r1, #2
 800d01e:	2201      	movgt	r2, #1
 800d020:	4413      	add	r3, r2
 800d022:	e7e0      	b.n	800cfe6 <_printf_float+0x192>
 800d024:	6823      	ldr	r3, [r4, #0]
 800d026:	055a      	lsls	r2, r3, #21
 800d028:	d407      	bmi.n	800d03a <_printf_float+0x1e6>
 800d02a:	6923      	ldr	r3, [r4, #16]
 800d02c:	4642      	mov	r2, r8
 800d02e:	4631      	mov	r1, r6
 800d030:	4628      	mov	r0, r5
 800d032:	47b8      	blx	r7
 800d034:	3001      	adds	r0, #1
 800d036:	d12b      	bne.n	800d090 <_printf_float+0x23c>
 800d038:	e767      	b.n	800cf0a <_printf_float+0xb6>
 800d03a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d03e:	f240 80dd 	bls.w	800d1fc <_printf_float+0x3a8>
 800d042:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d046:	2200      	movs	r2, #0
 800d048:	2300      	movs	r3, #0
 800d04a:	f7f3 fd65 	bl	8000b18 <__aeabi_dcmpeq>
 800d04e:	2800      	cmp	r0, #0
 800d050:	d033      	beq.n	800d0ba <_printf_float+0x266>
 800d052:	4a37      	ldr	r2, [pc, #220]	@ (800d130 <_printf_float+0x2dc>)
 800d054:	2301      	movs	r3, #1
 800d056:	4631      	mov	r1, r6
 800d058:	4628      	mov	r0, r5
 800d05a:	47b8      	blx	r7
 800d05c:	3001      	adds	r0, #1
 800d05e:	f43f af54 	beq.w	800cf0a <_printf_float+0xb6>
 800d062:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d066:	4543      	cmp	r3, r8
 800d068:	db02      	blt.n	800d070 <_printf_float+0x21c>
 800d06a:	6823      	ldr	r3, [r4, #0]
 800d06c:	07d8      	lsls	r0, r3, #31
 800d06e:	d50f      	bpl.n	800d090 <_printf_float+0x23c>
 800d070:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d074:	4631      	mov	r1, r6
 800d076:	4628      	mov	r0, r5
 800d078:	47b8      	blx	r7
 800d07a:	3001      	adds	r0, #1
 800d07c:	f43f af45 	beq.w	800cf0a <_printf_float+0xb6>
 800d080:	f04f 0900 	mov.w	r9, #0
 800d084:	f108 38ff 	add.w	r8, r8, #4294967295
 800d088:	f104 0a1a 	add.w	sl, r4, #26
 800d08c:	45c8      	cmp	r8, r9
 800d08e:	dc09      	bgt.n	800d0a4 <_printf_float+0x250>
 800d090:	6823      	ldr	r3, [r4, #0]
 800d092:	079b      	lsls	r3, r3, #30
 800d094:	f100 8103 	bmi.w	800d29e <_printf_float+0x44a>
 800d098:	68e0      	ldr	r0, [r4, #12]
 800d09a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d09c:	4298      	cmp	r0, r3
 800d09e:	bfb8      	it	lt
 800d0a0:	4618      	movlt	r0, r3
 800d0a2:	e734      	b.n	800cf0e <_printf_float+0xba>
 800d0a4:	2301      	movs	r3, #1
 800d0a6:	4652      	mov	r2, sl
 800d0a8:	4631      	mov	r1, r6
 800d0aa:	4628      	mov	r0, r5
 800d0ac:	47b8      	blx	r7
 800d0ae:	3001      	adds	r0, #1
 800d0b0:	f43f af2b 	beq.w	800cf0a <_printf_float+0xb6>
 800d0b4:	f109 0901 	add.w	r9, r9, #1
 800d0b8:	e7e8      	b.n	800d08c <_printf_float+0x238>
 800d0ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	dc39      	bgt.n	800d134 <_printf_float+0x2e0>
 800d0c0:	4a1b      	ldr	r2, [pc, #108]	@ (800d130 <_printf_float+0x2dc>)
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	4631      	mov	r1, r6
 800d0c6:	4628      	mov	r0, r5
 800d0c8:	47b8      	blx	r7
 800d0ca:	3001      	adds	r0, #1
 800d0cc:	f43f af1d 	beq.w	800cf0a <_printf_float+0xb6>
 800d0d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d0d4:	ea59 0303 	orrs.w	r3, r9, r3
 800d0d8:	d102      	bne.n	800d0e0 <_printf_float+0x28c>
 800d0da:	6823      	ldr	r3, [r4, #0]
 800d0dc:	07d9      	lsls	r1, r3, #31
 800d0de:	d5d7      	bpl.n	800d090 <_printf_float+0x23c>
 800d0e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0e4:	4631      	mov	r1, r6
 800d0e6:	4628      	mov	r0, r5
 800d0e8:	47b8      	blx	r7
 800d0ea:	3001      	adds	r0, #1
 800d0ec:	f43f af0d 	beq.w	800cf0a <_printf_float+0xb6>
 800d0f0:	f04f 0a00 	mov.w	sl, #0
 800d0f4:	f104 0b1a 	add.w	fp, r4, #26
 800d0f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0fa:	425b      	negs	r3, r3
 800d0fc:	4553      	cmp	r3, sl
 800d0fe:	dc01      	bgt.n	800d104 <_printf_float+0x2b0>
 800d100:	464b      	mov	r3, r9
 800d102:	e793      	b.n	800d02c <_printf_float+0x1d8>
 800d104:	2301      	movs	r3, #1
 800d106:	465a      	mov	r2, fp
 800d108:	4631      	mov	r1, r6
 800d10a:	4628      	mov	r0, r5
 800d10c:	47b8      	blx	r7
 800d10e:	3001      	adds	r0, #1
 800d110:	f43f aefb 	beq.w	800cf0a <_printf_float+0xb6>
 800d114:	f10a 0a01 	add.w	sl, sl, #1
 800d118:	e7ee      	b.n	800d0f8 <_printf_float+0x2a4>
 800d11a:	bf00      	nop
 800d11c:	7fefffff 	.word	0x7fefffff
 800d120:	08012bb9 	.word	0x08012bb9
 800d124:	08012bb5 	.word	0x08012bb5
 800d128:	08012bc1 	.word	0x08012bc1
 800d12c:	08012bbd 	.word	0x08012bbd
 800d130:	08012d37 	.word	0x08012d37
 800d134:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d136:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d13a:	4553      	cmp	r3, sl
 800d13c:	bfa8      	it	ge
 800d13e:	4653      	movge	r3, sl
 800d140:	2b00      	cmp	r3, #0
 800d142:	4699      	mov	r9, r3
 800d144:	dc36      	bgt.n	800d1b4 <_printf_float+0x360>
 800d146:	f04f 0b00 	mov.w	fp, #0
 800d14a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d14e:	f104 021a 	add.w	r2, r4, #26
 800d152:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d154:	9306      	str	r3, [sp, #24]
 800d156:	eba3 0309 	sub.w	r3, r3, r9
 800d15a:	455b      	cmp	r3, fp
 800d15c:	dc31      	bgt.n	800d1c2 <_printf_float+0x36e>
 800d15e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d160:	459a      	cmp	sl, r3
 800d162:	dc3a      	bgt.n	800d1da <_printf_float+0x386>
 800d164:	6823      	ldr	r3, [r4, #0]
 800d166:	07da      	lsls	r2, r3, #31
 800d168:	d437      	bmi.n	800d1da <_printf_float+0x386>
 800d16a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d16c:	ebaa 0903 	sub.w	r9, sl, r3
 800d170:	9b06      	ldr	r3, [sp, #24]
 800d172:	ebaa 0303 	sub.w	r3, sl, r3
 800d176:	4599      	cmp	r9, r3
 800d178:	bfa8      	it	ge
 800d17a:	4699      	movge	r9, r3
 800d17c:	f1b9 0f00 	cmp.w	r9, #0
 800d180:	dc33      	bgt.n	800d1ea <_printf_float+0x396>
 800d182:	f04f 0800 	mov.w	r8, #0
 800d186:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d18a:	f104 0b1a 	add.w	fp, r4, #26
 800d18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d190:	ebaa 0303 	sub.w	r3, sl, r3
 800d194:	eba3 0309 	sub.w	r3, r3, r9
 800d198:	4543      	cmp	r3, r8
 800d19a:	f77f af79 	ble.w	800d090 <_printf_float+0x23c>
 800d19e:	2301      	movs	r3, #1
 800d1a0:	465a      	mov	r2, fp
 800d1a2:	4631      	mov	r1, r6
 800d1a4:	4628      	mov	r0, r5
 800d1a6:	47b8      	blx	r7
 800d1a8:	3001      	adds	r0, #1
 800d1aa:	f43f aeae 	beq.w	800cf0a <_printf_float+0xb6>
 800d1ae:	f108 0801 	add.w	r8, r8, #1
 800d1b2:	e7ec      	b.n	800d18e <_printf_float+0x33a>
 800d1b4:	4642      	mov	r2, r8
 800d1b6:	4631      	mov	r1, r6
 800d1b8:	4628      	mov	r0, r5
 800d1ba:	47b8      	blx	r7
 800d1bc:	3001      	adds	r0, #1
 800d1be:	d1c2      	bne.n	800d146 <_printf_float+0x2f2>
 800d1c0:	e6a3      	b.n	800cf0a <_printf_float+0xb6>
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	4631      	mov	r1, r6
 800d1c6:	4628      	mov	r0, r5
 800d1c8:	9206      	str	r2, [sp, #24]
 800d1ca:	47b8      	blx	r7
 800d1cc:	3001      	adds	r0, #1
 800d1ce:	f43f ae9c 	beq.w	800cf0a <_printf_float+0xb6>
 800d1d2:	9a06      	ldr	r2, [sp, #24]
 800d1d4:	f10b 0b01 	add.w	fp, fp, #1
 800d1d8:	e7bb      	b.n	800d152 <_printf_float+0x2fe>
 800d1da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1de:	4631      	mov	r1, r6
 800d1e0:	4628      	mov	r0, r5
 800d1e2:	47b8      	blx	r7
 800d1e4:	3001      	adds	r0, #1
 800d1e6:	d1c0      	bne.n	800d16a <_printf_float+0x316>
 800d1e8:	e68f      	b.n	800cf0a <_printf_float+0xb6>
 800d1ea:	9a06      	ldr	r2, [sp, #24]
 800d1ec:	464b      	mov	r3, r9
 800d1ee:	4442      	add	r2, r8
 800d1f0:	4631      	mov	r1, r6
 800d1f2:	4628      	mov	r0, r5
 800d1f4:	47b8      	blx	r7
 800d1f6:	3001      	adds	r0, #1
 800d1f8:	d1c3      	bne.n	800d182 <_printf_float+0x32e>
 800d1fa:	e686      	b.n	800cf0a <_printf_float+0xb6>
 800d1fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d200:	f1ba 0f01 	cmp.w	sl, #1
 800d204:	dc01      	bgt.n	800d20a <_printf_float+0x3b6>
 800d206:	07db      	lsls	r3, r3, #31
 800d208:	d536      	bpl.n	800d278 <_printf_float+0x424>
 800d20a:	2301      	movs	r3, #1
 800d20c:	4642      	mov	r2, r8
 800d20e:	4631      	mov	r1, r6
 800d210:	4628      	mov	r0, r5
 800d212:	47b8      	blx	r7
 800d214:	3001      	adds	r0, #1
 800d216:	f43f ae78 	beq.w	800cf0a <_printf_float+0xb6>
 800d21a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d21e:	4631      	mov	r1, r6
 800d220:	4628      	mov	r0, r5
 800d222:	47b8      	blx	r7
 800d224:	3001      	adds	r0, #1
 800d226:	f43f ae70 	beq.w	800cf0a <_printf_float+0xb6>
 800d22a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d22e:	2200      	movs	r2, #0
 800d230:	2300      	movs	r3, #0
 800d232:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d236:	f7f3 fc6f 	bl	8000b18 <__aeabi_dcmpeq>
 800d23a:	b9c0      	cbnz	r0, 800d26e <_printf_float+0x41a>
 800d23c:	4653      	mov	r3, sl
 800d23e:	f108 0201 	add.w	r2, r8, #1
 800d242:	4631      	mov	r1, r6
 800d244:	4628      	mov	r0, r5
 800d246:	47b8      	blx	r7
 800d248:	3001      	adds	r0, #1
 800d24a:	d10c      	bne.n	800d266 <_printf_float+0x412>
 800d24c:	e65d      	b.n	800cf0a <_printf_float+0xb6>
 800d24e:	2301      	movs	r3, #1
 800d250:	465a      	mov	r2, fp
 800d252:	4631      	mov	r1, r6
 800d254:	4628      	mov	r0, r5
 800d256:	47b8      	blx	r7
 800d258:	3001      	adds	r0, #1
 800d25a:	f43f ae56 	beq.w	800cf0a <_printf_float+0xb6>
 800d25e:	f108 0801 	add.w	r8, r8, #1
 800d262:	45d0      	cmp	r8, sl
 800d264:	dbf3      	blt.n	800d24e <_printf_float+0x3fa>
 800d266:	464b      	mov	r3, r9
 800d268:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d26c:	e6df      	b.n	800d02e <_printf_float+0x1da>
 800d26e:	f04f 0800 	mov.w	r8, #0
 800d272:	f104 0b1a 	add.w	fp, r4, #26
 800d276:	e7f4      	b.n	800d262 <_printf_float+0x40e>
 800d278:	2301      	movs	r3, #1
 800d27a:	4642      	mov	r2, r8
 800d27c:	e7e1      	b.n	800d242 <_printf_float+0x3ee>
 800d27e:	2301      	movs	r3, #1
 800d280:	464a      	mov	r2, r9
 800d282:	4631      	mov	r1, r6
 800d284:	4628      	mov	r0, r5
 800d286:	47b8      	blx	r7
 800d288:	3001      	adds	r0, #1
 800d28a:	f43f ae3e 	beq.w	800cf0a <_printf_float+0xb6>
 800d28e:	f108 0801 	add.w	r8, r8, #1
 800d292:	68e3      	ldr	r3, [r4, #12]
 800d294:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d296:	1a5b      	subs	r3, r3, r1
 800d298:	4543      	cmp	r3, r8
 800d29a:	dcf0      	bgt.n	800d27e <_printf_float+0x42a>
 800d29c:	e6fc      	b.n	800d098 <_printf_float+0x244>
 800d29e:	f04f 0800 	mov.w	r8, #0
 800d2a2:	f104 0919 	add.w	r9, r4, #25
 800d2a6:	e7f4      	b.n	800d292 <_printf_float+0x43e>

0800d2a8 <_printf_common>:
 800d2a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2ac:	4616      	mov	r6, r2
 800d2ae:	4698      	mov	r8, r3
 800d2b0:	688a      	ldr	r2, [r1, #8]
 800d2b2:	690b      	ldr	r3, [r1, #16]
 800d2b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	bfb8      	it	lt
 800d2bc:	4613      	movlt	r3, r2
 800d2be:	6033      	str	r3, [r6, #0]
 800d2c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d2c4:	4607      	mov	r7, r0
 800d2c6:	460c      	mov	r4, r1
 800d2c8:	b10a      	cbz	r2, 800d2ce <_printf_common+0x26>
 800d2ca:	3301      	adds	r3, #1
 800d2cc:	6033      	str	r3, [r6, #0]
 800d2ce:	6823      	ldr	r3, [r4, #0]
 800d2d0:	0699      	lsls	r1, r3, #26
 800d2d2:	bf42      	ittt	mi
 800d2d4:	6833      	ldrmi	r3, [r6, #0]
 800d2d6:	3302      	addmi	r3, #2
 800d2d8:	6033      	strmi	r3, [r6, #0]
 800d2da:	6825      	ldr	r5, [r4, #0]
 800d2dc:	f015 0506 	ands.w	r5, r5, #6
 800d2e0:	d106      	bne.n	800d2f0 <_printf_common+0x48>
 800d2e2:	f104 0a19 	add.w	sl, r4, #25
 800d2e6:	68e3      	ldr	r3, [r4, #12]
 800d2e8:	6832      	ldr	r2, [r6, #0]
 800d2ea:	1a9b      	subs	r3, r3, r2
 800d2ec:	42ab      	cmp	r3, r5
 800d2ee:	dc26      	bgt.n	800d33e <_printf_common+0x96>
 800d2f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d2f4:	6822      	ldr	r2, [r4, #0]
 800d2f6:	3b00      	subs	r3, #0
 800d2f8:	bf18      	it	ne
 800d2fa:	2301      	movne	r3, #1
 800d2fc:	0692      	lsls	r2, r2, #26
 800d2fe:	d42b      	bmi.n	800d358 <_printf_common+0xb0>
 800d300:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d304:	4641      	mov	r1, r8
 800d306:	4638      	mov	r0, r7
 800d308:	47c8      	blx	r9
 800d30a:	3001      	adds	r0, #1
 800d30c:	d01e      	beq.n	800d34c <_printf_common+0xa4>
 800d30e:	6823      	ldr	r3, [r4, #0]
 800d310:	6922      	ldr	r2, [r4, #16]
 800d312:	f003 0306 	and.w	r3, r3, #6
 800d316:	2b04      	cmp	r3, #4
 800d318:	bf02      	ittt	eq
 800d31a:	68e5      	ldreq	r5, [r4, #12]
 800d31c:	6833      	ldreq	r3, [r6, #0]
 800d31e:	1aed      	subeq	r5, r5, r3
 800d320:	68a3      	ldr	r3, [r4, #8]
 800d322:	bf0c      	ite	eq
 800d324:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d328:	2500      	movne	r5, #0
 800d32a:	4293      	cmp	r3, r2
 800d32c:	bfc4      	itt	gt
 800d32e:	1a9b      	subgt	r3, r3, r2
 800d330:	18ed      	addgt	r5, r5, r3
 800d332:	2600      	movs	r6, #0
 800d334:	341a      	adds	r4, #26
 800d336:	42b5      	cmp	r5, r6
 800d338:	d11a      	bne.n	800d370 <_printf_common+0xc8>
 800d33a:	2000      	movs	r0, #0
 800d33c:	e008      	b.n	800d350 <_printf_common+0xa8>
 800d33e:	2301      	movs	r3, #1
 800d340:	4652      	mov	r2, sl
 800d342:	4641      	mov	r1, r8
 800d344:	4638      	mov	r0, r7
 800d346:	47c8      	blx	r9
 800d348:	3001      	adds	r0, #1
 800d34a:	d103      	bne.n	800d354 <_printf_common+0xac>
 800d34c:	f04f 30ff 	mov.w	r0, #4294967295
 800d350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d354:	3501      	adds	r5, #1
 800d356:	e7c6      	b.n	800d2e6 <_printf_common+0x3e>
 800d358:	18e1      	adds	r1, r4, r3
 800d35a:	1c5a      	adds	r2, r3, #1
 800d35c:	2030      	movs	r0, #48	@ 0x30
 800d35e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d362:	4422      	add	r2, r4
 800d364:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d368:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d36c:	3302      	adds	r3, #2
 800d36e:	e7c7      	b.n	800d300 <_printf_common+0x58>
 800d370:	2301      	movs	r3, #1
 800d372:	4622      	mov	r2, r4
 800d374:	4641      	mov	r1, r8
 800d376:	4638      	mov	r0, r7
 800d378:	47c8      	blx	r9
 800d37a:	3001      	adds	r0, #1
 800d37c:	d0e6      	beq.n	800d34c <_printf_common+0xa4>
 800d37e:	3601      	adds	r6, #1
 800d380:	e7d9      	b.n	800d336 <_printf_common+0x8e>
	...

0800d384 <_printf_i>:
 800d384:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d388:	7e0f      	ldrb	r7, [r1, #24]
 800d38a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d38c:	2f78      	cmp	r7, #120	@ 0x78
 800d38e:	4691      	mov	r9, r2
 800d390:	4680      	mov	r8, r0
 800d392:	460c      	mov	r4, r1
 800d394:	469a      	mov	sl, r3
 800d396:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d39a:	d807      	bhi.n	800d3ac <_printf_i+0x28>
 800d39c:	2f62      	cmp	r7, #98	@ 0x62
 800d39e:	d80a      	bhi.n	800d3b6 <_printf_i+0x32>
 800d3a0:	2f00      	cmp	r7, #0
 800d3a2:	f000 80d1 	beq.w	800d548 <_printf_i+0x1c4>
 800d3a6:	2f58      	cmp	r7, #88	@ 0x58
 800d3a8:	f000 80b8 	beq.w	800d51c <_printf_i+0x198>
 800d3ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d3b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d3b4:	e03a      	b.n	800d42c <_printf_i+0xa8>
 800d3b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d3ba:	2b15      	cmp	r3, #21
 800d3bc:	d8f6      	bhi.n	800d3ac <_printf_i+0x28>
 800d3be:	a101      	add	r1, pc, #4	@ (adr r1, 800d3c4 <_printf_i+0x40>)
 800d3c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d3c4:	0800d41d 	.word	0x0800d41d
 800d3c8:	0800d431 	.word	0x0800d431
 800d3cc:	0800d3ad 	.word	0x0800d3ad
 800d3d0:	0800d3ad 	.word	0x0800d3ad
 800d3d4:	0800d3ad 	.word	0x0800d3ad
 800d3d8:	0800d3ad 	.word	0x0800d3ad
 800d3dc:	0800d431 	.word	0x0800d431
 800d3e0:	0800d3ad 	.word	0x0800d3ad
 800d3e4:	0800d3ad 	.word	0x0800d3ad
 800d3e8:	0800d3ad 	.word	0x0800d3ad
 800d3ec:	0800d3ad 	.word	0x0800d3ad
 800d3f0:	0800d52f 	.word	0x0800d52f
 800d3f4:	0800d45b 	.word	0x0800d45b
 800d3f8:	0800d4e9 	.word	0x0800d4e9
 800d3fc:	0800d3ad 	.word	0x0800d3ad
 800d400:	0800d3ad 	.word	0x0800d3ad
 800d404:	0800d551 	.word	0x0800d551
 800d408:	0800d3ad 	.word	0x0800d3ad
 800d40c:	0800d45b 	.word	0x0800d45b
 800d410:	0800d3ad 	.word	0x0800d3ad
 800d414:	0800d3ad 	.word	0x0800d3ad
 800d418:	0800d4f1 	.word	0x0800d4f1
 800d41c:	6833      	ldr	r3, [r6, #0]
 800d41e:	1d1a      	adds	r2, r3, #4
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	6032      	str	r2, [r6, #0]
 800d424:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d428:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d42c:	2301      	movs	r3, #1
 800d42e:	e09c      	b.n	800d56a <_printf_i+0x1e6>
 800d430:	6833      	ldr	r3, [r6, #0]
 800d432:	6820      	ldr	r0, [r4, #0]
 800d434:	1d19      	adds	r1, r3, #4
 800d436:	6031      	str	r1, [r6, #0]
 800d438:	0606      	lsls	r6, r0, #24
 800d43a:	d501      	bpl.n	800d440 <_printf_i+0xbc>
 800d43c:	681d      	ldr	r5, [r3, #0]
 800d43e:	e003      	b.n	800d448 <_printf_i+0xc4>
 800d440:	0645      	lsls	r5, r0, #25
 800d442:	d5fb      	bpl.n	800d43c <_printf_i+0xb8>
 800d444:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d448:	2d00      	cmp	r5, #0
 800d44a:	da03      	bge.n	800d454 <_printf_i+0xd0>
 800d44c:	232d      	movs	r3, #45	@ 0x2d
 800d44e:	426d      	negs	r5, r5
 800d450:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d454:	4858      	ldr	r0, [pc, #352]	@ (800d5b8 <_printf_i+0x234>)
 800d456:	230a      	movs	r3, #10
 800d458:	e011      	b.n	800d47e <_printf_i+0xfa>
 800d45a:	6821      	ldr	r1, [r4, #0]
 800d45c:	6833      	ldr	r3, [r6, #0]
 800d45e:	0608      	lsls	r0, r1, #24
 800d460:	f853 5b04 	ldr.w	r5, [r3], #4
 800d464:	d402      	bmi.n	800d46c <_printf_i+0xe8>
 800d466:	0649      	lsls	r1, r1, #25
 800d468:	bf48      	it	mi
 800d46a:	b2ad      	uxthmi	r5, r5
 800d46c:	2f6f      	cmp	r7, #111	@ 0x6f
 800d46e:	4852      	ldr	r0, [pc, #328]	@ (800d5b8 <_printf_i+0x234>)
 800d470:	6033      	str	r3, [r6, #0]
 800d472:	bf14      	ite	ne
 800d474:	230a      	movne	r3, #10
 800d476:	2308      	moveq	r3, #8
 800d478:	2100      	movs	r1, #0
 800d47a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d47e:	6866      	ldr	r6, [r4, #4]
 800d480:	60a6      	str	r6, [r4, #8]
 800d482:	2e00      	cmp	r6, #0
 800d484:	db05      	blt.n	800d492 <_printf_i+0x10e>
 800d486:	6821      	ldr	r1, [r4, #0]
 800d488:	432e      	orrs	r6, r5
 800d48a:	f021 0104 	bic.w	r1, r1, #4
 800d48e:	6021      	str	r1, [r4, #0]
 800d490:	d04b      	beq.n	800d52a <_printf_i+0x1a6>
 800d492:	4616      	mov	r6, r2
 800d494:	fbb5 f1f3 	udiv	r1, r5, r3
 800d498:	fb03 5711 	mls	r7, r3, r1, r5
 800d49c:	5dc7      	ldrb	r7, [r0, r7]
 800d49e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d4a2:	462f      	mov	r7, r5
 800d4a4:	42bb      	cmp	r3, r7
 800d4a6:	460d      	mov	r5, r1
 800d4a8:	d9f4      	bls.n	800d494 <_printf_i+0x110>
 800d4aa:	2b08      	cmp	r3, #8
 800d4ac:	d10b      	bne.n	800d4c6 <_printf_i+0x142>
 800d4ae:	6823      	ldr	r3, [r4, #0]
 800d4b0:	07df      	lsls	r7, r3, #31
 800d4b2:	d508      	bpl.n	800d4c6 <_printf_i+0x142>
 800d4b4:	6923      	ldr	r3, [r4, #16]
 800d4b6:	6861      	ldr	r1, [r4, #4]
 800d4b8:	4299      	cmp	r1, r3
 800d4ba:	bfde      	ittt	le
 800d4bc:	2330      	movle	r3, #48	@ 0x30
 800d4be:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d4c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d4c6:	1b92      	subs	r2, r2, r6
 800d4c8:	6122      	str	r2, [r4, #16]
 800d4ca:	f8cd a000 	str.w	sl, [sp]
 800d4ce:	464b      	mov	r3, r9
 800d4d0:	aa03      	add	r2, sp, #12
 800d4d2:	4621      	mov	r1, r4
 800d4d4:	4640      	mov	r0, r8
 800d4d6:	f7ff fee7 	bl	800d2a8 <_printf_common>
 800d4da:	3001      	adds	r0, #1
 800d4dc:	d14a      	bne.n	800d574 <_printf_i+0x1f0>
 800d4de:	f04f 30ff 	mov.w	r0, #4294967295
 800d4e2:	b004      	add	sp, #16
 800d4e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4e8:	6823      	ldr	r3, [r4, #0]
 800d4ea:	f043 0320 	orr.w	r3, r3, #32
 800d4ee:	6023      	str	r3, [r4, #0]
 800d4f0:	4832      	ldr	r0, [pc, #200]	@ (800d5bc <_printf_i+0x238>)
 800d4f2:	2778      	movs	r7, #120	@ 0x78
 800d4f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d4f8:	6823      	ldr	r3, [r4, #0]
 800d4fa:	6831      	ldr	r1, [r6, #0]
 800d4fc:	061f      	lsls	r7, r3, #24
 800d4fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800d502:	d402      	bmi.n	800d50a <_printf_i+0x186>
 800d504:	065f      	lsls	r7, r3, #25
 800d506:	bf48      	it	mi
 800d508:	b2ad      	uxthmi	r5, r5
 800d50a:	6031      	str	r1, [r6, #0]
 800d50c:	07d9      	lsls	r1, r3, #31
 800d50e:	bf44      	itt	mi
 800d510:	f043 0320 	orrmi.w	r3, r3, #32
 800d514:	6023      	strmi	r3, [r4, #0]
 800d516:	b11d      	cbz	r5, 800d520 <_printf_i+0x19c>
 800d518:	2310      	movs	r3, #16
 800d51a:	e7ad      	b.n	800d478 <_printf_i+0xf4>
 800d51c:	4826      	ldr	r0, [pc, #152]	@ (800d5b8 <_printf_i+0x234>)
 800d51e:	e7e9      	b.n	800d4f4 <_printf_i+0x170>
 800d520:	6823      	ldr	r3, [r4, #0]
 800d522:	f023 0320 	bic.w	r3, r3, #32
 800d526:	6023      	str	r3, [r4, #0]
 800d528:	e7f6      	b.n	800d518 <_printf_i+0x194>
 800d52a:	4616      	mov	r6, r2
 800d52c:	e7bd      	b.n	800d4aa <_printf_i+0x126>
 800d52e:	6833      	ldr	r3, [r6, #0]
 800d530:	6825      	ldr	r5, [r4, #0]
 800d532:	6961      	ldr	r1, [r4, #20]
 800d534:	1d18      	adds	r0, r3, #4
 800d536:	6030      	str	r0, [r6, #0]
 800d538:	062e      	lsls	r6, r5, #24
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	d501      	bpl.n	800d542 <_printf_i+0x1be>
 800d53e:	6019      	str	r1, [r3, #0]
 800d540:	e002      	b.n	800d548 <_printf_i+0x1c4>
 800d542:	0668      	lsls	r0, r5, #25
 800d544:	d5fb      	bpl.n	800d53e <_printf_i+0x1ba>
 800d546:	8019      	strh	r1, [r3, #0]
 800d548:	2300      	movs	r3, #0
 800d54a:	6123      	str	r3, [r4, #16]
 800d54c:	4616      	mov	r6, r2
 800d54e:	e7bc      	b.n	800d4ca <_printf_i+0x146>
 800d550:	6833      	ldr	r3, [r6, #0]
 800d552:	1d1a      	adds	r2, r3, #4
 800d554:	6032      	str	r2, [r6, #0]
 800d556:	681e      	ldr	r6, [r3, #0]
 800d558:	6862      	ldr	r2, [r4, #4]
 800d55a:	2100      	movs	r1, #0
 800d55c:	4630      	mov	r0, r6
 800d55e:	f7f2 fe5f 	bl	8000220 <memchr>
 800d562:	b108      	cbz	r0, 800d568 <_printf_i+0x1e4>
 800d564:	1b80      	subs	r0, r0, r6
 800d566:	6060      	str	r0, [r4, #4]
 800d568:	6863      	ldr	r3, [r4, #4]
 800d56a:	6123      	str	r3, [r4, #16]
 800d56c:	2300      	movs	r3, #0
 800d56e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d572:	e7aa      	b.n	800d4ca <_printf_i+0x146>
 800d574:	6923      	ldr	r3, [r4, #16]
 800d576:	4632      	mov	r2, r6
 800d578:	4649      	mov	r1, r9
 800d57a:	4640      	mov	r0, r8
 800d57c:	47d0      	blx	sl
 800d57e:	3001      	adds	r0, #1
 800d580:	d0ad      	beq.n	800d4de <_printf_i+0x15a>
 800d582:	6823      	ldr	r3, [r4, #0]
 800d584:	079b      	lsls	r3, r3, #30
 800d586:	d413      	bmi.n	800d5b0 <_printf_i+0x22c>
 800d588:	68e0      	ldr	r0, [r4, #12]
 800d58a:	9b03      	ldr	r3, [sp, #12]
 800d58c:	4298      	cmp	r0, r3
 800d58e:	bfb8      	it	lt
 800d590:	4618      	movlt	r0, r3
 800d592:	e7a6      	b.n	800d4e2 <_printf_i+0x15e>
 800d594:	2301      	movs	r3, #1
 800d596:	4632      	mov	r2, r6
 800d598:	4649      	mov	r1, r9
 800d59a:	4640      	mov	r0, r8
 800d59c:	47d0      	blx	sl
 800d59e:	3001      	adds	r0, #1
 800d5a0:	d09d      	beq.n	800d4de <_printf_i+0x15a>
 800d5a2:	3501      	adds	r5, #1
 800d5a4:	68e3      	ldr	r3, [r4, #12]
 800d5a6:	9903      	ldr	r1, [sp, #12]
 800d5a8:	1a5b      	subs	r3, r3, r1
 800d5aa:	42ab      	cmp	r3, r5
 800d5ac:	dcf2      	bgt.n	800d594 <_printf_i+0x210>
 800d5ae:	e7eb      	b.n	800d588 <_printf_i+0x204>
 800d5b0:	2500      	movs	r5, #0
 800d5b2:	f104 0619 	add.w	r6, r4, #25
 800d5b6:	e7f5      	b.n	800d5a4 <_printf_i+0x220>
 800d5b8:	08012bc5 	.word	0x08012bc5
 800d5bc:	08012bd6 	.word	0x08012bd6

0800d5c0 <_scanf_float>:
 800d5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c4:	b087      	sub	sp, #28
 800d5c6:	4691      	mov	r9, r2
 800d5c8:	9303      	str	r3, [sp, #12]
 800d5ca:	688b      	ldr	r3, [r1, #8]
 800d5cc:	1e5a      	subs	r2, r3, #1
 800d5ce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d5d2:	bf81      	itttt	hi
 800d5d4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d5d8:	eb03 0b05 	addhi.w	fp, r3, r5
 800d5dc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d5e0:	608b      	strhi	r3, [r1, #8]
 800d5e2:	680b      	ldr	r3, [r1, #0]
 800d5e4:	460a      	mov	r2, r1
 800d5e6:	f04f 0500 	mov.w	r5, #0
 800d5ea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d5ee:	f842 3b1c 	str.w	r3, [r2], #28
 800d5f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d5f6:	4680      	mov	r8, r0
 800d5f8:	460c      	mov	r4, r1
 800d5fa:	bf98      	it	ls
 800d5fc:	f04f 0b00 	movls.w	fp, #0
 800d600:	9201      	str	r2, [sp, #4]
 800d602:	4616      	mov	r6, r2
 800d604:	46aa      	mov	sl, r5
 800d606:	462f      	mov	r7, r5
 800d608:	9502      	str	r5, [sp, #8]
 800d60a:	68a2      	ldr	r2, [r4, #8]
 800d60c:	b15a      	cbz	r2, 800d626 <_scanf_float+0x66>
 800d60e:	f8d9 3000 	ldr.w	r3, [r9]
 800d612:	781b      	ldrb	r3, [r3, #0]
 800d614:	2b4e      	cmp	r3, #78	@ 0x4e
 800d616:	d863      	bhi.n	800d6e0 <_scanf_float+0x120>
 800d618:	2b40      	cmp	r3, #64	@ 0x40
 800d61a:	d83b      	bhi.n	800d694 <_scanf_float+0xd4>
 800d61c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d620:	b2c8      	uxtb	r0, r1
 800d622:	280e      	cmp	r0, #14
 800d624:	d939      	bls.n	800d69a <_scanf_float+0xda>
 800d626:	b11f      	cbz	r7, 800d630 <_scanf_float+0x70>
 800d628:	6823      	ldr	r3, [r4, #0]
 800d62a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d62e:	6023      	str	r3, [r4, #0]
 800d630:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d634:	f1ba 0f01 	cmp.w	sl, #1
 800d638:	f200 8114 	bhi.w	800d864 <_scanf_float+0x2a4>
 800d63c:	9b01      	ldr	r3, [sp, #4]
 800d63e:	429e      	cmp	r6, r3
 800d640:	f200 8105 	bhi.w	800d84e <_scanf_float+0x28e>
 800d644:	2001      	movs	r0, #1
 800d646:	b007      	add	sp, #28
 800d648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d64c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d650:	2a0d      	cmp	r2, #13
 800d652:	d8e8      	bhi.n	800d626 <_scanf_float+0x66>
 800d654:	a101      	add	r1, pc, #4	@ (adr r1, 800d65c <_scanf_float+0x9c>)
 800d656:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d65a:	bf00      	nop
 800d65c:	0800d7a5 	.word	0x0800d7a5
 800d660:	0800d627 	.word	0x0800d627
 800d664:	0800d627 	.word	0x0800d627
 800d668:	0800d627 	.word	0x0800d627
 800d66c:	0800d801 	.word	0x0800d801
 800d670:	0800d7db 	.word	0x0800d7db
 800d674:	0800d627 	.word	0x0800d627
 800d678:	0800d627 	.word	0x0800d627
 800d67c:	0800d7b3 	.word	0x0800d7b3
 800d680:	0800d627 	.word	0x0800d627
 800d684:	0800d627 	.word	0x0800d627
 800d688:	0800d627 	.word	0x0800d627
 800d68c:	0800d627 	.word	0x0800d627
 800d690:	0800d76f 	.word	0x0800d76f
 800d694:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d698:	e7da      	b.n	800d650 <_scanf_float+0x90>
 800d69a:	290e      	cmp	r1, #14
 800d69c:	d8c3      	bhi.n	800d626 <_scanf_float+0x66>
 800d69e:	a001      	add	r0, pc, #4	@ (adr r0, 800d6a4 <_scanf_float+0xe4>)
 800d6a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d6a4:	0800d75f 	.word	0x0800d75f
 800d6a8:	0800d627 	.word	0x0800d627
 800d6ac:	0800d75f 	.word	0x0800d75f
 800d6b0:	0800d7ef 	.word	0x0800d7ef
 800d6b4:	0800d627 	.word	0x0800d627
 800d6b8:	0800d701 	.word	0x0800d701
 800d6bc:	0800d745 	.word	0x0800d745
 800d6c0:	0800d745 	.word	0x0800d745
 800d6c4:	0800d745 	.word	0x0800d745
 800d6c8:	0800d745 	.word	0x0800d745
 800d6cc:	0800d745 	.word	0x0800d745
 800d6d0:	0800d745 	.word	0x0800d745
 800d6d4:	0800d745 	.word	0x0800d745
 800d6d8:	0800d745 	.word	0x0800d745
 800d6dc:	0800d745 	.word	0x0800d745
 800d6e0:	2b6e      	cmp	r3, #110	@ 0x6e
 800d6e2:	d809      	bhi.n	800d6f8 <_scanf_float+0x138>
 800d6e4:	2b60      	cmp	r3, #96	@ 0x60
 800d6e6:	d8b1      	bhi.n	800d64c <_scanf_float+0x8c>
 800d6e8:	2b54      	cmp	r3, #84	@ 0x54
 800d6ea:	d07b      	beq.n	800d7e4 <_scanf_float+0x224>
 800d6ec:	2b59      	cmp	r3, #89	@ 0x59
 800d6ee:	d19a      	bne.n	800d626 <_scanf_float+0x66>
 800d6f0:	2d07      	cmp	r5, #7
 800d6f2:	d198      	bne.n	800d626 <_scanf_float+0x66>
 800d6f4:	2508      	movs	r5, #8
 800d6f6:	e02f      	b.n	800d758 <_scanf_float+0x198>
 800d6f8:	2b74      	cmp	r3, #116	@ 0x74
 800d6fa:	d073      	beq.n	800d7e4 <_scanf_float+0x224>
 800d6fc:	2b79      	cmp	r3, #121	@ 0x79
 800d6fe:	e7f6      	b.n	800d6ee <_scanf_float+0x12e>
 800d700:	6821      	ldr	r1, [r4, #0]
 800d702:	05c8      	lsls	r0, r1, #23
 800d704:	d51e      	bpl.n	800d744 <_scanf_float+0x184>
 800d706:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d70a:	6021      	str	r1, [r4, #0]
 800d70c:	3701      	adds	r7, #1
 800d70e:	f1bb 0f00 	cmp.w	fp, #0
 800d712:	d003      	beq.n	800d71c <_scanf_float+0x15c>
 800d714:	3201      	adds	r2, #1
 800d716:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d71a:	60a2      	str	r2, [r4, #8]
 800d71c:	68a3      	ldr	r3, [r4, #8]
 800d71e:	3b01      	subs	r3, #1
 800d720:	60a3      	str	r3, [r4, #8]
 800d722:	6923      	ldr	r3, [r4, #16]
 800d724:	3301      	adds	r3, #1
 800d726:	6123      	str	r3, [r4, #16]
 800d728:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d72c:	3b01      	subs	r3, #1
 800d72e:	2b00      	cmp	r3, #0
 800d730:	f8c9 3004 	str.w	r3, [r9, #4]
 800d734:	f340 8082 	ble.w	800d83c <_scanf_float+0x27c>
 800d738:	f8d9 3000 	ldr.w	r3, [r9]
 800d73c:	3301      	adds	r3, #1
 800d73e:	f8c9 3000 	str.w	r3, [r9]
 800d742:	e762      	b.n	800d60a <_scanf_float+0x4a>
 800d744:	eb1a 0105 	adds.w	r1, sl, r5
 800d748:	f47f af6d 	bne.w	800d626 <_scanf_float+0x66>
 800d74c:	6822      	ldr	r2, [r4, #0]
 800d74e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d752:	6022      	str	r2, [r4, #0]
 800d754:	460d      	mov	r5, r1
 800d756:	468a      	mov	sl, r1
 800d758:	f806 3b01 	strb.w	r3, [r6], #1
 800d75c:	e7de      	b.n	800d71c <_scanf_float+0x15c>
 800d75e:	6822      	ldr	r2, [r4, #0]
 800d760:	0610      	lsls	r0, r2, #24
 800d762:	f57f af60 	bpl.w	800d626 <_scanf_float+0x66>
 800d766:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d76a:	6022      	str	r2, [r4, #0]
 800d76c:	e7f4      	b.n	800d758 <_scanf_float+0x198>
 800d76e:	f1ba 0f00 	cmp.w	sl, #0
 800d772:	d10c      	bne.n	800d78e <_scanf_float+0x1ce>
 800d774:	b977      	cbnz	r7, 800d794 <_scanf_float+0x1d4>
 800d776:	6822      	ldr	r2, [r4, #0]
 800d778:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d77c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d780:	d108      	bne.n	800d794 <_scanf_float+0x1d4>
 800d782:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d786:	6022      	str	r2, [r4, #0]
 800d788:	f04f 0a01 	mov.w	sl, #1
 800d78c:	e7e4      	b.n	800d758 <_scanf_float+0x198>
 800d78e:	f1ba 0f02 	cmp.w	sl, #2
 800d792:	d050      	beq.n	800d836 <_scanf_float+0x276>
 800d794:	2d01      	cmp	r5, #1
 800d796:	d002      	beq.n	800d79e <_scanf_float+0x1de>
 800d798:	2d04      	cmp	r5, #4
 800d79a:	f47f af44 	bne.w	800d626 <_scanf_float+0x66>
 800d79e:	3501      	adds	r5, #1
 800d7a0:	b2ed      	uxtb	r5, r5
 800d7a2:	e7d9      	b.n	800d758 <_scanf_float+0x198>
 800d7a4:	f1ba 0f01 	cmp.w	sl, #1
 800d7a8:	f47f af3d 	bne.w	800d626 <_scanf_float+0x66>
 800d7ac:	f04f 0a02 	mov.w	sl, #2
 800d7b0:	e7d2      	b.n	800d758 <_scanf_float+0x198>
 800d7b2:	b975      	cbnz	r5, 800d7d2 <_scanf_float+0x212>
 800d7b4:	2f00      	cmp	r7, #0
 800d7b6:	f47f af37 	bne.w	800d628 <_scanf_float+0x68>
 800d7ba:	6822      	ldr	r2, [r4, #0]
 800d7bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d7c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d7c4:	f040 8103 	bne.w	800d9ce <_scanf_float+0x40e>
 800d7c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d7cc:	6022      	str	r2, [r4, #0]
 800d7ce:	2501      	movs	r5, #1
 800d7d0:	e7c2      	b.n	800d758 <_scanf_float+0x198>
 800d7d2:	2d03      	cmp	r5, #3
 800d7d4:	d0e3      	beq.n	800d79e <_scanf_float+0x1de>
 800d7d6:	2d05      	cmp	r5, #5
 800d7d8:	e7df      	b.n	800d79a <_scanf_float+0x1da>
 800d7da:	2d02      	cmp	r5, #2
 800d7dc:	f47f af23 	bne.w	800d626 <_scanf_float+0x66>
 800d7e0:	2503      	movs	r5, #3
 800d7e2:	e7b9      	b.n	800d758 <_scanf_float+0x198>
 800d7e4:	2d06      	cmp	r5, #6
 800d7e6:	f47f af1e 	bne.w	800d626 <_scanf_float+0x66>
 800d7ea:	2507      	movs	r5, #7
 800d7ec:	e7b4      	b.n	800d758 <_scanf_float+0x198>
 800d7ee:	6822      	ldr	r2, [r4, #0]
 800d7f0:	0591      	lsls	r1, r2, #22
 800d7f2:	f57f af18 	bpl.w	800d626 <_scanf_float+0x66>
 800d7f6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d7fa:	6022      	str	r2, [r4, #0]
 800d7fc:	9702      	str	r7, [sp, #8]
 800d7fe:	e7ab      	b.n	800d758 <_scanf_float+0x198>
 800d800:	6822      	ldr	r2, [r4, #0]
 800d802:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d806:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d80a:	d005      	beq.n	800d818 <_scanf_float+0x258>
 800d80c:	0550      	lsls	r0, r2, #21
 800d80e:	f57f af0a 	bpl.w	800d626 <_scanf_float+0x66>
 800d812:	2f00      	cmp	r7, #0
 800d814:	f000 80db 	beq.w	800d9ce <_scanf_float+0x40e>
 800d818:	0591      	lsls	r1, r2, #22
 800d81a:	bf58      	it	pl
 800d81c:	9902      	ldrpl	r1, [sp, #8]
 800d81e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d822:	bf58      	it	pl
 800d824:	1a79      	subpl	r1, r7, r1
 800d826:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d82a:	bf58      	it	pl
 800d82c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d830:	6022      	str	r2, [r4, #0]
 800d832:	2700      	movs	r7, #0
 800d834:	e790      	b.n	800d758 <_scanf_float+0x198>
 800d836:	f04f 0a03 	mov.w	sl, #3
 800d83a:	e78d      	b.n	800d758 <_scanf_float+0x198>
 800d83c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d840:	4649      	mov	r1, r9
 800d842:	4640      	mov	r0, r8
 800d844:	4798      	blx	r3
 800d846:	2800      	cmp	r0, #0
 800d848:	f43f aedf 	beq.w	800d60a <_scanf_float+0x4a>
 800d84c:	e6eb      	b.n	800d626 <_scanf_float+0x66>
 800d84e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d852:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d856:	464a      	mov	r2, r9
 800d858:	4640      	mov	r0, r8
 800d85a:	4798      	blx	r3
 800d85c:	6923      	ldr	r3, [r4, #16]
 800d85e:	3b01      	subs	r3, #1
 800d860:	6123      	str	r3, [r4, #16]
 800d862:	e6eb      	b.n	800d63c <_scanf_float+0x7c>
 800d864:	1e6b      	subs	r3, r5, #1
 800d866:	2b06      	cmp	r3, #6
 800d868:	d824      	bhi.n	800d8b4 <_scanf_float+0x2f4>
 800d86a:	2d02      	cmp	r5, #2
 800d86c:	d836      	bhi.n	800d8dc <_scanf_float+0x31c>
 800d86e:	9b01      	ldr	r3, [sp, #4]
 800d870:	429e      	cmp	r6, r3
 800d872:	f67f aee7 	bls.w	800d644 <_scanf_float+0x84>
 800d876:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d87a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d87e:	464a      	mov	r2, r9
 800d880:	4640      	mov	r0, r8
 800d882:	4798      	blx	r3
 800d884:	6923      	ldr	r3, [r4, #16]
 800d886:	3b01      	subs	r3, #1
 800d888:	6123      	str	r3, [r4, #16]
 800d88a:	e7f0      	b.n	800d86e <_scanf_float+0x2ae>
 800d88c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d890:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d894:	464a      	mov	r2, r9
 800d896:	4640      	mov	r0, r8
 800d898:	4798      	blx	r3
 800d89a:	6923      	ldr	r3, [r4, #16]
 800d89c:	3b01      	subs	r3, #1
 800d89e:	6123      	str	r3, [r4, #16]
 800d8a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d8a4:	fa5f fa8a 	uxtb.w	sl, sl
 800d8a8:	f1ba 0f02 	cmp.w	sl, #2
 800d8ac:	d1ee      	bne.n	800d88c <_scanf_float+0x2cc>
 800d8ae:	3d03      	subs	r5, #3
 800d8b0:	b2ed      	uxtb	r5, r5
 800d8b2:	1b76      	subs	r6, r6, r5
 800d8b4:	6823      	ldr	r3, [r4, #0]
 800d8b6:	05da      	lsls	r2, r3, #23
 800d8b8:	d530      	bpl.n	800d91c <_scanf_float+0x35c>
 800d8ba:	055b      	lsls	r3, r3, #21
 800d8bc:	d511      	bpl.n	800d8e2 <_scanf_float+0x322>
 800d8be:	9b01      	ldr	r3, [sp, #4]
 800d8c0:	429e      	cmp	r6, r3
 800d8c2:	f67f aebf 	bls.w	800d644 <_scanf_float+0x84>
 800d8c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d8ce:	464a      	mov	r2, r9
 800d8d0:	4640      	mov	r0, r8
 800d8d2:	4798      	blx	r3
 800d8d4:	6923      	ldr	r3, [r4, #16]
 800d8d6:	3b01      	subs	r3, #1
 800d8d8:	6123      	str	r3, [r4, #16]
 800d8da:	e7f0      	b.n	800d8be <_scanf_float+0x2fe>
 800d8dc:	46aa      	mov	sl, r5
 800d8de:	46b3      	mov	fp, r6
 800d8e0:	e7de      	b.n	800d8a0 <_scanf_float+0x2e0>
 800d8e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d8e6:	6923      	ldr	r3, [r4, #16]
 800d8e8:	2965      	cmp	r1, #101	@ 0x65
 800d8ea:	f103 33ff 	add.w	r3, r3, #4294967295
 800d8ee:	f106 35ff 	add.w	r5, r6, #4294967295
 800d8f2:	6123      	str	r3, [r4, #16]
 800d8f4:	d00c      	beq.n	800d910 <_scanf_float+0x350>
 800d8f6:	2945      	cmp	r1, #69	@ 0x45
 800d8f8:	d00a      	beq.n	800d910 <_scanf_float+0x350>
 800d8fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8fe:	464a      	mov	r2, r9
 800d900:	4640      	mov	r0, r8
 800d902:	4798      	blx	r3
 800d904:	6923      	ldr	r3, [r4, #16]
 800d906:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d90a:	3b01      	subs	r3, #1
 800d90c:	1eb5      	subs	r5, r6, #2
 800d90e:	6123      	str	r3, [r4, #16]
 800d910:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d914:	464a      	mov	r2, r9
 800d916:	4640      	mov	r0, r8
 800d918:	4798      	blx	r3
 800d91a:	462e      	mov	r6, r5
 800d91c:	6822      	ldr	r2, [r4, #0]
 800d91e:	f012 0210 	ands.w	r2, r2, #16
 800d922:	d001      	beq.n	800d928 <_scanf_float+0x368>
 800d924:	2000      	movs	r0, #0
 800d926:	e68e      	b.n	800d646 <_scanf_float+0x86>
 800d928:	7032      	strb	r2, [r6, #0]
 800d92a:	6823      	ldr	r3, [r4, #0]
 800d92c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d930:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d934:	d125      	bne.n	800d982 <_scanf_float+0x3c2>
 800d936:	9b02      	ldr	r3, [sp, #8]
 800d938:	429f      	cmp	r7, r3
 800d93a:	d00a      	beq.n	800d952 <_scanf_float+0x392>
 800d93c:	1bda      	subs	r2, r3, r7
 800d93e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d942:	429e      	cmp	r6, r3
 800d944:	bf28      	it	cs
 800d946:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d94a:	4922      	ldr	r1, [pc, #136]	@ (800d9d4 <_scanf_float+0x414>)
 800d94c:	4630      	mov	r0, r6
 800d94e:	f000 f977 	bl	800dc40 <siprintf>
 800d952:	9901      	ldr	r1, [sp, #4]
 800d954:	2200      	movs	r2, #0
 800d956:	4640      	mov	r0, r8
 800d958:	f002 fcbe 	bl	80102d8 <_strtod_r>
 800d95c:	9b03      	ldr	r3, [sp, #12]
 800d95e:	6821      	ldr	r1, [r4, #0]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	f011 0f02 	tst.w	r1, #2
 800d966:	ec57 6b10 	vmov	r6, r7, d0
 800d96a:	f103 0204 	add.w	r2, r3, #4
 800d96e:	d015      	beq.n	800d99c <_scanf_float+0x3dc>
 800d970:	9903      	ldr	r1, [sp, #12]
 800d972:	600a      	str	r2, [r1, #0]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	e9c3 6700 	strd	r6, r7, [r3]
 800d97a:	68e3      	ldr	r3, [r4, #12]
 800d97c:	3301      	adds	r3, #1
 800d97e:	60e3      	str	r3, [r4, #12]
 800d980:	e7d0      	b.n	800d924 <_scanf_float+0x364>
 800d982:	9b04      	ldr	r3, [sp, #16]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d0e4      	beq.n	800d952 <_scanf_float+0x392>
 800d988:	9905      	ldr	r1, [sp, #20]
 800d98a:	230a      	movs	r3, #10
 800d98c:	3101      	adds	r1, #1
 800d98e:	4640      	mov	r0, r8
 800d990:	f7ff f9be 	bl	800cd10 <_strtol_r>
 800d994:	9b04      	ldr	r3, [sp, #16]
 800d996:	9e05      	ldr	r6, [sp, #20]
 800d998:	1ac2      	subs	r2, r0, r3
 800d99a:	e7d0      	b.n	800d93e <_scanf_float+0x37e>
 800d99c:	f011 0f04 	tst.w	r1, #4
 800d9a0:	9903      	ldr	r1, [sp, #12]
 800d9a2:	600a      	str	r2, [r1, #0]
 800d9a4:	d1e6      	bne.n	800d974 <_scanf_float+0x3b4>
 800d9a6:	681d      	ldr	r5, [r3, #0]
 800d9a8:	4632      	mov	r2, r6
 800d9aa:	463b      	mov	r3, r7
 800d9ac:	4630      	mov	r0, r6
 800d9ae:	4639      	mov	r1, r7
 800d9b0:	f7f3 f8e4 	bl	8000b7c <__aeabi_dcmpun>
 800d9b4:	b128      	cbz	r0, 800d9c2 <_scanf_float+0x402>
 800d9b6:	4808      	ldr	r0, [pc, #32]	@ (800d9d8 <_scanf_float+0x418>)
 800d9b8:	f000 fb0c 	bl	800dfd4 <nanf>
 800d9bc:	ed85 0a00 	vstr	s0, [r5]
 800d9c0:	e7db      	b.n	800d97a <_scanf_float+0x3ba>
 800d9c2:	4630      	mov	r0, r6
 800d9c4:	4639      	mov	r1, r7
 800d9c6:	f7f3 f937 	bl	8000c38 <__aeabi_d2f>
 800d9ca:	6028      	str	r0, [r5, #0]
 800d9cc:	e7d5      	b.n	800d97a <_scanf_float+0x3ba>
 800d9ce:	2700      	movs	r7, #0
 800d9d0:	e62e      	b.n	800d630 <_scanf_float+0x70>
 800d9d2:	bf00      	nop
 800d9d4:	08012be7 	.word	0x08012be7
 800d9d8:	08012c27 	.word	0x08012c27

0800d9dc <std>:
 800d9dc:	2300      	movs	r3, #0
 800d9de:	b510      	push	{r4, lr}
 800d9e0:	4604      	mov	r4, r0
 800d9e2:	e9c0 3300 	strd	r3, r3, [r0]
 800d9e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d9ea:	6083      	str	r3, [r0, #8]
 800d9ec:	8181      	strh	r1, [r0, #12]
 800d9ee:	6643      	str	r3, [r0, #100]	@ 0x64
 800d9f0:	81c2      	strh	r2, [r0, #14]
 800d9f2:	6183      	str	r3, [r0, #24]
 800d9f4:	4619      	mov	r1, r3
 800d9f6:	2208      	movs	r2, #8
 800d9f8:	305c      	adds	r0, #92	@ 0x5c
 800d9fa:	f000 fa49 	bl	800de90 <memset>
 800d9fe:	4b0d      	ldr	r3, [pc, #52]	@ (800da34 <std+0x58>)
 800da00:	6263      	str	r3, [r4, #36]	@ 0x24
 800da02:	4b0d      	ldr	r3, [pc, #52]	@ (800da38 <std+0x5c>)
 800da04:	62a3      	str	r3, [r4, #40]	@ 0x28
 800da06:	4b0d      	ldr	r3, [pc, #52]	@ (800da3c <std+0x60>)
 800da08:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800da0a:	4b0d      	ldr	r3, [pc, #52]	@ (800da40 <std+0x64>)
 800da0c:	6323      	str	r3, [r4, #48]	@ 0x30
 800da0e:	4b0d      	ldr	r3, [pc, #52]	@ (800da44 <std+0x68>)
 800da10:	6224      	str	r4, [r4, #32]
 800da12:	429c      	cmp	r4, r3
 800da14:	d006      	beq.n	800da24 <std+0x48>
 800da16:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800da1a:	4294      	cmp	r4, r2
 800da1c:	d002      	beq.n	800da24 <std+0x48>
 800da1e:	33d0      	adds	r3, #208	@ 0xd0
 800da20:	429c      	cmp	r4, r3
 800da22:	d105      	bne.n	800da30 <std+0x54>
 800da24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800da28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da2c:	f000 bace 	b.w	800dfcc <__retarget_lock_init_recursive>
 800da30:	bd10      	pop	{r4, pc}
 800da32:	bf00      	nop
 800da34:	0800dcdd 	.word	0x0800dcdd
 800da38:	0800dd03 	.word	0x0800dd03
 800da3c:	0800dd3b 	.word	0x0800dd3b
 800da40:	0800dd5f 	.word	0x0800dd5f
 800da44:	20006344 	.word	0x20006344

0800da48 <stdio_exit_handler>:
 800da48:	4a02      	ldr	r2, [pc, #8]	@ (800da54 <stdio_exit_handler+0xc>)
 800da4a:	4903      	ldr	r1, [pc, #12]	@ (800da58 <stdio_exit_handler+0x10>)
 800da4c:	4803      	ldr	r0, [pc, #12]	@ (800da5c <stdio_exit_handler+0x14>)
 800da4e:	f000 b869 	b.w	800db24 <_fwalk_sglue>
 800da52:	bf00      	nop
 800da54:	20000014 	.word	0x20000014
 800da58:	08010f5d 	.word	0x08010f5d
 800da5c:	20000024 	.word	0x20000024

0800da60 <cleanup_stdio>:
 800da60:	6841      	ldr	r1, [r0, #4]
 800da62:	4b0c      	ldr	r3, [pc, #48]	@ (800da94 <cleanup_stdio+0x34>)
 800da64:	4299      	cmp	r1, r3
 800da66:	b510      	push	{r4, lr}
 800da68:	4604      	mov	r4, r0
 800da6a:	d001      	beq.n	800da70 <cleanup_stdio+0x10>
 800da6c:	f003 fa76 	bl	8010f5c <_fflush_r>
 800da70:	68a1      	ldr	r1, [r4, #8]
 800da72:	4b09      	ldr	r3, [pc, #36]	@ (800da98 <cleanup_stdio+0x38>)
 800da74:	4299      	cmp	r1, r3
 800da76:	d002      	beq.n	800da7e <cleanup_stdio+0x1e>
 800da78:	4620      	mov	r0, r4
 800da7a:	f003 fa6f 	bl	8010f5c <_fflush_r>
 800da7e:	68e1      	ldr	r1, [r4, #12]
 800da80:	4b06      	ldr	r3, [pc, #24]	@ (800da9c <cleanup_stdio+0x3c>)
 800da82:	4299      	cmp	r1, r3
 800da84:	d004      	beq.n	800da90 <cleanup_stdio+0x30>
 800da86:	4620      	mov	r0, r4
 800da88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da8c:	f003 ba66 	b.w	8010f5c <_fflush_r>
 800da90:	bd10      	pop	{r4, pc}
 800da92:	bf00      	nop
 800da94:	20006344 	.word	0x20006344
 800da98:	200063ac 	.word	0x200063ac
 800da9c:	20006414 	.word	0x20006414

0800daa0 <global_stdio_init.part.0>:
 800daa0:	b510      	push	{r4, lr}
 800daa2:	4b0b      	ldr	r3, [pc, #44]	@ (800dad0 <global_stdio_init.part.0+0x30>)
 800daa4:	4c0b      	ldr	r4, [pc, #44]	@ (800dad4 <global_stdio_init.part.0+0x34>)
 800daa6:	4a0c      	ldr	r2, [pc, #48]	@ (800dad8 <global_stdio_init.part.0+0x38>)
 800daa8:	601a      	str	r2, [r3, #0]
 800daaa:	4620      	mov	r0, r4
 800daac:	2200      	movs	r2, #0
 800daae:	2104      	movs	r1, #4
 800dab0:	f7ff ff94 	bl	800d9dc <std>
 800dab4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dab8:	2201      	movs	r2, #1
 800daba:	2109      	movs	r1, #9
 800dabc:	f7ff ff8e 	bl	800d9dc <std>
 800dac0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dac4:	2202      	movs	r2, #2
 800dac6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800daca:	2112      	movs	r1, #18
 800dacc:	f7ff bf86 	b.w	800d9dc <std>
 800dad0:	2000647c 	.word	0x2000647c
 800dad4:	20006344 	.word	0x20006344
 800dad8:	0800da49 	.word	0x0800da49

0800dadc <__sfp_lock_acquire>:
 800dadc:	4801      	ldr	r0, [pc, #4]	@ (800dae4 <__sfp_lock_acquire+0x8>)
 800dade:	f000 ba76 	b.w	800dfce <__retarget_lock_acquire_recursive>
 800dae2:	bf00      	nop
 800dae4:	20006485 	.word	0x20006485

0800dae8 <__sfp_lock_release>:
 800dae8:	4801      	ldr	r0, [pc, #4]	@ (800daf0 <__sfp_lock_release+0x8>)
 800daea:	f000 ba71 	b.w	800dfd0 <__retarget_lock_release_recursive>
 800daee:	bf00      	nop
 800daf0:	20006485 	.word	0x20006485

0800daf4 <__sinit>:
 800daf4:	b510      	push	{r4, lr}
 800daf6:	4604      	mov	r4, r0
 800daf8:	f7ff fff0 	bl	800dadc <__sfp_lock_acquire>
 800dafc:	6a23      	ldr	r3, [r4, #32]
 800dafe:	b11b      	cbz	r3, 800db08 <__sinit+0x14>
 800db00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db04:	f7ff bff0 	b.w	800dae8 <__sfp_lock_release>
 800db08:	4b04      	ldr	r3, [pc, #16]	@ (800db1c <__sinit+0x28>)
 800db0a:	6223      	str	r3, [r4, #32]
 800db0c:	4b04      	ldr	r3, [pc, #16]	@ (800db20 <__sinit+0x2c>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d1f5      	bne.n	800db00 <__sinit+0xc>
 800db14:	f7ff ffc4 	bl	800daa0 <global_stdio_init.part.0>
 800db18:	e7f2      	b.n	800db00 <__sinit+0xc>
 800db1a:	bf00      	nop
 800db1c:	0800da61 	.word	0x0800da61
 800db20:	2000647c 	.word	0x2000647c

0800db24 <_fwalk_sglue>:
 800db24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db28:	4607      	mov	r7, r0
 800db2a:	4688      	mov	r8, r1
 800db2c:	4614      	mov	r4, r2
 800db2e:	2600      	movs	r6, #0
 800db30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800db34:	f1b9 0901 	subs.w	r9, r9, #1
 800db38:	d505      	bpl.n	800db46 <_fwalk_sglue+0x22>
 800db3a:	6824      	ldr	r4, [r4, #0]
 800db3c:	2c00      	cmp	r4, #0
 800db3e:	d1f7      	bne.n	800db30 <_fwalk_sglue+0xc>
 800db40:	4630      	mov	r0, r6
 800db42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db46:	89ab      	ldrh	r3, [r5, #12]
 800db48:	2b01      	cmp	r3, #1
 800db4a:	d907      	bls.n	800db5c <_fwalk_sglue+0x38>
 800db4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800db50:	3301      	adds	r3, #1
 800db52:	d003      	beq.n	800db5c <_fwalk_sglue+0x38>
 800db54:	4629      	mov	r1, r5
 800db56:	4638      	mov	r0, r7
 800db58:	47c0      	blx	r8
 800db5a:	4306      	orrs	r6, r0
 800db5c:	3568      	adds	r5, #104	@ 0x68
 800db5e:	e7e9      	b.n	800db34 <_fwalk_sglue+0x10>

0800db60 <iprintf>:
 800db60:	b40f      	push	{r0, r1, r2, r3}
 800db62:	b507      	push	{r0, r1, r2, lr}
 800db64:	4906      	ldr	r1, [pc, #24]	@ (800db80 <iprintf+0x20>)
 800db66:	ab04      	add	r3, sp, #16
 800db68:	6808      	ldr	r0, [r1, #0]
 800db6a:	f853 2b04 	ldr.w	r2, [r3], #4
 800db6e:	6881      	ldr	r1, [r0, #8]
 800db70:	9301      	str	r3, [sp, #4]
 800db72:	f002 ff09 	bl	8010988 <_vfiprintf_r>
 800db76:	b003      	add	sp, #12
 800db78:	f85d eb04 	ldr.w	lr, [sp], #4
 800db7c:	b004      	add	sp, #16
 800db7e:	4770      	bx	lr
 800db80:	20000020 	.word	0x20000020

0800db84 <_puts_r>:
 800db84:	6a03      	ldr	r3, [r0, #32]
 800db86:	b570      	push	{r4, r5, r6, lr}
 800db88:	6884      	ldr	r4, [r0, #8]
 800db8a:	4605      	mov	r5, r0
 800db8c:	460e      	mov	r6, r1
 800db8e:	b90b      	cbnz	r3, 800db94 <_puts_r+0x10>
 800db90:	f7ff ffb0 	bl	800daf4 <__sinit>
 800db94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db96:	07db      	lsls	r3, r3, #31
 800db98:	d405      	bmi.n	800dba6 <_puts_r+0x22>
 800db9a:	89a3      	ldrh	r3, [r4, #12]
 800db9c:	0598      	lsls	r0, r3, #22
 800db9e:	d402      	bmi.n	800dba6 <_puts_r+0x22>
 800dba0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dba2:	f000 fa14 	bl	800dfce <__retarget_lock_acquire_recursive>
 800dba6:	89a3      	ldrh	r3, [r4, #12]
 800dba8:	0719      	lsls	r1, r3, #28
 800dbaa:	d502      	bpl.n	800dbb2 <_puts_r+0x2e>
 800dbac:	6923      	ldr	r3, [r4, #16]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d135      	bne.n	800dc1e <_puts_r+0x9a>
 800dbb2:	4621      	mov	r1, r4
 800dbb4:	4628      	mov	r0, r5
 800dbb6:	f000 f915 	bl	800dde4 <__swsetup_r>
 800dbba:	b380      	cbz	r0, 800dc1e <_puts_r+0x9a>
 800dbbc:	f04f 35ff 	mov.w	r5, #4294967295
 800dbc0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dbc2:	07da      	lsls	r2, r3, #31
 800dbc4:	d405      	bmi.n	800dbd2 <_puts_r+0x4e>
 800dbc6:	89a3      	ldrh	r3, [r4, #12]
 800dbc8:	059b      	lsls	r3, r3, #22
 800dbca:	d402      	bmi.n	800dbd2 <_puts_r+0x4e>
 800dbcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dbce:	f000 f9ff 	bl	800dfd0 <__retarget_lock_release_recursive>
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	bd70      	pop	{r4, r5, r6, pc}
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	da04      	bge.n	800dbe4 <_puts_r+0x60>
 800dbda:	69a2      	ldr	r2, [r4, #24]
 800dbdc:	429a      	cmp	r2, r3
 800dbde:	dc17      	bgt.n	800dc10 <_puts_r+0x8c>
 800dbe0:	290a      	cmp	r1, #10
 800dbe2:	d015      	beq.n	800dc10 <_puts_r+0x8c>
 800dbe4:	6823      	ldr	r3, [r4, #0]
 800dbe6:	1c5a      	adds	r2, r3, #1
 800dbe8:	6022      	str	r2, [r4, #0]
 800dbea:	7019      	strb	r1, [r3, #0]
 800dbec:	68a3      	ldr	r3, [r4, #8]
 800dbee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800dbf2:	3b01      	subs	r3, #1
 800dbf4:	60a3      	str	r3, [r4, #8]
 800dbf6:	2900      	cmp	r1, #0
 800dbf8:	d1ed      	bne.n	800dbd6 <_puts_r+0x52>
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	da11      	bge.n	800dc22 <_puts_r+0x9e>
 800dbfe:	4622      	mov	r2, r4
 800dc00:	210a      	movs	r1, #10
 800dc02:	4628      	mov	r0, r5
 800dc04:	f000 f8af 	bl	800dd66 <__swbuf_r>
 800dc08:	3001      	adds	r0, #1
 800dc0a:	d0d7      	beq.n	800dbbc <_puts_r+0x38>
 800dc0c:	250a      	movs	r5, #10
 800dc0e:	e7d7      	b.n	800dbc0 <_puts_r+0x3c>
 800dc10:	4622      	mov	r2, r4
 800dc12:	4628      	mov	r0, r5
 800dc14:	f000 f8a7 	bl	800dd66 <__swbuf_r>
 800dc18:	3001      	adds	r0, #1
 800dc1a:	d1e7      	bne.n	800dbec <_puts_r+0x68>
 800dc1c:	e7ce      	b.n	800dbbc <_puts_r+0x38>
 800dc1e:	3e01      	subs	r6, #1
 800dc20:	e7e4      	b.n	800dbec <_puts_r+0x68>
 800dc22:	6823      	ldr	r3, [r4, #0]
 800dc24:	1c5a      	adds	r2, r3, #1
 800dc26:	6022      	str	r2, [r4, #0]
 800dc28:	220a      	movs	r2, #10
 800dc2a:	701a      	strb	r2, [r3, #0]
 800dc2c:	e7ee      	b.n	800dc0c <_puts_r+0x88>
	...

0800dc30 <puts>:
 800dc30:	4b02      	ldr	r3, [pc, #8]	@ (800dc3c <puts+0xc>)
 800dc32:	4601      	mov	r1, r0
 800dc34:	6818      	ldr	r0, [r3, #0]
 800dc36:	f7ff bfa5 	b.w	800db84 <_puts_r>
 800dc3a:	bf00      	nop
 800dc3c:	20000020 	.word	0x20000020

0800dc40 <siprintf>:
 800dc40:	b40e      	push	{r1, r2, r3}
 800dc42:	b510      	push	{r4, lr}
 800dc44:	b09d      	sub	sp, #116	@ 0x74
 800dc46:	ab1f      	add	r3, sp, #124	@ 0x7c
 800dc48:	9002      	str	r0, [sp, #8]
 800dc4a:	9006      	str	r0, [sp, #24]
 800dc4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dc50:	480a      	ldr	r0, [pc, #40]	@ (800dc7c <siprintf+0x3c>)
 800dc52:	9107      	str	r1, [sp, #28]
 800dc54:	9104      	str	r1, [sp, #16]
 800dc56:	490a      	ldr	r1, [pc, #40]	@ (800dc80 <siprintf+0x40>)
 800dc58:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc5c:	9105      	str	r1, [sp, #20]
 800dc5e:	2400      	movs	r4, #0
 800dc60:	a902      	add	r1, sp, #8
 800dc62:	6800      	ldr	r0, [r0, #0]
 800dc64:	9301      	str	r3, [sp, #4]
 800dc66:	941b      	str	r4, [sp, #108]	@ 0x6c
 800dc68:	f002 fb98 	bl	801039c <_svfiprintf_r>
 800dc6c:	9b02      	ldr	r3, [sp, #8]
 800dc6e:	701c      	strb	r4, [r3, #0]
 800dc70:	b01d      	add	sp, #116	@ 0x74
 800dc72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dc76:	b003      	add	sp, #12
 800dc78:	4770      	bx	lr
 800dc7a:	bf00      	nop
 800dc7c:	20000020 	.word	0x20000020
 800dc80:	ffff0208 	.word	0xffff0208

0800dc84 <siscanf>:
 800dc84:	b40e      	push	{r1, r2, r3}
 800dc86:	b570      	push	{r4, r5, r6, lr}
 800dc88:	b09d      	sub	sp, #116	@ 0x74
 800dc8a:	ac21      	add	r4, sp, #132	@ 0x84
 800dc8c:	2500      	movs	r5, #0
 800dc8e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800dc92:	f854 6b04 	ldr.w	r6, [r4], #4
 800dc96:	f8ad 2014 	strh.w	r2, [sp, #20]
 800dc9a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800dc9c:	9002      	str	r0, [sp, #8]
 800dc9e:	9006      	str	r0, [sp, #24]
 800dca0:	f7f2 fb0e 	bl	80002c0 <strlen>
 800dca4:	4b0b      	ldr	r3, [pc, #44]	@ (800dcd4 <siscanf+0x50>)
 800dca6:	9003      	str	r0, [sp, #12]
 800dca8:	9007      	str	r0, [sp, #28]
 800dcaa:	480b      	ldr	r0, [pc, #44]	@ (800dcd8 <siscanf+0x54>)
 800dcac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dcae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dcb2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dcb6:	4632      	mov	r2, r6
 800dcb8:	4623      	mov	r3, r4
 800dcba:	a902      	add	r1, sp, #8
 800dcbc:	6800      	ldr	r0, [r0, #0]
 800dcbe:	950f      	str	r5, [sp, #60]	@ 0x3c
 800dcc0:	9514      	str	r5, [sp, #80]	@ 0x50
 800dcc2:	9401      	str	r4, [sp, #4]
 800dcc4:	f002 fcc0 	bl	8010648 <__ssvfiscanf_r>
 800dcc8:	b01d      	add	sp, #116	@ 0x74
 800dcca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dcce:	b003      	add	sp, #12
 800dcd0:	4770      	bx	lr
 800dcd2:	bf00      	nop
 800dcd4:	0800dcff 	.word	0x0800dcff
 800dcd8:	20000020 	.word	0x20000020

0800dcdc <__sread>:
 800dcdc:	b510      	push	{r4, lr}
 800dcde:	460c      	mov	r4, r1
 800dce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dce4:	f000 f914 	bl	800df10 <_read_r>
 800dce8:	2800      	cmp	r0, #0
 800dcea:	bfab      	itete	ge
 800dcec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dcee:	89a3      	ldrhlt	r3, [r4, #12]
 800dcf0:	181b      	addge	r3, r3, r0
 800dcf2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dcf6:	bfac      	ite	ge
 800dcf8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dcfa:	81a3      	strhlt	r3, [r4, #12]
 800dcfc:	bd10      	pop	{r4, pc}

0800dcfe <__seofread>:
 800dcfe:	2000      	movs	r0, #0
 800dd00:	4770      	bx	lr

0800dd02 <__swrite>:
 800dd02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd06:	461f      	mov	r7, r3
 800dd08:	898b      	ldrh	r3, [r1, #12]
 800dd0a:	05db      	lsls	r3, r3, #23
 800dd0c:	4605      	mov	r5, r0
 800dd0e:	460c      	mov	r4, r1
 800dd10:	4616      	mov	r6, r2
 800dd12:	d505      	bpl.n	800dd20 <__swrite+0x1e>
 800dd14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd18:	2302      	movs	r3, #2
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	f000 f8e6 	bl	800deec <_lseek_r>
 800dd20:	89a3      	ldrh	r3, [r4, #12]
 800dd22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dd2a:	81a3      	strh	r3, [r4, #12]
 800dd2c:	4632      	mov	r2, r6
 800dd2e:	463b      	mov	r3, r7
 800dd30:	4628      	mov	r0, r5
 800dd32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd36:	f000 b90d 	b.w	800df54 <_write_r>

0800dd3a <__sseek>:
 800dd3a:	b510      	push	{r4, lr}
 800dd3c:	460c      	mov	r4, r1
 800dd3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd42:	f000 f8d3 	bl	800deec <_lseek_r>
 800dd46:	1c43      	adds	r3, r0, #1
 800dd48:	89a3      	ldrh	r3, [r4, #12]
 800dd4a:	bf15      	itete	ne
 800dd4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dd4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dd52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dd56:	81a3      	strheq	r3, [r4, #12]
 800dd58:	bf18      	it	ne
 800dd5a:	81a3      	strhne	r3, [r4, #12]
 800dd5c:	bd10      	pop	{r4, pc}

0800dd5e <__sclose>:
 800dd5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd62:	f000 b8b3 	b.w	800decc <_close_r>

0800dd66 <__swbuf_r>:
 800dd66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd68:	460e      	mov	r6, r1
 800dd6a:	4614      	mov	r4, r2
 800dd6c:	4605      	mov	r5, r0
 800dd6e:	b118      	cbz	r0, 800dd78 <__swbuf_r+0x12>
 800dd70:	6a03      	ldr	r3, [r0, #32]
 800dd72:	b90b      	cbnz	r3, 800dd78 <__swbuf_r+0x12>
 800dd74:	f7ff febe 	bl	800daf4 <__sinit>
 800dd78:	69a3      	ldr	r3, [r4, #24]
 800dd7a:	60a3      	str	r3, [r4, #8]
 800dd7c:	89a3      	ldrh	r3, [r4, #12]
 800dd7e:	071a      	lsls	r2, r3, #28
 800dd80:	d501      	bpl.n	800dd86 <__swbuf_r+0x20>
 800dd82:	6923      	ldr	r3, [r4, #16]
 800dd84:	b943      	cbnz	r3, 800dd98 <__swbuf_r+0x32>
 800dd86:	4621      	mov	r1, r4
 800dd88:	4628      	mov	r0, r5
 800dd8a:	f000 f82b 	bl	800dde4 <__swsetup_r>
 800dd8e:	b118      	cbz	r0, 800dd98 <__swbuf_r+0x32>
 800dd90:	f04f 37ff 	mov.w	r7, #4294967295
 800dd94:	4638      	mov	r0, r7
 800dd96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd98:	6823      	ldr	r3, [r4, #0]
 800dd9a:	6922      	ldr	r2, [r4, #16]
 800dd9c:	1a98      	subs	r0, r3, r2
 800dd9e:	6963      	ldr	r3, [r4, #20]
 800dda0:	b2f6      	uxtb	r6, r6
 800dda2:	4283      	cmp	r3, r0
 800dda4:	4637      	mov	r7, r6
 800dda6:	dc05      	bgt.n	800ddb4 <__swbuf_r+0x4e>
 800dda8:	4621      	mov	r1, r4
 800ddaa:	4628      	mov	r0, r5
 800ddac:	f003 f8d6 	bl	8010f5c <_fflush_r>
 800ddb0:	2800      	cmp	r0, #0
 800ddb2:	d1ed      	bne.n	800dd90 <__swbuf_r+0x2a>
 800ddb4:	68a3      	ldr	r3, [r4, #8]
 800ddb6:	3b01      	subs	r3, #1
 800ddb8:	60a3      	str	r3, [r4, #8]
 800ddba:	6823      	ldr	r3, [r4, #0]
 800ddbc:	1c5a      	adds	r2, r3, #1
 800ddbe:	6022      	str	r2, [r4, #0]
 800ddc0:	701e      	strb	r6, [r3, #0]
 800ddc2:	6962      	ldr	r2, [r4, #20]
 800ddc4:	1c43      	adds	r3, r0, #1
 800ddc6:	429a      	cmp	r2, r3
 800ddc8:	d004      	beq.n	800ddd4 <__swbuf_r+0x6e>
 800ddca:	89a3      	ldrh	r3, [r4, #12]
 800ddcc:	07db      	lsls	r3, r3, #31
 800ddce:	d5e1      	bpl.n	800dd94 <__swbuf_r+0x2e>
 800ddd0:	2e0a      	cmp	r6, #10
 800ddd2:	d1df      	bne.n	800dd94 <__swbuf_r+0x2e>
 800ddd4:	4621      	mov	r1, r4
 800ddd6:	4628      	mov	r0, r5
 800ddd8:	f003 f8c0 	bl	8010f5c <_fflush_r>
 800dddc:	2800      	cmp	r0, #0
 800ddde:	d0d9      	beq.n	800dd94 <__swbuf_r+0x2e>
 800dde0:	e7d6      	b.n	800dd90 <__swbuf_r+0x2a>
	...

0800dde4 <__swsetup_r>:
 800dde4:	b538      	push	{r3, r4, r5, lr}
 800dde6:	4b29      	ldr	r3, [pc, #164]	@ (800de8c <__swsetup_r+0xa8>)
 800dde8:	4605      	mov	r5, r0
 800ddea:	6818      	ldr	r0, [r3, #0]
 800ddec:	460c      	mov	r4, r1
 800ddee:	b118      	cbz	r0, 800ddf8 <__swsetup_r+0x14>
 800ddf0:	6a03      	ldr	r3, [r0, #32]
 800ddf2:	b90b      	cbnz	r3, 800ddf8 <__swsetup_r+0x14>
 800ddf4:	f7ff fe7e 	bl	800daf4 <__sinit>
 800ddf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddfc:	0719      	lsls	r1, r3, #28
 800ddfe:	d422      	bmi.n	800de46 <__swsetup_r+0x62>
 800de00:	06da      	lsls	r2, r3, #27
 800de02:	d407      	bmi.n	800de14 <__swsetup_r+0x30>
 800de04:	2209      	movs	r2, #9
 800de06:	602a      	str	r2, [r5, #0]
 800de08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de0c:	81a3      	strh	r3, [r4, #12]
 800de0e:	f04f 30ff 	mov.w	r0, #4294967295
 800de12:	e033      	b.n	800de7c <__swsetup_r+0x98>
 800de14:	0758      	lsls	r0, r3, #29
 800de16:	d512      	bpl.n	800de3e <__swsetup_r+0x5a>
 800de18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de1a:	b141      	cbz	r1, 800de2e <__swsetup_r+0x4a>
 800de1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de20:	4299      	cmp	r1, r3
 800de22:	d002      	beq.n	800de2a <__swsetup_r+0x46>
 800de24:	4628      	mov	r0, r5
 800de26:	f000 ff5f 	bl	800ece8 <_free_r>
 800de2a:	2300      	movs	r3, #0
 800de2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800de2e:	89a3      	ldrh	r3, [r4, #12]
 800de30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800de34:	81a3      	strh	r3, [r4, #12]
 800de36:	2300      	movs	r3, #0
 800de38:	6063      	str	r3, [r4, #4]
 800de3a:	6923      	ldr	r3, [r4, #16]
 800de3c:	6023      	str	r3, [r4, #0]
 800de3e:	89a3      	ldrh	r3, [r4, #12]
 800de40:	f043 0308 	orr.w	r3, r3, #8
 800de44:	81a3      	strh	r3, [r4, #12]
 800de46:	6923      	ldr	r3, [r4, #16]
 800de48:	b94b      	cbnz	r3, 800de5e <__swsetup_r+0x7a>
 800de4a:	89a3      	ldrh	r3, [r4, #12]
 800de4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800de50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de54:	d003      	beq.n	800de5e <__swsetup_r+0x7a>
 800de56:	4621      	mov	r1, r4
 800de58:	4628      	mov	r0, r5
 800de5a:	f003 f8df 	bl	801101c <__smakebuf_r>
 800de5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de62:	f013 0201 	ands.w	r2, r3, #1
 800de66:	d00a      	beq.n	800de7e <__swsetup_r+0x9a>
 800de68:	2200      	movs	r2, #0
 800de6a:	60a2      	str	r2, [r4, #8]
 800de6c:	6962      	ldr	r2, [r4, #20]
 800de6e:	4252      	negs	r2, r2
 800de70:	61a2      	str	r2, [r4, #24]
 800de72:	6922      	ldr	r2, [r4, #16]
 800de74:	b942      	cbnz	r2, 800de88 <__swsetup_r+0xa4>
 800de76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800de7a:	d1c5      	bne.n	800de08 <__swsetup_r+0x24>
 800de7c:	bd38      	pop	{r3, r4, r5, pc}
 800de7e:	0799      	lsls	r1, r3, #30
 800de80:	bf58      	it	pl
 800de82:	6962      	ldrpl	r2, [r4, #20]
 800de84:	60a2      	str	r2, [r4, #8]
 800de86:	e7f4      	b.n	800de72 <__swsetup_r+0x8e>
 800de88:	2000      	movs	r0, #0
 800de8a:	e7f7      	b.n	800de7c <__swsetup_r+0x98>
 800de8c:	20000020 	.word	0x20000020

0800de90 <memset>:
 800de90:	4402      	add	r2, r0
 800de92:	4603      	mov	r3, r0
 800de94:	4293      	cmp	r3, r2
 800de96:	d100      	bne.n	800de9a <memset+0xa>
 800de98:	4770      	bx	lr
 800de9a:	f803 1b01 	strb.w	r1, [r3], #1
 800de9e:	e7f9      	b.n	800de94 <memset+0x4>

0800dea0 <strncmp>:
 800dea0:	b510      	push	{r4, lr}
 800dea2:	b16a      	cbz	r2, 800dec0 <strncmp+0x20>
 800dea4:	3901      	subs	r1, #1
 800dea6:	1884      	adds	r4, r0, r2
 800dea8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800deac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d103      	bne.n	800debc <strncmp+0x1c>
 800deb4:	42a0      	cmp	r0, r4
 800deb6:	d001      	beq.n	800debc <strncmp+0x1c>
 800deb8:	2a00      	cmp	r2, #0
 800deba:	d1f5      	bne.n	800dea8 <strncmp+0x8>
 800debc:	1ad0      	subs	r0, r2, r3
 800debe:	bd10      	pop	{r4, pc}
 800dec0:	4610      	mov	r0, r2
 800dec2:	e7fc      	b.n	800debe <strncmp+0x1e>

0800dec4 <_localeconv_r>:
 800dec4:	4800      	ldr	r0, [pc, #0]	@ (800dec8 <_localeconv_r+0x4>)
 800dec6:	4770      	bx	lr
 800dec8:	20000160 	.word	0x20000160

0800decc <_close_r>:
 800decc:	b538      	push	{r3, r4, r5, lr}
 800dece:	4d06      	ldr	r5, [pc, #24]	@ (800dee8 <_close_r+0x1c>)
 800ded0:	2300      	movs	r3, #0
 800ded2:	4604      	mov	r4, r0
 800ded4:	4608      	mov	r0, r1
 800ded6:	602b      	str	r3, [r5, #0]
 800ded8:	f7f5 fd62 	bl	80039a0 <_close>
 800dedc:	1c43      	adds	r3, r0, #1
 800dede:	d102      	bne.n	800dee6 <_close_r+0x1a>
 800dee0:	682b      	ldr	r3, [r5, #0]
 800dee2:	b103      	cbz	r3, 800dee6 <_close_r+0x1a>
 800dee4:	6023      	str	r3, [r4, #0]
 800dee6:	bd38      	pop	{r3, r4, r5, pc}
 800dee8:	20006480 	.word	0x20006480

0800deec <_lseek_r>:
 800deec:	b538      	push	{r3, r4, r5, lr}
 800deee:	4d07      	ldr	r5, [pc, #28]	@ (800df0c <_lseek_r+0x20>)
 800def0:	4604      	mov	r4, r0
 800def2:	4608      	mov	r0, r1
 800def4:	4611      	mov	r1, r2
 800def6:	2200      	movs	r2, #0
 800def8:	602a      	str	r2, [r5, #0]
 800defa:	461a      	mov	r2, r3
 800defc:	f7f5 fd77 	bl	80039ee <_lseek>
 800df00:	1c43      	adds	r3, r0, #1
 800df02:	d102      	bne.n	800df0a <_lseek_r+0x1e>
 800df04:	682b      	ldr	r3, [r5, #0]
 800df06:	b103      	cbz	r3, 800df0a <_lseek_r+0x1e>
 800df08:	6023      	str	r3, [r4, #0]
 800df0a:	bd38      	pop	{r3, r4, r5, pc}
 800df0c:	20006480 	.word	0x20006480

0800df10 <_read_r>:
 800df10:	b538      	push	{r3, r4, r5, lr}
 800df12:	4d07      	ldr	r5, [pc, #28]	@ (800df30 <_read_r+0x20>)
 800df14:	4604      	mov	r4, r0
 800df16:	4608      	mov	r0, r1
 800df18:	4611      	mov	r1, r2
 800df1a:	2200      	movs	r2, #0
 800df1c:	602a      	str	r2, [r5, #0]
 800df1e:	461a      	mov	r2, r3
 800df20:	f7f5 fd21 	bl	8003966 <_read>
 800df24:	1c43      	adds	r3, r0, #1
 800df26:	d102      	bne.n	800df2e <_read_r+0x1e>
 800df28:	682b      	ldr	r3, [r5, #0]
 800df2a:	b103      	cbz	r3, 800df2e <_read_r+0x1e>
 800df2c:	6023      	str	r3, [r4, #0]
 800df2e:	bd38      	pop	{r3, r4, r5, pc}
 800df30:	20006480 	.word	0x20006480

0800df34 <_sbrk_r>:
 800df34:	b538      	push	{r3, r4, r5, lr}
 800df36:	4d06      	ldr	r5, [pc, #24]	@ (800df50 <_sbrk_r+0x1c>)
 800df38:	2300      	movs	r3, #0
 800df3a:	4604      	mov	r4, r0
 800df3c:	4608      	mov	r0, r1
 800df3e:	602b      	str	r3, [r5, #0]
 800df40:	f7f5 fd62 	bl	8003a08 <_sbrk>
 800df44:	1c43      	adds	r3, r0, #1
 800df46:	d102      	bne.n	800df4e <_sbrk_r+0x1a>
 800df48:	682b      	ldr	r3, [r5, #0]
 800df4a:	b103      	cbz	r3, 800df4e <_sbrk_r+0x1a>
 800df4c:	6023      	str	r3, [r4, #0]
 800df4e:	bd38      	pop	{r3, r4, r5, pc}
 800df50:	20006480 	.word	0x20006480

0800df54 <_write_r>:
 800df54:	b538      	push	{r3, r4, r5, lr}
 800df56:	4d07      	ldr	r5, [pc, #28]	@ (800df74 <_write_r+0x20>)
 800df58:	4604      	mov	r4, r0
 800df5a:	4608      	mov	r0, r1
 800df5c:	4611      	mov	r1, r2
 800df5e:	2200      	movs	r2, #0
 800df60:	602a      	str	r2, [r5, #0]
 800df62:	461a      	mov	r2, r3
 800df64:	f7f3 fd7a 	bl	8001a5c <_write>
 800df68:	1c43      	adds	r3, r0, #1
 800df6a:	d102      	bne.n	800df72 <_write_r+0x1e>
 800df6c:	682b      	ldr	r3, [r5, #0]
 800df6e:	b103      	cbz	r3, 800df72 <_write_r+0x1e>
 800df70:	6023      	str	r3, [r4, #0]
 800df72:	bd38      	pop	{r3, r4, r5, pc}
 800df74:	20006480 	.word	0x20006480

0800df78 <__errno>:
 800df78:	4b01      	ldr	r3, [pc, #4]	@ (800df80 <__errno+0x8>)
 800df7a:	6818      	ldr	r0, [r3, #0]
 800df7c:	4770      	bx	lr
 800df7e:	bf00      	nop
 800df80:	20000020 	.word	0x20000020

0800df84 <__libc_init_array>:
 800df84:	b570      	push	{r4, r5, r6, lr}
 800df86:	4d0d      	ldr	r5, [pc, #52]	@ (800dfbc <__libc_init_array+0x38>)
 800df88:	4c0d      	ldr	r4, [pc, #52]	@ (800dfc0 <__libc_init_array+0x3c>)
 800df8a:	1b64      	subs	r4, r4, r5
 800df8c:	10a4      	asrs	r4, r4, #2
 800df8e:	2600      	movs	r6, #0
 800df90:	42a6      	cmp	r6, r4
 800df92:	d109      	bne.n	800dfa8 <__libc_init_array+0x24>
 800df94:	4d0b      	ldr	r5, [pc, #44]	@ (800dfc4 <__libc_init_array+0x40>)
 800df96:	4c0c      	ldr	r4, [pc, #48]	@ (800dfc8 <__libc_init_array+0x44>)
 800df98:	f004 f84e 	bl	8012038 <_init>
 800df9c:	1b64      	subs	r4, r4, r5
 800df9e:	10a4      	asrs	r4, r4, #2
 800dfa0:	2600      	movs	r6, #0
 800dfa2:	42a6      	cmp	r6, r4
 800dfa4:	d105      	bne.n	800dfb2 <__libc_init_array+0x2e>
 800dfa6:	bd70      	pop	{r4, r5, r6, pc}
 800dfa8:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfac:	4798      	blx	r3
 800dfae:	3601      	adds	r6, #1
 800dfb0:	e7ee      	b.n	800df90 <__libc_init_array+0xc>
 800dfb2:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfb6:	4798      	blx	r3
 800dfb8:	3601      	adds	r6, #1
 800dfba:	e7f2      	b.n	800dfa2 <__libc_init_array+0x1e>
 800dfbc:	08012f30 	.word	0x08012f30
 800dfc0:	08012f30 	.word	0x08012f30
 800dfc4:	08012f30 	.word	0x08012f30
 800dfc8:	08012f34 	.word	0x08012f34

0800dfcc <__retarget_lock_init_recursive>:
 800dfcc:	4770      	bx	lr

0800dfce <__retarget_lock_acquire_recursive>:
 800dfce:	4770      	bx	lr

0800dfd0 <__retarget_lock_release_recursive>:
 800dfd0:	4770      	bx	lr
	...

0800dfd4 <nanf>:
 800dfd4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800dfdc <nanf+0x8>
 800dfd8:	4770      	bx	lr
 800dfda:	bf00      	nop
 800dfdc:	7fc00000 	.word	0x7fc00000

0800dfe0 <copysignf>:
 800dfe0:	ee10 2a10 	vmov	r2, s0
 800dfe4:	ee10 3a90 	vmov	r3, s1
 800dfe8:	f362 031e 	bfi	r3, r2, #0, #31
 800dfec:	ee00 3a90 	vmov	s1, r3
 800dff0:	eeb0 0a60 	vmov.f32	s0, s1
 800dff4:	4770      	bx	lr
	...

0800dff8 <__assert_func>:
 800dff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dffa:	4614      	mov	r4, r2
 800dffc:	461a      	mov	r2, r3
 800dffe:	4b09      	ldr	r3, [pc, #36]	@ (800e024 <__assert_func+0x2c>)
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	4605      	mov	r5, r0
 800e004:	68d8      	ldr	r0, [r3, #12]
 800e006:	b14c      	cbz	r4, 800e01c <__assert_func+0x24>
 800e008:	4b07      	ldr	r3, [pc, #28]	@ (800e028 <__assert_func+0x30>)
 800e00a:	9100      	str	r1, [sp, #0]
 800e00c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e010:	4906      	ldr	r1, [pc, #24]	@ (800e02c <__assert_func+0x34>)
 800e012:	462b      	mov	r3, r5
 800e014:	f002 ffca 	bl	8010fac <fiprintf>
 800e018:	f003 f902 	bl	8011220 <abort>
 800e01c:	4b04      	ldr	r3, [pc, #16]	@ (800e030 <__assert_func+0x38>)
 800e01e:	461c      	mov	r4, r3
 800e020:	e7f3      	b.n	800e00a <__assert_func+0x12>
 800e022:	bf00      	nop
 800e024:	20000020 	.word	0x20000020
 800e028:	08012bec 	.word	0x08012bec
 800e02c:	08012bf9 	.word	0x08012bf9
 800e030:	08012c27 	.word	0x08012c27

0800e034 <quorem>:
 800e034:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e038:	6903      	ldr	r3, [r0, #16]
 800e03a:	690c      	ldr	r4, [r1, #16]
 800e03c:	42a3      	cmp	r3, r4
 800e03e:	4607      	mov	r7, r0
 800e040:	db7e      	blt.n	800e140 <quorem+0x10c>
 800e042:	3c01      	subs	r4, #1
 800e044:	f101 0814 	add.w	r8, r1, #20
 800e048:	00a3      	lsls	r3, r4, #2
 800e04a:	f100 0514 	add.w	r5, r0, #20
 800e04e:	9300      	str	r3, [sp, #0]
 800e050:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e054:	9301      	str	r3, [sp, #4]
 800e056:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e05a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e05e:	3301      	adds	r3, #1
 800e060:	429a      	cmp	r2, r3
 800e062:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e066:	fbb2 f6f3 	udiv	r6, r2, r3
 800e06a:	d32e      	bcc.n	800e0ca <quorem+0x96>
 800e06c:	f04f 0a00 	mov.w	sl, #0
 800e070:	46c4      	mov	ip, r8
 800e072:	46ae      	mov	lr, r5
 800e074:	46d3      	mov	fp, sl
 800e076:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e07a:	b298      	uxth	r0, r3
 800e07c:	fb06 a000 	mla	r0, r6, r0, sl
 800e080:	0c02      	lsrs	r2, r0, #16
 800e082:	0c1b      	lsrs	r3, r3, #16
 800e084:	fb06 2303 	mla	r3, r6, r3, r2
 800e088:	f8de 2000 	ldr.w	r2, [lr]
 800e08c:	b280      	uxth	r0, r0
 800e08e:	b292      	uxth	r2, r2
 800e090:	1a12      	subs	r2, r2, r0
 800e092:	445a      	add	r2, fp
 800e094:	f8de 0000 	ldr.w	r0, [lr]
 800e098:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e09c:	b29b      	uxth	r3, r3
 800e09e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e0a2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e0a6:	b292      	uxth	r2, r2
 800e0a8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e0ac:	45e1      	cmp	r9, ip
 800e0ae:	f84e 2b04 	str.w	r2, [lr], #4
 800e0b2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e0b6:	d2de      	bcs.n	800e076 <quorem+0x42>
 800e0b8:	9b00      	ldr	r3, [sp, #0]
 800e0ba:	58eb      	ldr	r3, [r5, r3]
 800e0bc:	b92b      	cbnz	r3, 800e0ca <quorem+0x96>
 800e0be:	9b01      	ldr	r3, [sp, #4]
 800e0c0:	3b04      	subs	r3, #4
 800e0c2:	429d      	cmp	r5, r3
 800e0c4:	461a      	mov	r2, r3
 800e0c6:	d32f      	bcc.n	800e128 <quorem+0xf4>
 800e0c8:	613c      	str	r4, [r7, #16]
 800e0ca:	4638      	mov	r0, r7
 800e0cc:	f001 f912 	bl	800f2f4 <__mcmp>
 800e0d0:	2800      	cmp	r0, #0
 800e0d2:	db25      	blt.n	800e120 <quorem+0xec>
 800e0d4:	4629      	mov	r1, r5
 800e0d6:	2000      	movs	r0, #0
 800e0d8:	f858 2b04 	ldr.w	r2, [r8], #4
 800e0dc:	f8d1 c000 	ldr.w	ip, [r1]
 800e0e0:	fa1f fe82 	uxth.w	lr, r2
 800e0e4:	fa1f f38c 	uxth.w	r3, ip
 800e0e8:	eba3 030e 	sub.w	r3, r3, lr
 800e0ec:	4403      	add	r3, r0
 800e0ee:	0c12      	lsrs	r2, r2, #16
 800e0f0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e0f4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e0f8:	b29b      	uxth	r3, r3
 800e0fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e0fe:	45c1      	cmp	r9, r8
 800e100:	f841 3b04 	str.w	r3, [r1], #4
 800e104:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e108:	d2e6      	bcs.n	800e0d8 <quorem+0xa4>
 800e10a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e10e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e112:	b922      	cbnz	r2, 800e11e <quorem+0xea>
 800e114:	3b04      	subs	r3, #4
 800e116:	429d      	cmp	r5, r3
 800e118:	461a      	mov	r2, r3
 800e11a:	d30b      	bcc.n	800e134 <quorem+0x100>
 800e11c:	613c      	str	r4, [r7, #16]
 800e11e:	3601      	adds	r6, #1
 800e120:	4630      	mov	r0, r6
 800e122:	b003      	add	sp, #12
 800e124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e128:	6812      	ldr	r2, [r2, #0]
 800e12a:	3b04      	subs	r3, #4
 800e12c:	2a00      	cmp	r2, #0
 800e12e:	d1cb      	bne.n	800e0c8 <quorem+0x94>
 800e130:	3c01      	subs	r4, #1
 800e132:	e7c6      	b.n	800e0c2 <quorem+0x8e>
 800e134:	6812      	ldr	r2, [r2, #0]
 800e136:	3b04      	subs	r3, #4
 800e138:	2a00      	cmp	r2, #0
 800e13a:	d1ef      	bne.n	800e11c <quorem+0xe8>
 800e13c:	3c01      	subs	r4, #1
 800e13e:	e7ea      	b.n	800e116 <quorem+0xe2>
 800e140:	2000      	movs	r0, #0
 800e142:	e7ee      	b.n	800e122 <quorem+0xee>
 800e144:	0000      	movs	r0, r0
	...

0800e148 <_dtoa_r>:
 800e148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e14c:	69c7      	ldr	r7, [r0, #28]
 800e14e:	b097      	sub	sp, #92	@ 0x5c
 800e150:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e154:	ec55 4b10 	vmov	r4, r5, d0
 800e158:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e15a:	9107      	str	r1, [sp, #28]
 800e15c:	4681      	mov	r9, r0
 800e15e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e160:	9311      	str	r3, [sp, #68]	@ 0x44
 800e162:	b97f      	cbnz	r7, 800e184 <_dtoa_r+0x3c>
 800e164:	2010      	movs	r0, #16
 800e166:	f7fe fc9b 	bl	800caa0 <malloc>
 800e16a:	4602      	mov	r2, r0
 800e16c:	f8c9 001c 	str.w	r0, [r9, #28]
 800e170:	b920      	cbnz	r0, 800e17c <_dtoa_r+0x34>
 800e172:	4ba9      	ldr	r3, [pc, #676]	@ (800e418 <_dtoa_r+0x2d0>)
 800e174:	21ef      	movs	r1, #239	@ 0xef
 800e176:	48a9      	ldr	r0, [pc, #676]	@ (800e41c <_dtoa_r+0x2d4>)
 800e178:	f7ff ff3e 	bl	800dff8 <__assert_func>
 800e17c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e180:	6007      	str	r7, [r0, #0]
 800e182:	60c7      	str	r7, [r0, #12]
 800e184:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e188:	6819      	ldr	r1, [r3, #0]
 800e18a:	b159      	cbz	r1, 800e1a4 <_dtoa_r+0x5c>
 800e18c:	685a      	ldr	r2, [r3, #4]
 800e18e:	604a      	str	r2, [r1, #4]
 800e190:	2301      	movs	r3, #1
 800e192:	4093      	lsls	r3, r2
 800e194:	608b      	str	r3, [r1, #8]
 800e196:	4648      	mov	r0, r9
 800e198:	f000 fe30 	bl	800edfc <_Bfree>
 800e19c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e1a0:	2200      	movs	r2, #0
 800e1a2:	601a      	str	r2, [r3, #0]
 800e1a4:	1e2b      	subs	r3, r5, #0
 800e1a6:	bfb9      	ittee	lt
 800e1a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e1ac:	9305      	strlt	r3, [sp, #20]
 800e1ae:	2300      	movge	r3, #0
 800e1b0:	6033      	strge	r3, [r6, #0]
 800e1b2:	9f05      	ldr	r7, [sp, #20]
 800e1b4:	4b9a      	ldr	r3, [pc, #616]	@ (800e420 <_dtoa_r+0x2d8>)
 800e1b6:	bfbc      	itt	lt
 800e1b8:	2201      	movlt	r2, #1
 800e1ba:	6032      	strlt	r2, [r6, #0]
 800e1bc:	43bb      	bics	r3, r7
 800e1be:	d112      	bne.n	800e1e6 <_dtoa_r+0x9e>
 800e1c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e1c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e1c6:	6013      	str	r3, [r2, #0]
 800e1c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e1cc:	4323      	orrs	r3, r4
 800e1ce:	f000 855a 	beq.w	800ec86 <_dtoa_r+0xb3e>
 800e1d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e1d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e434 <_dtoa_r+0x2ec>
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	f000 855c 	beq.w	800ec96 <_dtoa_r+0xb4e>
 800e1de:	f10a 0303 	add.w	r3, sl, #3
 800e1e2:	f000 bd56 	b.w	800ec92 <_dtoa_r+0xb4a>
 800e1e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	ec51 0b17 	vmov	r0, r1, d7
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e1f6:	f7f2 fc8f 	bl	8000b18 <__aeabi_dcmpeq>
 800e1fa:	4680      	mov	r8, r0
 800e1fc:	b158      	cbz	r0, 800e216 <_dtoa_r+0xce>
 800e1fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e200:	2301      	movs	r3, #1
 800e202:	6013      	str	r3, [r2, #0]
 800e204:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e206:	b113      	cbz	r3, 800e20e <_dtoa_r+0xc6>
 800e208:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e20a:	4b86      	ldr	r3, [pc, #536]	@ (800e424 <_dtoa_r+0x2dc>)
 800e20c:	6013      	str	r3, [r2, #0]
 800e20e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e438 <_dtoa_r+0x2f0>
 800e212:	f000 bd40 	b.w	800ec96 <_dtoa_r+0xb4e>
 800e216:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e21a:	aa14      	add	r2, sp, #80	@ 0x50
 800e21c:	a915      	add	r1, sp, #84	@ 0x54
 800e21e:	4648      	mov	r0, r9
 800e220:	f001 f988 	bl	800f534 <__d2b>
 800e224:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e228:	9002      	str	r0, [sp, #8]
 800e22a:	2e00      	cmp	r6, #0
 800e22c:	d078      	beq.n	800e320 <_dtoa_r+0x1d8>
 800e22e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e230:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e23c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e240:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e244:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e248:	4619      	mov	r1, r3
 800e24a:	2200      	movs	r2, #0
 800e24c:	4b76      	ldr	r3, [pc, #472]	@ (800e428 <_dtoa_r+0x2e0>)
 800e24e:	f7f2 f843 	bl	80002d8 <__aeabi_dsub>
 800e252:	a36b      	add	r3, pc, #428	@ (adr r3, 800e400 <_dtoa_r+0x2b8>)
 800e254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e258:	f7f2 f9f6 	bl	8000648 <__aeabi_dmul>
 800e25c:	a36a      	add	r3, pc, #424	@ (adr r3, 800e408 <_dtoa_r+0x2c0>)
 800e25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e262:	f7f2 f83b 	bl	80002dc <__adddf3>
 800e266:	4604      	mov	r4, r0
 800e268:	4630      	mov	r0, r6
 800e26a:	460d      	mov	r5, r1
 800e26c:	f7f2 f982 	bl	8000574 <__aeabi_i2d>
 800e270:	a367      	add	r3, pc, #412	@ (adr r3, 800e410 <_dtoa_r+0x2c8>)
 800e272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e276:	f7f2 f9e7 	bl	8000648 <__aeabi_dmul>
 800e27a:	4602      	mov	r2, r0
 800e27c:	460b      	mov	r3, r1
 800e27e:	4620      	mov	r0, r4
 800e280:	4629      	mov	r1, r5
 800e282:	f7f2 f82b 	bl	80002dc <__adddf3>
 800e286:	4604      	mov	r4, r0
 800e288:	460d      	mov	r5, r1
 800e28a:	f7f2 fc8d 	bl	8000ba8 <__aeabi_d2iz>
 800e28e:	2200      	movs	r2, #0
 800e290:	4607      	mov	r7, r0
 800e292:	2300      	movs	r3, #0
 800e294:	4620      	mov	r0, r4
 800e296:	4629      	mov	r1, r5
 800e298:	f7f2 fc48 	bl	8000b2c <__aeabi_dcmplt>
 800e29c:	b140      	cbz	r0, 800e2b0 <_dtoa_r+0x168>
 800e29e:	4638      	mov	r0, r7
 800e2a0:	f7f2 f968 	bl	8000574 <__aeabi_i2d>
 800e2a4:	4622      	mov	r2, r4
 800e2a6:	462b      	mov	r3, r5
 800e2a8:	f7f2 fc36 	bl	8000b18 <__aeabi_dcmpeq>
 800e2ac:	b900      	cbnz	r0, 800e2b0 <_dtoa_r+0x168>
 800e2ae:	3f01      	subs	r7, #1
 800e2b0:	2f16      	cmp	r7, #22
 800e2b2:	d852      	bhi.n	800e35a <_dtoa_r+0x212>
 800e2b4:	4b5d      	ldr	r3, [pc, #372]	@ (800e42c <_dtoa_r+0x2e4>)
 800e2b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e2c2:	f7f2 fc33 	bl	8000b2c <__aeabi_dcmplt>
 800e2c6:	2800      	cmp	r0, #0
 800e2c8:	d049      	beq.n	800e35e <_dtoa_r+0x216>
 800e2ca:	3f01      	subs	r7, #1
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	9310      	str	r3, [sp, #64]	@ 0x40
 800e2d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e2d2:	1b9b      	subs	r3, r3, r6
 800e2d4:	1e5a      	subs	r2, r3, #1
 800e2d6:	bf45      	ittet	mi
 800e2d8:	f1c3 0301 	rsbmi	r3, r3, #1
 800e2dc:	9300      	strmi	r3, [sp, #0]
 800e2de:	2300      	movpl	r3, #0
 800e2e0:	2300      	movmi	r3, #0
 800e2e2:	9206      	str	r2, [sp, #24]
 800e2e4:	bf54      	ite	pl
 800e2e6:	9300      	strpl	r3, [sp, #0]
 800e2e8:	9306      	strmi	r3, [sp, #24]
 800e2ea:	2f00      	cmp	r7, #0
 800e2ec:	db39      	blt.n	800e362 <_dtoa_r+0x21a>
 800e2ee:	9b06      	ldr	r3, [sp, #24]
 800e2f0:	970d      	str	r7, [sp, #52]	@ 0x34
 800e2f2:	443b      	add	r3, r7
 800e2f4:	9306      	str	r3, [sp, #24]
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	9308      	str	r3, [sp, #32]
 800e2fa:	9b07      	ldr	r3, [sp, #28]
 800e2fc:	2b09      	cmp	r3, #9
 800e2fe:	d863      	bhi.n	800e3c8 <_dtoa_r+0x280>
 800e300:	2b05      	cmp	r3, #5
 800e302:	bfc4      	itt	gt
 800e304:	3b04      	subgt	r3, #4
 800e306:	9307      	strgt	r3, [sp, #28]
 800e308:	9b07      	ldr	r3, [sp, #28]
 800e30a:	f1a3 0302 	sub.w	r3, r3, #2
 800e30e:	bfcc      	ite	gt
 800e310:	2400      	movgt	r4, #0
 800e312:	2401      	movle	r4, #1
 800e314:	2b03      	cmp	r3, #3
 800e316:	d863      	bhi.n	800e3e0 <_dtoa_r+0x298>
 800e318:	e8df f003 	tbb	[pc, r3]
 800e31c:	2b375452 	.word	0x2b375452
 800e320:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e324:	441e      	add	r6, r3
 800e326:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e32a:	2b20      	cmp	r3, #32
 800e32c:	bfc1      	itttt	gt
 800e32e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e332:	409f      	lslgt	r7, r3
 800e334:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e338:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e33c:	bfd6      	itet	le
 800e33e:	f1c3 0320 	rsble	r3, r3, #32
 800e342:	ea47 0003 	orrgt.w	r0, r7, r3
 800e346:	fa04 f003 	lslle.w	r0, r4, r3
 800e34a:	f7f2 f903 	bl	8000554 <__aeabi_ui2d>
 800e34e:	2201      	movs	r2, #1
 800e350:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e354:	3e01      	subs	r6, #1
 800e356:	9212      	str	r2, [sp, #72]	@ 0x48
 800e358:	e776      	b.n	800e248 <_dtoa_r+0x100>
 800e35a:	2301      	movs	r3, #1
 800e35c:	e7b7      	b.n	800e2ce <_dtoa_r+0x186>
 800e35e:	9010      	str	r0, [sp, #64]	@ 0x40
 800e360:	e7b6      	b.n	800e2d0 <_dtoa_r+0x188>
 800e362:	9b00      	ldr	r3, [sp, #0]
 800e364:	1bdb      	subs	r3, r3, r7
 800e366:	9300      	str	r3, [sp, #0]
 800e368:	427b      	negs	r3, r7
 800e36a:	9308      	str	r3, [sp, #32]
 800e36c:	2300      	movs	r3, #0
 800e36e:	930d      	str	r3, [sp, #52]	@ 0x34
 800e370:	e7c3      	b.n	800e2fa <_dtoa_r+0x1b2>
 800e372:	2301      	movs	r3, #1
 800e374:	9309      	str	r3, [sp, #36]	@ 0x24
 800e376:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e378:	eb07 0b03 	add.w	fp, r7, r3
 800e37c:	f10b 0301 	add.w	r3, fp, #1
 800e380:	2b01      	cmp	r3, #1
 800e382:	9303      	str	r3, [sp, #12]
 800e384:	bfb8      	it	lt
 800e386:	2301      	movlt	r3, #1
 800e388:	e006      	b.n	800e398 <_dtoa_r+0x250>
 800e38a:	2301      	movs	r3, #1
 800e38c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e38e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e390:	2b00      	cmp	r3, #0
 800e392:	dd28      	ble.n	800e3e6 <_dtoa_r+0x29e>
 800e394:	469b      	mov	fp, r3
 800e396:	9303      	str	r3, [sp, #12]
 800e398:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e39c:	2100      	movs	r1, #0
 800e39e:	2204      	movs	r2, #4
 800e3a0:	f102 0514 	add.w	r5, r2, #20
 800e3a4:	429d      	cmp	r5, r3
 800e3a6:	d926      	bls.n	800e3f6 <_dtoa_r+0x2ae>
 800e3a8:	6041      	str	r1, [r0, #4]
 800e3aa:	4648      	mov	r0, r9
 800e3ac:	f000 fce6 	bl	800ed7c <_Balloc>
 800e3b0:	4682      	mov	sl, r0
 800e3b2:	2800      	cmp	r0, #0
 800e3b4:	d142      	bne.n	800e43c <_dtoa_r+0x2f4>
 800e3b6:	4b1e      	ldr	r3, [pc, #120]	@ (800e430 <_dtoa_r+0x2e8>)
 800e3b8:	4602      	mov	r2, r0
 800e3ba:	f240 11af 	movw	r1, #431	@ 0x1af
 800e3be:	e6da      	b.n	800e176 <_dtoa_r+0x2e>
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	e7e3      	b.n	800e38c <_dtoa_r+0x244>
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	e7d5      	b.n	800e374 <_dtoa_r+0x22c>
 800e3c8:	2401      	movs	r4, #1
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	9307      	str	r3, [sp, #28]
 800e3ce:	9409      	str	r4, [sp, #36]	@ 0x24
 800e3d0:	f04f 3bff 	mov.w	fp, #4294967295
 800e3d4:	2200      	movs	r2, #0
 800e3d6:	f8cd b00c 	str.w	fp, [sp, #12]
 800e3da:	2312      	movs	r3, #18
 800e3dc:	920c      	str	r2, [sp, #48]	@ 0x30
 800e3de:	e7db      	b.n	800e398 <_dtoa_r+0x250>
 800e3e0:	2301      	movs	r3, #1
 800e3e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3e4:	e7f4      	b.n	800e3d0 <_dtoa_r+0x288>
 800e3e6:	f04f 0b01 	mov.w	fp, #1
 800e3ea:	f8cd b00c 	str.w	fp, [sp, #12]
 800e3ee:	465b      	mov	r3, fp
 800e3f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e3f4:	e7d0      	b.n	800e398 <_dtoa_r+0x250>
 800e3f6:	3101      	adds	r1, #1
 800e3f8:	0052      	lsls	r2, r2, #1
 800e3fa:	e7d1      	b.n	800e3a0 <_dtoa_r+0x258>
 800e3fc:	f3af 8000 	nop.w
 800e400:	636f4361 	.word	0x636f4361
 800e404:	3fd287a7 	.word	0x3fd287a7
 800e408:	8b60c8b3 	.word	0x8b60c8b3
 800e40c:	3fc68a28 	.word	0x3fc68a28
 800e410:	509f79fb 	.word	0x509f79fb
 800e414:	3fd34413 	.word	0x3fd34413
 800e418:	08012c35 	.word	0x08012c35
 800e41c:	08012c4c 	.word	0x08012c4c
 800e420:	7ff00000 	.word	0x7ff00000
 800e424:	08012d38 	.word	0x08012d38
 800e428:	3ff80000 	.word	0x3ff80000
 800e42c:	08012dd8 	.word	0x08012dd8
 800e430:	08012ca4 	.word	0x08012ca4
 800e434:	08012c31 	.word	0x08012c31
 800e438:	08012d37 	.word	0x08012d37
 800e43c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e440:	6018      	str	r0, [r3, #0]
 800e442:	9b03      	ldr	r3, [sp, #12]
 800e444:	2b0e      	cmp	r3, #14
 800e446:	f200 80a1 	bhi.w	800e58c <_dtoa_r+0x444>
 800e44a:	2c00      	cmp	r4, #0
 800e44c:	f000 809e 	beq.w	800e58c <_dtoa_r+0x444>
 800e450:	2f00      	cmp	r7, #0
 800e452:	dd33      	ble.n	800e4bc <_dtoa_r+0x374>
 800e454:	4b9c      	ldr	r3, [pc, #624]	@ (800e6c8 <_dtoa_r+0x580>)
 800e456:	f007 020f 	and.w	r2, r7, #15
 800e45a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e45e:	ed93 7b00 	vldr	d7, [r3]
 800e462:	05f8      	lsls	r0, r7, #23
 800e464:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e468:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e46c:	d516      	bpl.n	800e49c <_dtoa_r+0x354>
 800e46e:	4b97      	ldr	r3, [pc, #604]	@ (800e6cc <_dtoa_r+0x584>)
 800e470:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e474:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e478:	f7f2 fa10 	bl	800089c <__aeabi_ddiv>
 800e47c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e480:	f004 040f 	and.w	r4, r4, #15
 800e484:	2603      	movs	r6, #3
 800e486:	4d91      	ldr	r5, [pc, #580]	@ (800e6cc <_dtoa_r+0x584>)
 800e488:	b954      	cbnz	r4, 800e4a0 <_dtoa_r+0x358>
 800e48a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e48e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e492:	f7f2 fa03 	bl	800089c <__aeabi_ddiv>
 800e496:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e49a:	e028      	b.n	800e4ee <_dtoa_r+0x3a6>
 800e49c:	2602      	movs	r6, #2
 800e49e:	e7f2      	b.n	800e486 <_dtoa_r+0x33e>
 800e4a0:	07e1      	lsls	r1, r4, #31
 800e4a2:	d508      	bpl.n	800e4b6 <_dtoa_r+0x36e>
 800e4a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e4a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e4ac:	f7f2 f8cc 	bl	8000648 <__aeabi_dmul>
 800e4b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e4b4:	3601      	adds	r6, #1
 800e4b6:	1064      	asrs	r4, r4, #1
 800e4b8:	3508      	adds	r5, #8
 800e4ba:	e7e5      	b.n	800e488 <_dtoa_r+0x340>
 800e4bc:	f000 80af 	beq.w	800e61e <_dtoa_r+0x4d6>
 800e4c0:	427c      	negs	r4, r7
 800e4c2:	4b81      	ldr	r3, [pc, #516]	@ (800e6c8 <_dtoa_r+0x580>)
 800e4c4:	4d81      	ldr	r5, [pc, #516]	@ (800e6cc <_dtoa_r+0x584>)
 800e4c6:	f004 020f 	and.w	r2, r4, #15
 800e4ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e4d6:	f7f2 f8b7 	bl	8000648 <__aeabi_dmul>
 800e4da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e4de:	1124      	asrs	r4, r4, #4
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	2602      	movs	r6, #2
 800e4e4:	2c00      	cmp	r4, #0
 800e4e6:	f040 808f 	bne.w	800e608 <_dtoa_r+0x4c0>
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d1d3      	bne.n	800e496 <_dtoa_r+0x34e>
 800e4ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e4f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	f000 8094 	beq.w	800e622 <_dtoa_r+0x4da>
 800e4fa:	4b75      	ldr	r3, [pc, #468]	@ (800e6d0 <_dtoa_r+0x588>)
 800e4fc:	2200      	movs	r2, #0
 800e4fe:	4620      	mov	r0, r4
 800e500:	4629      	mov	r1, r5
 800e502:	f7f2 fb13 	bl	8000b2c <__aeabi_dcmplt>
 800e506:	2800      	cmp	r0, #0
 800e508:	f000 808b 	beq.w	800e622 <_dtoa_r+0x4da>
 800e50c:	9b03      	ldr	r3, [sp, #12]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	f000 8087 	beq.w	800e622 <_dtoa_r+0x4da>
 800e514:	f1bb 0f00 	cmp.w	fp, #0
 800e518:	dd34      	ble.n	800e584 <_dtoa_r+0x43c>
 800e51a:	4620      	mov	r0, r4
 800e51c:	4b6d      	ldr	r3, [pc, #436]	@ (800e6d4 <_dtoa_r+0x58c>)
 800e51e:	2200      	movs	r2, #0
 800e520:	4629      	mov	r1, r5
 800e522:	f7f2 f891 	bl	8000648 <__aeabi_dmul>
 800e526:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e52a:	f107 38ff 	add.w	r8, r7, #4294967295
 800e52e:	3601      	adds	r6, #1
 800e530:	465c      	mov	r4, fp
 800e532:	4630      	mov	r0, r6
 800e534:	f7f2 f81e 	bl	8000574 <__aeabi_i2d>
 800e538:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e53c:	f7f2 f884 	bl	8000648 <__aeabi_dmul>
 800e540:	4b65      	ldr	r3, [pc, #404]	@ (800e6d8 <_dtoa_r+0x590>)
 800e542:	2200      	movs	r2, #0
 800e544:	f7f1 feca 	bl	80002dc <__adddf3>
 800e548:	4605      	mov	r5, r0
 800e54a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e54e:	2c00      	cmp	r4, #0
 800e550:	d16a      	bne.n	800e628 <_dtoa_r+0x4e0>
 800e552:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e556:	4b61      	ldr	r3, [pc, #388]	@ (800e6dc <_dtoa_r+0x594>)
 800e558:	2200      	movs	r2, #0
 800e55a:	f7f1 febd 	bl	80002d8 <__aeabi_dsub>
 800e55e:	4602      	mov	r2, r0
 800e560:	460b      	mov	r3, r1
 800e562:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e566:	462a      	mov	r2, r5
 800e568:	4633      	mov	r3, r6
 800e56a:	f7f2 fafd 	bl	8000b68 <__aeabi_dcmpgt>
 800e56e:	2800      	cmp	r0, #0
 800e570:	f040 8298 	bne.w	800eaa4 <_dtoa_r+0x95c>
 800e574:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e578:	462a      	mov	r2, r5
 800e57a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e57e:	f7f2 fad5 	bl	8000b2c <__aeabi_dcmplt>
 800e582:	bb38      	cbnz	r0, 800e5d4 <_dtoa_r+0x48c>
 800e584:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e588:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e58c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e58e:	2b00      	cmp	r3, #0
 800e590:	f2c0 8157 	blt.w	800e842 <_dtoa_r+0x6fa>
 800e594:	2f0e      	cmp	r7, #14
 800e596:	f300 8154 	bgt.w	800e842 <_dtoa_r+0x6fa>
 800e59a:	4b4b      	ldr	r3, [pc, #300]	@ (800e6c8 <_dtoa_r+0x580>)
 800e59c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e5a0:	ed93 7b00 	vldr	d7, [r3]
 800e5a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	ed8d 7b00 	vstr	d7, [sp]
 800e5ac:	f280 80e5 	bge.w	800e77a <_dtoa_r+0x632>
 800e5b0:	9b03      	ldr	r3, [sp, #12]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	f300 80e1 	bgt.w	800e77a <_dtoa_r+0x632>
 800e5b8:	d10c      	bne.n	800e5d4 <_dtoa_r+0x48c>
 800e5ba:	4b48      	ldr	r3, [pc, #288]	@ (800e6dc <_dtoa_r+0x594>)
 800e5bc:	2200      	movs	r2, #0
 800e5be:	ec51 0b17 	vmov	r0, r1, d7
 800e5c2:	f7f2 f841 	bl	8000648 <__aeabi_dmul>
 800e5c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e5ca:	f7f2 fac3 	bl	8000b54 <__aeabi_dcmpge>
 800e5ce:	2800      	cmp	r0, #0
 800e5d0:	f000 8266 	beq.w	800eaa0 <_dtoa_r+0x958>
 800e5d4:	2400      	movs	r4, #0
 800e5d6:	4625      	mov	r5, r4
 800e5d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e5da:	4656      	mov	r6, sl
 800e5dc:	ea6f 0803 	mvn.w	r8, r3
 800e5e0:	2700      	movs	r7, #0
 800e5e2:	4621      	mov	r1, r4
 800e5e4:	4648      	mov	r0, r9
 800e5e6:	f000 fc09 	bl	800edfc <_Bfree>
 800e5ea:	2d00      	cmp	r5, #0
 800e5ec:	f000 80bd 	beq.w	800e76a <_dtoa_r+0x622>
 800e5f0:	b12f      	cbz	r7, 800e5fe <_dtoa_r+0x4b6>
 800e5f2:	42af      	cmp	r7, r5
 800e5f4:	d003      	beq.n	800e5fe <_dtoa_r+0x4b6>
 800e5f6:	4639      	mov	r1, r7
 800e5f8:	4648      	mov	r0, r9
 800e5fa:	f000 fbff 	bl	800edfc <_Bfree>
 800e5fe:	4629      	mov	r1, r5
 800e600:	4648      	mov	r0, r9
 800e602:	f000 fbfb 	bl	800edfc <_Bfree>
 800e606:	e0b0      	b.n	800e76a <_dtoa_r+0x622>
 800e608:	07e2      	lsls	r2, r4, #31
 800e60a:	d505      	bpl.n	800e618 <_dtoa_r+0x4d0>
 800e60c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e610:	f7f2 f81a 	bl	8000648 <__aeabi_dmul>
 800e614:	3601      	adds	r6, #1
 800e616:	2301      	movs	r3, #1
 800e618:	1064      	asrs	r4, r4, #1
 800e61a:	3508      	adds	r5, #8
 800e61c:	e762      	b.n	800e4e4 <_dtoa_r+0x39c>
 800e61e:	2602      	movs	r6, #2
 800e620:	e765      	b.n	800e4ee <_dtoa_r+0x3a6>
 800e622:	9c03      	ldr	r4, [sp, #12]
 800e624:	46b8      	mov	r8, r7
 800e626:	e784      	b.n	800e532 <_dtoa_r+0x3ea>
 800e628:	4b27      	ldr	r3, [pc, #156]	@ (800e6c8 <_dtoa_r+0x580>)
 800e62a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e62c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e630:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e634:	4454      	add	r4, sl
 800e636:	2900      	cmp	r1, #0
 800e638:	d054      	beq.n	800e6e4 <_dtoa_r+0x59c>
 800e63a:	4929      	ldr	r1, [pc, #164]	@ (800e6e0 <_dtoa_r+0x598>)
 800e63c:	2000      	movs	r0, #0
 800e63e:	f7f2 f92d 	bl	800089c <__aeabi_ddiv>
 800e642:	4633      	mov	r3, r6
 800e644:	462a      	mov	r2, r5
 800e646:	f7f1 fe47 	bl	80002d8 <__aeabi_dsub>
 800e64a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e64e:	4656      	mov	r6, sl
 800e650:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e654:	f7f2 faa8 	bl	8000ba8 <__aeabi_d2iz>
 800e658:	4605      	mov	r5, r0
 800e65a:	f7f1 ff8b 	bl	8000574 <__aeabi_i2d>
 800e65e:	4602      	mov	r2, r0
 800e660:	460b      	mov	r3, r1
 800e662:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e666:	f7f1 fe37 	bl	80002d8 <__aeabi_dsub>
 800e66a:	3530      	adds	r5, #48	@ 0x30
 800e66c:	4602      	mov	r2, r0
 800e66e:	460b      	mov	r3, r1
 800e670:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e674:	f806 5b01 	strb.w	r5, [r6], #1
 800e678:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e67c:	f7f2 fa56 	bl	8000b2c <__aeabi_dcmplt>
 800e680:	2800      	cmp	r0, #0
 800e682:	d172      	bne.n	800e76a <_dtoa_r+0x622>
 800e684:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e688:	4911      	ldr	r1, [pc, #68]	@ (800e6d0 <_dtoa_r+0x588>)
 800e68a:	2000      	movs	r0, #0
 800e68c:	f7f1 fe24 	bl	80002d8 <__aeabi_dsub>
 800e690:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e694:	f7f2 fa4a 	bl	8000b2c <__aeabi_dcmplt>
 800e698:	2800      	cmp	r0, #0
 800e69a:	f040 80b4 	bne.w	800e806 <_dtoa_r+0x6be>
 800e69e:	42a6      	cmp	r6, r4
 800e6a0:	f43f af70 	beq.w	800e584 <_dtoa_r+0x43c>
 800e6a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e6a8:	4b0a      	ldr	r3, [pc, #40]	@ (800e6d4 <_dtoa_r+0x58c>)
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	f7f1 ffcc 	bl	8000648 <__aeabi_dmul>
 800e6b0:	4b08      	ldr	r3, [pc, #32]	@ (800e6d4 <_dtoa_r+0x58c>)
 800e6b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e6b6:	2200      	movs	r2, #0
 800e6b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e6bc:	f7f1 ffc4 	bl	8000648 <__aeabi_dmul>
 800e6c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e6c4:	e7c4      	b.n	800e650 <_dtoa_r+0x508>
 800e6c6:	bf00      	nop
 800e6c8:	08012dd8 	.word	0x08012dd8
 800e6cc:	08012db0 	.word	0x08012db0
 800e6d0:	3ff00000 	.word	0x3ff00000
 800e6d4:	40240000 	.word	0x40240000
 800e6d8:	401c0000 	.word	0x401c0000
 800e6dc:	40140000 	.word	0x40140000
 800e6e0:	3fe00000 	.word	0x3fe00000
 800e6e4:	4631      	mov	r1, r6
 800e6e6:	4628      	mov	r0, r5
 800e6e8:	f7f1 ffae 	bl	8000648 <__aeabi_dmul>
 800e6ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e6f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e6f2:	4656      	mov	r6, sl
 800e6f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e6f8:	f7f2 fa56 	bl	8000ba8 <__aeabi_d2iz>
 800e6fc:	4605      	mov	r5, r0
 800e6fe:	f7f1 ff39 	bl	8000574 <__aeabi_i2d>
 800e702:	4602      	mov	r2, r0
 800e704:	460b      	mov	r3, r1
 800e706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e70a:	f7f1 fde5 	bl	80002d8 <__aeabi_dsub>
 800e70e:	3530      	adds	r5, #48	@ 0x30
 800e710:	f806 5b01 	strb.w	r5, [r6], #1
 800e714:	4602      	mov	r2, r0
 800e716:	460b      	mov	r3, r1
 800e718:	42a6      	cmp	r6, r4
 800e71a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e71e:	f04f 0200 	mov.w	r2, #0
 800e722:	d124      	bne.n	800e76e <_dtoa_r+0x626>
 800e724:	4baf      	ldr	r3, [pc, #700]	@ (800e9e4 <_dtoa_r+0x89c>)
 800e726:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e72a:	f7f1 fdd7 	bl	80002dc <__adddf3>
 800e72e:	4602      	mov	r2, r0
 800e730:	460b      	mov	r3, r1
 800e732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e736:	f7f2 fa17 	bl	8000b68 <__aeabi_dcmpgt>
 800e73a:	2800      	cmp	r0, #0
 800e73c:	d163      	bne.n	800e806 <_dtoa_r+0x6be>
 800e73e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e742:	49a8      	ldr	r1, [pc, #672]	@ (800e9e4 <_dtoa_r+0x89c>)
 800e744:	2000      	movs	r0, #0
 800e746:	f7f1 fdc7 	bl	80002d8 <__aeabi_dsub>
 800e74a:	4602      	mov	r2, r0
 800e74c:	460b      	mov	r3, r1
 800e74e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e752:	f7f2 f9eb 	bl	8000b2c <__aeabi_dcmplt>
 800e756:	2800      	cmp	r0, #0
 800e758:	f43f af14 	beq.w	800e584 <_dtoa_r+0x43c>
 800e75c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e75e:	1e73      	subs	r3, r6, #1
 800e760:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e762:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e766:	2b30      	cmp	r3, #48	@ 0x30
 800e768:	d0f8      	beq.n	800e75c <_dtoa_r+0x614>
 800e76a:	4647      	mov	r7, r8
 800e76c:	e03b      	b.n	800e7e6 <_dtoa_r+0x69e>
 800e76e:	4b9e      	ldr	r3, [pc, #632]	@ (800e9e8 <_dtoa_r+0x8a0>)
 800e770:	f7f1 ff6a 	bl	8000648 <__aeabi_dmul>
 800e774:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e778:	e7bc      	b.n	800e6f4 <_dtoa_r+0x5ac>
 800e77a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e77e:	4656      	mov	r6, sl
 800e780:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e784:	4620      	mov	r0, r4
 800e786:	4629      	mov	r1, r5
 800e788:	f7f2 f888 	bl	800089c <__aeabi_ddiv>
 800e78c:	f7f2 fa0c 	bl	8000ba8 <__aeabi_d2iz>
 800e790:	4680      	mov	r8, r0
 800e792:	f7f1 feef 	bl	8000574 <__aeabi_i2d>
 800e796:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e79a:	f7f1 ff55 	bl	8000648 <__aeabi_dmul>
 800e79e:	4602      	mov	r2, r0
 800e7a0:	460b      	mov	r3, r1
 800e7a2:	4620      	mov	r0, r4
 800e7a4:	4629      	mov	r1, r5
 800e7a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e7aa:	f7f1 fd95 	bl	80002d8 <__aeabi_dsub>
 800e7ae:	f806 4b01 	strb.w	r4, [r6], #1
 800e7b2:	9d03      	ldr	r5, [sp, #12]
 800e7b4:	eba6 040a 	sub.w	r4, r6, sl
 800e7b8:	42a5      	cmp	r5, r4
 800e7ba:	4602      	mov	r2, r0
 800e7bc:	460b      	mov	r3, r1
 800e7be:	d133      	bne.n	800e828 <_dtoa_r+0x6e0>
 800e7c0:	f7f1 fd8c 	bl	80002dc <__adddf3>
 800e7c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7c8:	4604      	mov	r4, r0
 800e7ca:	460d      	mov	r5, r1
 800e7cc:	f7f2 f9cc 	bl	8000b68 <__aeabi_dcmpgt>
 800e7d0:	b9c0      	cbnz	r0, 800e804 <_dtoa_r+0x6bc>
 800e7d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e7d6:	4620      	mov	r0, r4
 800e7d8:	4629      	mov	r1, r5
 800e7da:	f7f2 f99d 	bl	8000b18 <__aeabi_dcmpeq>
 800e7de:	b110      	cbz	r0, 800e7e6 <_dtoa_r+0x69e>
 800e7e0:	f018 0f01 	tst.w	r8, #1
 800e7e4:	d10e      	bne.n	800e804 <_dtoa_r+0x6bc>
 800e7e6:	9902      	ldr	r1, [sp, #8]
 800e7e8:	4648      	mov	r0, r9
 800e7ea:	f000 fb07 	bl	800edfc <_Bfree>
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	7033      	strb	r3, [r6, #0]
 800e7f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e7f4:	3701      	adds	r7, #1
 800e7f6:	601f      	str	r7, [r3, #0]
 800e7f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	f000 824b 	beq.w	800ec96 <_dtoa_r+0xb4e>
 800e800:	601e      	str	r6, [r3, #0]
 800e802:	e248      	b.n	800ec96 <_dtoa_r+0xb4e>
 800e804:	46b8      	mov	r8, r7
 800e806:	4633      	mov	r3, r6
 800e808:	461e      	mov	r6, r3
 800e80a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e80e:	2a39      	cmp	r2, #57	@ 0x39
 800e810:	d106      	bne.n	800e820 <_dtoa_r+0x6d8>
 800e812:	459a      	cmp	sl, r3
 800e814:	d1f8      	bne.n	800e808 <_dtoa_r+0x6c0>
 800e816:	2230      	movs	r2, #48	@ 0x30
 800e818:	f108 0801 	add.w	r8, r8, #1
 800e81c:	f88a 2000 	strb.w	r2, [sl]
 800e820:	781a      	ldrb	r2, [r3, #0]
 800e822:	3201      	adds	r2, #1
 800e824:	701a      	strb	r2, [r3, #0]
 800e826:	e7a0      	b.n	800e76a <_dtoa_r+0x622>
 800e828:	4b6f      	ldr	r3, [pc, #444]	@ (800e9e8 <_dtoa_r+0x8a0>)
 800e82a:	2200      	movs	r2, #0
 800e82c:	f7f1 ff0c 	bl	8000648 <__aeabi_dmul>
 800e830:	2200      	movs	r2, #0
 800e832:	2300      	movs	r3, #0
 800e834:	4604      	mov	r4, r0
 800e836:	460d      	mov	r5, r1
 800e838:	f7f2 f96e 	bl	8000b18 <__aeabi_dcmpeq>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	d09f      	beq.n	800e780 <_dtoa_r+0x638>
 800e840:	e7d1      	b.n	800e7e6 <_dtoa_r+0x69e>
 800e842:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e844:	2a00      	cmp	r2, #0
 800e846:	f000 80ea 	beq.w	800ea1e <_dtoa_r+0x8d6>
 800e84a:	9a07      	ldr	r2, [sp, #28]
 800e84c:	2a01      	cmp	r2, #1
 800e84e:	f300 80cd 	bgt.w	800e9ec <_dtoa_r+0x8a4>
 800e852:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e854:	2a00      	cmp	r2, #0
 800e856:	f000 80c1 	beq.w	800e9dc <_dtoa_r+0x894>
 800e85a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e85e:	9c08      	ldr	r4, [sp, #32]
 800e860:	9e00      	ldr	r6, [sp, #0]
 800e862:	9a00      	ldr	r2, [sp, #0]
 800e864:	441a      	add	r2, r3
 800e866:	9200      	str	r2, [sp, #0]
 800e868:	9a06      	ldr	r2, [sp, #24]
 800e86a:	2101      	movs	r1, #1
 800e86c:	441a      	add	r2, r3
 800e86e:	4648      	mov	r0, r9
 800e870:	9206      	str	r2, [sp, #24]
 800e872:	f000 fbc1 	bl	800eff8 <__i2b>
 800e876:	4605      	mov	r5, r0
 800e878:	b166      	cbz	r6, 800e894 <_dtoa_r+0x74c>
 800e87a:	9b06      	ldr	r3, [sp, #24]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	dd09      	ble.n	800e894 <_dtoa_r+0x74c>
 800e880:	42b3      	cmp	r3, r6
 800e882:	9a00      	ldr	r2, [sp, #0]
 800e884:	bfa8      	it	ge
 800e886:	4633      	movge	r3, r6
 800e888:	1ad2      	subs	r2, r2, r3
 800e88a:	9200      	str	r2, [sp, #0]
 800e88c:	9a06      	ldr	r2, [sp, #24]
 800e88e:	1af6      	subs	r6, r6, r3
 800e890:	1ad3      	subs	r3, r2, r3
 800e892:	9306      	str	r3, [sp, #24]
 800e894:	9b08      	ldr	r3, [sp, #32]
 800e896:	b30b      	cbz	r3, 800e8dc <_dtoa_r+0x794>
 800e898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	f000 80c6 	beq.w	800ea2c <_dtoa_r+0x8e4>
 800e8a0:	2c00      	cmp	r4, #0
 800e8a2:	f000 80c0 	beq.w	800ea26 <_dtoa_r+0x8de>
 800e8a6:	4629      	mov	r1, r5
 800e8a8:	4622      	mov	r2, r4
 800e8aa:	4648      	mov	r0, r9
 800e8ac:	f000 fc5c 	bl	800f168 <__pow5mult>
 800e8b0:	9a02      	ldr	r2, [sp, #8]
 800e8b2:	4601      	mov	r1, r0
 800e8b4:	4605      	mov	r5, r0
 800e8b6:	4648      	mov	r0, r9
 800e8b8:	f000 fbb4 	bl	800f024 <__multiply>
 800e8bc:	9902      	ldr	r1, [sp, #8]
 800e8be:	4680      	mov	r8, r0
 800e8c0:	4648      	mov	r0, r9
 800e8c2:	f000 fa9b 	bl	800edfc <_Bfree>
 800e8c6:	9b08      	ldr	r3, [sp, #32]
 800e8c8:	1b1b      	subs	r3, r3, r4
 800e8ca:	9308      	str	r3, [sp, #32]
 800e8cc:	f000 80b1 	beq.w	800ea32 <_dtoa_r+0x8ea>
 800e8d0:	9a08      	ldr	r2, [sp, #32]
 800e8d2:	4641      	mov	r1, r8
 800e8d4:	4648      	mov	r0, r9
 800e8d6:	f000 fc47 	bl	800f168 <__pow5mult>
 800e8da:	9002      	str	r0, [sp, #8]
 800e8dc:	2101      	movs	r1, #1
 800e8de:	4648      	mov	r0, r9
 800e8e0:	f000 fb8a 	bl	800eff8 <__i2b>
 800e8e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e8e6:	4604      	mov	r4, r0
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	f000 81d8 	beq.w	800ec9e <_dtoa_r+0xb56>
 800e8ee:	461a      	mov	r2, r3
 800e8f0:	4601      	mov	r1, r0
 800e8f2:	4648      	mov	r0, r9
 800e8f4:	f000 fc38 	bl	800f168 <__pow5mult>
 800e8f8:	9b07      	ldr	r3, [sp, #28]
 800e8fa:	2b01      	cmp	r3, #1
 800e8fc:	4604      	mov	r4, r0
 800e8fe:	f300 809f 	bgt.w	800ea40 <_dtoa_r+0x8f8>
 800e902:	9b04      	ldr	r3, [sp, #16]
 800e904:	2b00      	cmp	r3, #0
 800e906:	f040 8097 	bne.w	800ea38 <_dtoa_r+0x8f0>
 800e90a:	9b05      	ldr	r3, [sp, #20]
 800e90c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e910:	2b00      	cmp	r3, #0
 800e912:	f040 8093 	bne.w	800ea3c <_dtoa_r+0x8f4>
 800e916:	9b05      	ldr	r3, [sp, #20]
 800e918:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e91c:	0d1b      	lsrs	r3, r3, #20
 800e91e:	051b      	lsls	r3, r3, #20
 800e920:	b133      	cbz	r3, 800e930 <_dtoa_r+0x7e8>
 800e922:	9b00      	ldr	r3, [sp, #0]
 800e924:	3301      	adds	r3, #1
 800e926:	9300      	str	r3, [sp, #0]
 800e928:	9b06      	ldr	r3, [sp, #24]
 800e92a:	3301      	adds	r3, #1
 800e92c:	9306      	str	r3, [sp, #24]
 800e92e:	2301      	movs	r3, #1
 800e930:	9308      	str	r3, [sp, #32]
 800e932:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e934:	2b00      	cmp	r3, #0
 800e936:	f000 81b8 	beq.w	800ecaa <_dtoa_r+0xb62>
 800e93a:	6923      	ldr	r3, [r4, #16]
 800e93c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e940:	6918      	ldr	r0, [r3, #16]
 800e942:	f000 fb0d 	bl	800ef60 <__hi0bits>
 800e946:	f1c0 0020 	rsb	r0, r0, #32
 800e94a:	9b06      	ldr	r3, [sp, #24]
 800e94c:	4418      	add	r0, r3
 800e94e:	f010 001f 	ands.w	r0, r0, #31
 800e952:	f000 8082 	beq.w	800ea5a <_dtoa_r+0x912>
 800e956:	f1c0 0320 	rsb	r3, r0, #32
 800e95a:	2b04      	cmp	r3, #4
 800e95c:	dd73      	ble.n	800ea46 <_dtoa_r+0x8fe>
 800e95e:	9b00      	ldr	r3, [sp, #0]
 800e960:	f1c0 001c 	rsb	r0, r0, #28
 800e964:	4403      	add	r3, r0
 800e966:	9300      	str	r3, [sp, #0]
 800e968:	9b06      	ldr	r3, [sp, #24]
 800e96a:	4403      	add	r3, r0
 800e96c:	4406      	add	r6, r0
 800e96e:	9306      	str	r3, [sp, #24]
 800e970:	9b00      	ldr	r3, [sp, #0]
 800e972:	2b00      	cmp	r3, #0
 800e974:	dd05      	ble.n	800e982 <_dtoa_r+0x83a>
 800e976:	9902      	ldr	r1, [sp, #8]
 800e978:	461a      	mov	r2, r3
 800e97a:	4648      	mov	r0, r9
 800e97c:	f000 fc4e 	bl	800f21c <__lshift>
 800e980:	9002      	str	r0, [sp, #8]
 800e982:	9b06      	ldr	r3, [sp, #24]
 800e984:	2b00      	cmp	r3, #0
 800e986:	dd05      	ble.n	800e994 <_dtoa_r+0x84c>
 800e988:	4621      	mov	r1, r4
 800e98a:	461a      	mov	r2, r3
 800e98c:	4648      	mov	r0, r9
 800e98e:	f000 fc45 	bl	800f21c <__lshift>
 800e992:	4604      	mov	r4, r0
 800e994:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e996:	2b00      	cmp	r3, #0
 800e998:	d061      	beq.n	800ea5e <_dtoa_r+0x916>
 800e99a:	9802      	ldr	r0, [sp, #8]
 800e99c:	4621      	mov	r1, r4
 800e99e:	f000 fca9 	bl	800f2f4 <__mcmp>
 800e9a2:	2800      	cmp	r0, #0
 800e9a4:	da5b      	bge.n	800ea5e <_dtoa_r+0x916>
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	9902      	ldr	r1, [sp, #8]
 800e9aa:	220a      	movs	r2, #10
 800e9ac:	4648      	mov	r0, r9
 800e9ae:	f000 fa47 	bl	800ee40 <__multadd>
 800e9b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9b4:	9002      	str	r0, [sp, #8]
 800e9b6:	f107 38ff 	add.w	r8, r7, #4294967295
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	f000 8177 	beq.w	800ecae <_dtoa_r+0xb66>
 800e9c0:	4629      	mov	r1, r5
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	220a      	movs	r2, #10
 800e9c6:	4648      	mov	r0, r9
 800e9c8:	f000 fa3a 	bl	800ee40 <__multadd>
 800e9cc:	f1bb 0f00 	cmp.w	fp, #0
 800e9d0:	4605      	mov	r5, r0
 800e9d2:	dc6f      	bgt.n	800eab4 <_dtoa_r+0x96c>
 800e9d4:	9b07      	ldr	r3, [sp, #28]
 800e9d6:	2b02      	cmp	r3, #2
 800e9d8:	dc49      	bgt.n	800ea6e <_dtoa_r+0x926>
 800e9da:	e06b      	b.n	800eab4 <_dtoa_r+0x96c>
 800e9dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e9de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e9e2:	e73c      	b.n	800e85e <_dtoa_r+0x716>
 800e9e4:	3fe00000 	.word	0x3fe00000
 800e9e8:	40240000 	.word	0x40240000
 800e9ec:	9b03      	ldr	r3, [sp, #12]
 800e9ee:	1e5c      	subs	r4, r3, #1
 800e9f0:	9b08      	ldr	r3, [sp, #32]
 800e9f2:	42a3      	cmp	r3, r4
 800e9f4:	db09      	blt.n	800ea0a <_dtoa_r+0x8c2>
 800e9f6:	1b1c      	subs	r4, r3, r4
 800e9f8:	9b03      	ldr	r3, [sp, #12]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	f6bf af30 	bge.w	800e860 <_dtoa_r+0x718>
 800ea00:	9b00      	ldr	r3, [sp, #0]
 800ea02:	9a03      	ldr	r2, [sp, #12]
 800ea04:	1a9e      	subs	r6, r3, r2
 800ea06:	2300      	movs	r3, #0
 800ea08:	e72b      	b.n	800e862 <_dtoa_r+0x71a>
 800ea0a:	9b08      	ldr	r3, [sp, #32]
 800ea0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ea0e:	9408      	str	r4, [sp, #32]
 800ea10:	1ae3      	subs	r3, r4, r3
 800ea12:	441a      	add	r2, r3
 800ea14:	9e00      	ldr	r6, [sp, #0]
 800ea16:	9b03      	ldr	r3, [sp, #12]
 800ea18:	920d      	str	r2, [sp, #52]	@ 0x34
 800ea1a:	2400      	movs	r4, #0
 800ea1c:	e721      	b.n	800e862 <_dtoa_r+0x71a>
 800ea1e:	9c08      	ldr	r4, [sp, #32]
 800ea20:	9e00      	ldr	r6, [sp, #0]
 800ea22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ea24:	e728      	b.n	800e878 <_dtoa_r+0x730>
 800ea26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ea2a:	e751      	b.n	800e8d0 <_dtoa_r+0x788>
 800ea2c:	9a08      	ldr	r2, [sp, #32]
 800ea2e:	9902      	ldr	r1, [sp, #8]
 800ea30:	e750      	b.n	800e8d4 <_dtoa_r+0x78c>
 800ea32:	f8cd 8008 	str.w	r8, [sp, #8]
 800ea36:	e751      	b.n	800e8dc <_dtoa_r+0x794>
 800ea38:	2300      	movs	r3, #0
 800ea3a:	e779      	b.n	800e930 <_dtoa_r+0x7e8>
 800ea3c:	9b04      	ldr	r3, [sp, #16]
 800ea3e:	e777      	b.n	800e930 <_dtoa_r+0x7e8>
 800ea40:	2300      	movs	r3, #0
 800ea42:	9308      	str	r3, [sp, #32]
 800ea44:	e779      	b.n	800e93a <_dtoa_r+0x7f2>
 800ea46:	d093      	beq.n	800e970 <_dtoa_r+0x828>
 800ea48:	9a00      	ldr	r2, [sp, #0]
 800ea4a:	331c      	adds	r3, #28
 800ea4c:	441a      	add	r2, r3
 800ea4e:	9200      	str	r2, [sp, #0]
 800ea50:	9a06      	ldr	r2, [sp, #24]
 800ea52:	441a      	add	r2, r3
 800ea54:	441e      	add	r6, r3
 800ea56:	9206      	str	r2, [sp, #24]
 800ea58:	e78a      	b.n	800e970 <_dtoa_r+0x828>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	e7f4      	b.n	800ea48 <_dtoa_r+0x900>
 800ea5e:	9b03      	ldr	r3, [sp, #12]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	46b8      	mov	r8, r7
 800ea64:	dc20      	bgt.n	800eaa8 <_dtoa_r+0x960>
 800ea66:	469b      	mov	fp, r3
 800ea68:	9b07      	ldr	r3, [sp, #28]
 800ea6a:	2b02      	cmp	r3, #2
 800ea6c:	dd1e      	ble.n	800eaac <_dtoa_r+0x964>
 800ea6e:	f1bb 0f00 	cmp.w	fp, #0
 800ea72:	f47f adb1 	bne.w	800e5d8 <_dtoa_r+0x490>
 800ea76:	4621      	mov	r1, r4
 800ea78:	465b      	mov	r3, fp
 800ea7a:	2205      	movs	r2, #5
 800ea7c:	4648      	mov	r0, r9
 800ea7e:	f000 f9df 	bl	800ee40 <__multadd>
 800ea82:	4601      	mov	r1, r0
 800ea84:	4604      	mov	r4, r0
 800ea86:	9802      	ldr	r0, [sp, #8]
 800ea88:	f000 fc34 	bl	800f2f4 <__mcmp>
 800ea8c:	2800      	cmp	r0, #0
 800ea8e:	f77f ada3 	ble.w	800e5d8 <_dtoa_r+0x490>
 800ea92:	4656      	mov	r6, sl
 800ea94:	2331      	movs	r3, #49	@ 0x31
 800ea96:	f806 3b01 	strb.w	r3, [r6], #1
 800ea9a:	f108 0801 	add.w	r8, r8, #1
 800ea9e:	e59f      	b.n	800e5e0 <_dtoa_r+0x498>
 800eaa0:	9c03      	ldr	r4, [sp, #12]
 800eaa2:	46b8      	mov	r8, r7
 800eaa4:	4625      	mov	r5, r4
 800eaa6:	e7f4      	b.n	800ea92 <_dtoa_r+0x94a>
 800eaa8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800eaac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	f000 8101 	beq.w	800ecb6 <_dtoa_r+0xb6e>
 800eab4:	2e00      	cmp	r6, #0
 800eab6:	dd05      	ble.n	800eac4 <_dtoa_r+0x97c>
 800eab8:	4629      	mov	r1, r5
 800eaba:	4632      	mov	r2, r6
 800eabc:	4648      	mov	r0, r9
 800eabe:	f000 fbad 	bl	800f21c <__lshift>
 800eac2:	4605      	mov	r5, r0
 800eac4:	9b08      	ldr	r3, [sp, #32]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d05c      	beq.n	800eb84 <_dtoa_r+0xa3c>
 800eaca:	6869      	ldr	r1, [r5, #4]
 800eacc:	4648      	mov	r0, r9
 800eace:	f000 f955 	bl	800ed7c <_Balloc>
 800ead2:	4606      	mov	r6, r0
 800ead4:	b928      	cbnz	r0, 800eae2 <_dtoa_r+0x99a>
 800ead6:	4b82      	ldr	r3, [pc, #520]	@ (800ece0 <_dtoa_r+0xb98>)
 800ead8:	4602      	mov	r2, r0
 800eada:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800eade:	f7ff bb4a 	b.w	800e176 <_dtoa_r+0x2e>
 800eae2:	692a      	ldr	r2, [r5, #16]
 800eae4:	3202      	adds	r2, #2
 800eae6:	0092      	lsls	r2, r2, #2
 800eae8:	f105 010c 	add.w	r1, r5, #12
 800eaec:	300c      	adds	r0, #12
 800eaee:	f002 fb81 	bl	80111f4 <memcpy>
 800eaf2:	2201      	movs	r2, #1
 800eaf4:	4631      	mov	r1, r6
 800eaf6:	4648      	mov	r0, r9
 800eaf8:	f000 fb90 	bl	800f21c <__lshift>
 800eafc:	f10a 0301 	add.w	r3, sl, #1
 800eb00:	9300      	str	r3, [sp, #0]
 800eb02:	eb0a 030b 	add.w	r3, sl, fp
 800eb06:	9308      	str	r3, [sp, #32]
 800eb08:	9b04      	ldr	r3, [sp, #16]
 800eb0a:	f003 0301 	and.w	r3, r3, #1
 800eb0e:	462f      	mov	r7, r5
 800eb10:	9306      	str	r3, [sp, #24]
 800eb12:	4605      	mov	r5, r0
 800eb14:	9b00      	ldr	r3, [sp, #0]
 800eb16:	9802      	ldr	r0, [sp, #8]
 800eb18:	4621      	mov	r1, r4
 800eb1a:	f103 3bff 	add.w	fp, r3, #4294967295
 800eb1e:	f7ff fa89 	bl	800e034 <quorem>
 800eb22:	4603      	mov	r3, r0
 800eb24:	3330      	adds	r3, #48	@ 0x30
 800eb26:	9003      	str	r0, [sp, #12]
 800eb28:	4639      	mov	r1, r7
 800eb2a:	9802      	ldr	r0, [sp, #8]
 800eb2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb2e:	f000 fbe1 	bl	800f2f4 <__mcmp>
 800eb32:	462a      	mov	r2, r5
 800eb34:	9004      	str	r0, [sp, #16]
 800eb36:	4621      	mov	r1, r4
 800eb38:	4648      	mov	r0, r9
 800eb3a:	f000 fbf7 	bl	800f32c <__mdiff>
 800eb3e:	68c2      	ldr	r2, [r0, #12]
 800eb40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb42:	4606      	mov	r6, r0
 800eb44:	bb02      	cbnz	r2, 800eb88 <_dtoa_r+0xa40>
 800eb46:	4601      	mov	r1, r0
 800eb48:	9802      	ldr	r0, [sp, #8]
 800eb4a:	f000 fbd3 	bl	800f2f4 <__mcmp>
 800eb4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb50:	4602      	mov	r2, r0
 800eb52:	4631      	mov	r1, r6
 800eb54:	4648      	mov	r0, r9
 800eb56:	920c      	str	r2, [sp, #48]	@ 0x30
 800eb58:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb5a:	f000 f94f 	bl	800edfc <_Bfree>
 800eb5e:	9b07      	ldr	r3, [sp, #28]
 800eb60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800eb62:	9e00      	ldr	r6, [sp, #0]
 800eb64:	ea42 0103 	orr.w	r1, r2, r3
 800eb68:	9b06      	ldr	r3, [sp, #24]
 800eb6a:	4319      	orrs	r1, r3
 800eb6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb6e:	d10d      	bne.n	800eb8c <_dtoa_r+0xa44>
 800eb70:	2b39      	cmp	r3, #57	@ 0x39
 800eb72:	d027      	beq.n	800ebc4 <_dtoa_r+0xa7c>
 800eb74:	9a04      	ldr	r2, [sp, #16]
 800eb76:	2a00      	cmp	r2, #0
 800eb78:	dd01      	ble.n	800eb7e <_dtoa_r+0xa36>
 800eb7a:	9b03      	ldr	r3, [sp, #12]
 800eb7c:	3331      	adds	r3, #49	@ 0x31
 800eb7e:	f88b 3000 	strb.w	r3, [fp]
 800eb82:	e52e      	b.n	800e5e2 <_dtoa_r+0x49a>
 800eb84:	4628      	mov	r0, r5
 800eb86:	e7b9      	b.n	800eafc <_dtoa_r+0x9b4>
 800eb88:	2201      	movs	r2, #1
 800eb8a:	e7e2      	b.n	800eb52 <_dtoa_r+0xa0a>
 800eb8c:	9904      	ldr	r1, [sp, #16]
 800eb8e:	2900      	cmp	r1, #0
 800eb90:	db04      	blt.n	800eb9c <_dtoa_r+0xa54>
 800eb92:	9807      	ldr	r0, [sp, #28]
 800eb94:	4301      	orrs	r1, r0
 800eb96:	9806      	ldr	r0, [sp, #24]
 800eb98:	4301      	orrs	r1, r0
 800eb9a:	d120      	bne.n	800ebde <_dtoa_r+0xa96>
 800eb9c:	2a00      	cmp	r2, #0
 800eb9e:	ddee      	ble.n	800eb7e <_dtoa_r+0xa36>
 800eba0:	9902      	ldr	r1, [sp, #8]
 800eba2:	9300      	str	r3, [sp, #0]
 800eba4:	2201      	movs	r2, #1
 800eba6:	4648      	mov	r0, r9
 800eba8:	f000 fb38 	bl	800f21c <__lshift>
 800ebac:	4621      	mov	r1, r4
 800ebae:	9002      	str	r0, [sp, #8]
 800ebb0:	f000 fba0 	bl	800f2f4 <__mcmp>
 800ebb4:	2800      	cmp	r0, #0
 800ebb6:	9b00      	ldr	r3, [sp, #0]
 800ebb8:	dc02      	bgt.n	800ebc0 <_dtoa_r+0xa78>
 800ebba:	d1e0      	bne.n	800eb7e <_dtoa_r+0xa36>
 800ebbc:	07da      	lsls	r2, r3, #31
 800ebbe:	d5de      	bpl.n	800eb7e <_dtoa_r+0xa36>
 800ebc0:	2b39      	cmp	r3, #57	@ 0x39
 800ebc2:	d1da      	bne.n	800eb7a <_dtoa_r+0xa32>
 800ebc4:	2339      	movs	r3, #57	@ 0x39
 800ebc6:	f88b 3000 	strb.w	r3, [fp]
 800ebca:	4633      	mov	r3, r6
 800ebcc:	461e      	mov	r6, r3
 800ebce:	3b01      	subs	r3, #1
 800ebd0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ebd4:	2a39      	cmp	r2, #57	@ 0x39
 800ebd6:	d04e      	beq.n	800ec76 <_dtoa_r+0xb2e>
 800ebd8:	3201      	adds	r2, #1
 800ebda:	701a      	strb	r2, [r3, #0]
 800ebdc:	e501      	b.n	800e5e2 <_dtoa_r+0x49a>
 800ebde:	2a00      	cmp	r2, #0
 800ebe0:	dd03      	ble.n	800ebea <_dtoa_r+0xaa2>
 800ebe2:	2b39      	cmp	r3, #57	@ 0x39
 800ebe4:	d0ee      	beq.n	800ebc4 <_dtoa_r+0xa7c>
 800ebe6:	3301      	adds	r3, #1
 800ebe8:	e7c9      	b.n	800eb7e <_dtoa_r+0xa36>
 800ebea:	9a00      	ldr	r2, [sp, #0]
 800ebec:	9908      	ldr	r1, [sp, #32]
 800ebee:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ebf2:	428a      	cmp	r2, r1
 800ebf4:	d028      	beq.n	800ec48 <_dtoa_r+0xb00>
 800ebf6:	9902      	ldr	r1, [sp, #8]
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	220a      	movs	r2, #10
 800ebfc:	4648      	mov	r0, r9
 800ebfe:	f000 f91f 	bl	800ee40 <__multadd>
 800ec02:	42af      	cmp	r7, r5
 800ec04:	9002      	str	r0, [sp, #8]
 800ec06:	f04f 0300 	mov.w	r3, #0
 800ec0a:	f04f 020a 	mov.w	r2, #10
 800ec0e:	4639      	mov	r1, r7
 800ec10:	4648      	mov	r0, r9
 800ec12:	d107      	bne.n	800ec24 <_dtoa_r+0xadc>
 800ec14:	f000 f914 	bl	800ee40 <__multadd>
 800ec18:	4607      	mov	r7, r0
 800ec1a:	4605      	mov	r5, r0
 800ec1c:	9b00      	ldr	r3, [sp, #0]
 800ec1e:	3301      	adds	r3, #1
 800ec20:	9300      	str	r3, [sp, #0]
 800ec22:	e777      	b.n	800eb14 <_dtoa_r+0x9cc>
 800ec24:	f000 f90c 	bl	800ee40 <__multadd>
 800ec28:	4629      	mov	r1, r5
 800ec2a:	4607      	mov	r7, r0
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	220a      	movs	r2, #10
 800ec30:	4648      	mov	r0, r9
 800ec32:	f000 f905 	bl	800ee40 <__multadd>
 800ec36:	4605      	mov	r5, r0
 800ec38:	e7f0      	b.n	800ec1c <_dtoa_r+0xad4>
 800ec3a:	f1bb 0f00 	cmp.w	fp, #0
 800ec3e:	bfcc      	ite	gt
 800ec40:	465e      	movgt	r6, fp
 800ec42:	2601      	movle	r6, #1
 800ec44:	4456      	add	r6, sl
 800ec46:	2700      	movs	r7, #0
 800ec48:	9902      	ldr	r1, [sp, #8]
 800ec4a:	9300      	str	r3, [sp, #0]
 800ec4c:	2201      	movs	r2, #1
 800ec4e:	4648      	mov	r0, r9
 800ec50:	f000 fae4 	bl	800f21c <__lshift>
 800ec54:	4621      	mov	r1, r4
 800ec56:	9002      	str	r0, [sp, #8]
 800ec58:	f000 fb4c 	bl	800f2f4 <__mcmp>
 800ec5c:	2800      	cmp	r0, #0
 800ec5e:	dcb4      	bgt.n	800ebca <_dtoa_r+0xa82>
 800ec60:	d102      	bne.n	800ec68 <_dtoa_r+0xb20>
 800ec62:	9b00      	ldr	r3, [sp, #0]
 800ec64:	07db      	lsls	r3, r3, #31
 800ec66:	d4b0      	bmi.n	800ebca <_dtoa_r+0xa82>
 800ec68:	4633      	mov	r3, r6
 800ec6a:	461e      	mov	r6, r3
 800ec6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ec70:	2a30      	cmp	r2, #48	@ 0x30
 800ec72:	d0fa      	beq.n	800ec6a <_dtoa_r+0xb22>
 800ec74:	e4b5      	b.n	800e5e2 <_dtoa_r+0x49a>
 800ec76:	459a      	cmp	sl, r3
 800ec78:	d1a8      	bne.n	800ebcc <_dtoa_r+0xa84>
 800ec7a:	2331      	movs	r3, #49	@ 0x31
 800ec7c:	f108 0801 	add.w	r8, r8, #1
 800ec80:	f88a 3000 	strb.w	r3, [sl]
 800ec84:	e4ad      	b.n	800e5e2 <_dtoa_r+0x49a>
 800ec86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ec88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ece4 <_dtoa_r+0xb9c>
 800ec8c:	b11b      	cbz	r3, 800ec96 <_dtoa_r+0xb4e>
 800ec8e:	f10a 0308 	add.w	r3, sl, #8
 800ec92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ec94:	6013      	str	r3, [r2, #0]
 800ec96:	4650      	mov	r0, sl
 800ec98:	b017      	add	sp, #92	@ 0x5c
 800ec9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec9e:	9b07      	ldr	r3, [sp, #28]
 800eca0:	2b01      	cmp	r3, #1
 800eca2:	f77f ae2e 	ble.w	800e902 <_dtoa_r+0x7ba>
 800eca6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eca8:	9308      	str	r3, [sp, #32]
 800ecaa:	2001      	movs	r0, #1
 800ecac:	e64d      	b.n	800e94a <_dtoa_r+0x802>
 800ecae:	f1bb 0f00 	cmp.w	fp, #0
 800ecb2:	f77f aed9 	ble.w	800ea68 <_dtoa_r+0x920>
 800ecb6:	4656      	mov	r6, sl
 800ecb8:	9802      	ldr	r0, [sp, #8]
 800ecba:	4621      	mov	r1, r4
 800ecbc:	f7ff f9ba 	bl	800e034 <quorem>
 800ecc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ecc4:	f806 3b01 	strb.w	r3, [r6], #1
 800ecc8:	eba6 020a 	sub.w	r2, r6, sl
 800eccc:	4593      	cmp	fp, r2
 800ecce:	ddb4      	ble.n	800ec3a <_dtoa_r+0xaf2>
 800ecd0:	9902      	ldr	r1, [sp, #8]
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	220a      	movs	r2, #10
 800ecd6:	4648      	mov	r0, r9
 800ecd8:	f000 f8b2 	bl	800ee40 <__multadd>
 800ecdc:	9002      	str	r0, [sp, #8]
 800ecde:	e7eb      	b.n	800ecb8 <_dtoa_r+0xb70>
 800ece0:	08012ca4 	.word	0x08012ca4
 800ece4:	08012c28 	.word	0x08012c28

0800ece8 <_free_r>:
 800ece8:	b538      	push	{r3, r4, r5, lr}
 800ecea:	4605      	mov	r5, r0
 800ecec:	2900      	cmp	r1, #0
 800ecee:	d041      	beq.n	800ed74 <_free_r+0x8c>
 800ecf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecf4:	1f0c      	subs	r4, r1, #4
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	bfb8      	it	lt
 800ecfa:	18e4      	addlt	r4, r4, r3
 800ecfc:	f7fd ff82 	bl	800cc04 <__malloc_lock>
 800ed00:	4a1d      	ldr	r2, [pc, #116]	@ (800ed78 <_free_r+0x90>)
 800ed02:	6813      	ldr	r3, [r2, #0]
 800ed04:	b933      	cbnz	r3, 800ed14 <_free_r+0x2c>
 800ed06:	6063      	str	r3, [r4, #4]
 800ed08:	6014      	str	r4, [r2, #0]
 800ed0a:	4628      	mov	r0, r5
 800ed0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed10:	f7fd bf7e 	b.w	800cc10 <__malloc_unlock>
 800ed14:	42a3      	cmp	r3, r4
 800ed16:	d908      	bls.n	800ed2a <_free_r+0x42>
 800ed18:	6820      	ldr	r0, [r4, #0]
 800ed1a:	1821      	adds	r1, r4, r0
 800ed1c:	428b      	cmp	r3, r1
 800ed1e:	bf01      	itttt	eq
 800ed20:	6819      	ldreq	r1, [r3, #0]
 800ed22:	685b      	ldreq	r3, [r3, #4]
 800ed24:	1809      	addeq	r1, r1, r0
 800ed26:	6021      	streq	r1, [r4, #0]
 800ed28:	e7ed      	b.n	800ed06 <_free_r+0x1e>
 800ed2a:	461a      	mov	r2, r3
 800ed2c:	685b      	ldr	r3, [r3, #4]
 800ed2e:	b10b      	cbz	r3, 800ed34 <_free_r+0x4c>
 800ed30:	42a3      	cmp	r3, r4
 800ed32:	d9fa      	bls.n	800ed2a <_free_r+0x42>
 800ed34:	6811      	ldr	r1, [r2, #0]
 800ed36:	1850      	adds	r0, r2, r1
 800ed38:	42a0      	cmp	r0, r4
 800ed3a:	d10b      	bne.n	800ed54 <_free_r+0x6c>
 800ed3c:	6820      	ldr	r0, [r4, #0]
 800ed3e:	4401      	add	r1, r0
 800ed40:	1850      	adds	r0, r2, r1
 800ed42:	4283      	cmp	r3, r0
 800ed44:	6011      	str	r1, [r2, #0]
 800ed46:	d1e0      	bne.n	800ed0a <_free_r+0x22>
 800ed48:	6818      	ldr	r0, [r3, #0]
 800ed4a:	685b      	ldr	r3, [r3, #4]
 800ed4c:	6053      	str	r3, [r2, #4]
 800ed4e:	4408      	add	r0, r1
 800ed50:	6010      	str	r0, [r2, #0]
 800ed52:	e7da      	b.n	800ed0a <_free_r+0x22>
 800ed54:	d902      	bls.n	800ed5c <_free_r+0x74>
 800ed56:	230c      	movs	r3, #12
 800ed58:	602b      	str	r3, [r5, #0]
 800ed5a:	e7d6      	b.n	800ed0a <_free_r+0x22>
 800ed5c:	6820      	ldr	r0, [r4, #0]
 800ed5e:	1821      	adds	r1, r4, r0
 800ed60:	428b      	cmp	r3, r1
 800ed62:	bf04      	itt	eq
 800ed64:	6819      	ldreq	r1, [r3, #0]
 800ed66:	685b      	ldreq	r3, [r3, #4]
 800ed68:	6063      	str	r3, [r4, #4]
 800ed6a:	bf04      	itt	eq
 800ed6c:	1809      	addeq	r1, r1, r0
 800ed6e:	6021      	streq	r1, [r4, #0]
 800ed70:	6054      	str	r4, [r2, #4]
 800ed72:	e7ca      	b.n	800ed0a <_free_r+0x22>
 800ed74:	bd38      	pop	{r3, r4, r5, pc}
 800ed76:	bf00      	nop
 800ed78:	20006340 	.word	0x20006340

0800ed7c <_Balloc>:
 800ed7c:	b570      	push	{r4, r5, r6, lr}
 800ed7e:	69c6      	ldr	r6, [r0, #28]
 800ed80:	4604      	mov	r4, r0
 800ed82:	460d      	mov	r5, r1
 800ed84:	b976      	cbnz	r6, 800eda4 <_Balloc+0x28>
 800ed86:	2010      	movs	r0, #16
 800ed88:	f7fd fe8a 	bl	800caa0 <malloc>
 800ed8c:	4602      	mov	r2, r0
 800ed8e:	61e0      	str	r0, [r4, #28]
 800ed90:	b920      	cbnz	r0, 800ed9c <_Balloc+0x20>
 800ed92:	4b18      	ldr	r3, [pc, #96]	@ (800edf4 <_Balloc+0x78>)
 800ed94:	4818      	ldr	r0, [pc, #96]	@ (800edf8 <_Balloc+0x7c>)
 800ed96:	216b      	movs	r1, #107	@ 0x6b
 800ed98:	f7ff f92e 	bl	800dff8 <__assert_func>
 800ed9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eda0:	6006      	str	r6, [r0, #0]
 800eda2:	60c6      	str	r6, [r0, #12]
 800eda4:	69e6      	ldr	r6, [r4, #28]
 800eda6:	68f3      	ldr	r3, [r6, #12]
 800eda8:	b183      	cbz	r3, 800edcc <_Balloc+0x50>
 800edaa:	69e3      	ldr	r3, [r4, #28]
 800edac:	68db      	ldr	r3, [r3, #12]
 800edae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800edb2:	b9b8      	cbnz	r0, 800ede4 <_Balloc+0x68>
 800edb4:	2101      	movs	r1, #1
 800edb6:	fa01 f605 	lsl.w	r6, r1, r5
 800edba:	1d72      	adds	r2, r6, #5
 800edbc:	0092      	lsls	r2, r2, #2
 800edbe:	4620      	mov	r0, r4
 800edc0:	f002 fa35 	bl	801122e <_calloc_r>
 800edc4:	b160      	cbz	r0, 800ede0 <_Balloc+0x64>
 800edc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800edca:	e00e      	b.n	800edea <_Balloc+0x6e>
 800edcc:	2221      	movs	r2, #33	@ 0x21
 800edce:	2104      	movs	r1, #4
 800edd0:	4620      	mov	r0, r4
 800edd2:	f002 fa2c 	bl	801122e <_calloc_r>
 800edd6:	69e3      	ldr	r3, [r4, #28]
 800edd8:	60f0      	str	r0, [r6, #12]
 800edda:	68db      	ldr	r3, [r3, #12]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d1e4      	bne.n	800edaa <_Balloc+0x2e>
 800ede0:	2000      	movs	r0, #0
 800ede2:	bd70      	pop	{r4, r5, r6, pc}
 800ede4:	6802      	ldr	r2, [r0, #0]
 800ede6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800edea:	2300      	movs	r3, #0
 800edec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800edf0:	e7f7      	b.n	800ede2 <_Balloc+0x66>
 800edf2:	bf00      	nop
 800edf4:	08012c35 	.word	0x08012c35
 800edf8:	08012cb5 	.word	0x08012cb5

0800edfc <_Bfree>:
 800edfc:	b570      	push	{r4, r5, r6, lr}
 800edfe:	69c6      	ldr	r6, [r0, #28]
 800ee00:	4605      	mov	r5, r0
 800ee02:	460c      	mov	r4, r1
 800ee04:	b976      	cbnz	r6, 800ee24 <_Bfree+0x28>
 800ee06:	2010      	movs	r0, #16
 800ee08:	f7fd fe4a 	bl	800caa0 <malloc>
 800ee0c:	4602      	mov	r2, r0
 800ee0e:	61e8      	str	r0, [r5, #28]
 800ee10:	b920      	cbnz	r0, 800ee1c <_Bfree+0x20>
 800ee12:	4b09      	ldr	r3, [pc, #36]	@ (800ee38 <_Bfree+0x3c>)
 800ee14:	4809      	ldr	r0, [pc, #36]	@ (800ee3c <_Bfree+0x40>)
 800ee16:	218f      	movs	r1, #143	@ 0x8f
 800ee18:	f7ff f8ee 	bl	800dff8 <__assert_func>
 800ee1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ee20:	6006      	str	r6, [r0, #0]
 800ee22:	60c6      	str	r6, [r0, #12]
 800ee24:	b13c      	cbz	r4, 800ee36 <_Bfree+0x3a>
 800ee26:	69eb      	ldr	r3, [r5, #28]
 800ee28:	6862      	ldr	r2, [r4, #4]
 800ee2a:	68db      	ldr	r3, [r3, #12]
 800ee2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ee30:	6021      	str	r1, [r4, #0]
 800ee32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ee36:	bd70      	pop	{r4, r5, r6, pc}
 800ee38:	08012c35 	.word	0x08012c35
 800ee3c:	08012cb5 	.word	0x08012cb5

0800ee40 <__multadd>:
 800ee40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee44:	690d      	ldr	r5, [r1, #16]
 800ee46:	4607      	mov	r7, r0
 800ee48:	460c      	mov	r4, r1
 800ee4a:	461e      	mov	r6, r3
 800ee4c:	f101 0c14 	add.w	ip, r1, #20
 800ee50:	2000      	movs	r0, #0
 800ee52:	f8dc 3000 	ldr.w	r3, [ip]
 800ee56:	b299      	uxth	r1, r3
 800ee58:	fb02 6101 	mla	r1, r2, r1, r6
 800ee5c:	0c1e      	lsrs	r6, r3, #16
 800ee5e:	0c0b      	lsrs	r3, r1, #16
 800ee60:	fb02 3306 	mla	r3, r2, r6, r3
 800ee64:	b289      	uxth	r1, r1
 800ee66:	3001      	adds	r0, #1
 800ee68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ee6c:	4285      	cmp	r5, r0
 800ee6e:	f84c 1b04 	str.w	r1, [ip], #4
 800ee72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ee76:	dcec      	bgt.n	800ee52 <__multadd+0x12>
 800ee78:	b30e      	cbz	r6, 800eebe <__multadd+0x7e>
 800ee7a:	68a3      	ldr	r3, [r4, #8]
 800ee7c:	42ab      	cmp	r3, r5
 800ee7e:	dc19      	bgt.n	800eeb4 <__multadd+0x74>
 800ee80:	6861      	ldr	r1, [r4, #4]
 800ee82:	4638      	mov	r0, r7
 800ee84:	3101      	adds	r1, #1
 800ee86:	f7ff ff79 	bl	800ed7c <_Balloc>
 800ee8a:	4680      	mov	r8, r0
 800ee8c:	b928      	cbnz	r0, 800ee9a <__multadd+0x5a>
 800ee8e:	4602      	mov	r2, r0
 800ee90:	4b0c      	ldr	r3, [pc, #48]	@ (800eec4 <__multadd+0x84>)
 800ee92:	480d      	ldr	r0, [pc, #52]	@ (800eec8 <__multadd+0x88>)
 800ee94:	21ba      	movs	r1, #186	@ 0xba
 800ee96:	f7ff f8af 	bl	800dff8 <__assert_func>
 800ee9a:	6922      	ldr	r2, [r4, #16]
 800ee9c:	3202      	adds	r2, #2
 800ee9e:	f104 010c 	add.w	r1, r4, #12
 800eea2:	0092      	lsls	r2, r2, #2
 800eea4:	300c      	adds	r0, #12
 800eea6:	f002 f9a5 	bl	80111f4 <memcpy>
 800eeaa:	4621      	mov	r1, r4
 800eeac:	4638      	mov	r0, r7
 800eeae:	f7ff ffa5 	bl	800edfc <_Bfree>
 800eeb2:	4644      	mov	r4, r8
 800eeb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eeb8:	3501      	adds	r5, #1
 800eeba:	615e      	str	r6, [r3, #20]
 800eebc:	6125      	str	r5, [r4, #16]
 800eebe:	4620      	mov	r0, r4
 800eec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eec4:	08012ca4 	.word	0x08012ca4
 800eec8:	08012cb5 	.word	0x08012cb5

0800eecc <__s2b>:
 800eecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eed0:	460c      	mov	r4, r1
 800eed2:	4615      	mov	r5, r2
 800eed4:	461f      	mov	r7, r3
 800eed6:	2209      	movs	r2, #9
 800eed8:	3308      	adds	r3, #8
 800eeda:	4606      	mov	r6, r0
 800eedc:	fb93 f3f2 	sdiv	r3, r3, r2
 800eee0:	2100      	movs	r1, #0
 800eee2:	2201      	movs	r2, #1
 800eee4:	429a      	cmp	r2, r3
 800eee6:	db09      	blt.n	800eefc <__s2b+0x30>
 800eee8:	4630      	mov	r0, r6
 800eeea:	f7ff ff47 	bl	800ed7c <_Balloc>
 800eeee:	b940      	cbnz	r0, 800ef02 <__s2b+0x36>
 800eef0:	4602      	mov	r2, r0
 800eef2:	4b19      	ldr	r3, [pc, #100]	@ (800ef58 <__s2b+0x8c>)
 800eef4:	4819      	ldr	r0, [pc, #100]	@ (800ef5c <__s2b+0x90>)
 800eef6:	21d3      	movs	r1, #211	@ 0xd3
 800eef8:	f7ff f87e 	bl	800dff8 <__assert_func>
 800eefc:	0052      	lsls	r2, r2, #1
 800eefe:	3101      	adds	r1, #1
 800ef00:	e7f0      	b.n	800eee4 <__s2b+0x18>
 800ef02:	9b08      	ldr	r3, [sp, #32]
 800ef04:	6143      	str	r3, [r0, #20]
 800ef06:	2d09      	cmp	r5, #9
 800ef08:	f04f 0301 	mov.w	r3, #1
 800ef0c:	6103      	str	r3, [r0, #16]
 800ef0e:	dd16      	ble.n	800ef3e <__s2b+0x72>
 800ef10:	f104 0909 	add.w	r9, r4, #9
 800ef14:	46c8      	mov	r8, r9
 800ef16:	442c      	add	r4, r5
 800ef18:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ef1c:	4601      	mov	r1, r0
 800ef1e:	3b30      	subs	r3, #48	@ 0x30
 800ef20:	220a      	movs	r2, #10
 800ef22:	4630      	mov	r0, r6
 800ef24:	f7ff ff8c 	bl	800ee40 <__multadd>
 800ef28:	45a0      	cmp	r8, r4
 800ef2a:	d1f5      	bne.n	800ef18 <__s2b+0x4c>
 800ef2c:	f1a5 0408 	sub.w	r4, r5, #8
 800ef30:	444c      	add	r4, r9
 800ef32:	1b2d      	subs	r5, r5, r4
 800ef34:	1963      	adds	r3, r4, r5
 800ef36:	42bb      	cmp	r3, r7
 800ef38:	db04      	blt.n	800ef44 <__s2b+0x78>
 800ef3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef3e:	340a      	adds	r4, #10
 800ef40:	2509      	movs	r5, #9
 800ef42:	e7f6      	b.n	800ef32 <__s2b+0x66>
 800ef44:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ef48:	4601      	mov	r1, r0
 800ef4a:	3b30      	subs	r3, #48	@ 0x30
 800ef4c:	220a      	movs	r2, #10
 800ef4e:	4630      	mov	r0, r6
 800ef50:	f7ff ff76 	bl	800ee40 <__multadd>
 800ef54:	e7ee      	b.n	800ef34 <__s2b+0x68>
 800ef56:	bf00      	nop
 800ef58:	08012ca4 	.word	0x08012ca4
 800ef5c:	08012cb5 	.word	0x08012cb5

0800ef60 <__hi0bits>:
 800ef60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ef64:	4603      	mov	r3, r0
 800ef66:	bf36      	itet	cc
 800ef68:	0403      	lslcc	r3, r0, #16
 800ef6a:	2000      	movcs	r0, #0
 800ef6c:	2010      	movcc	r0, #16
 800ef6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ef72:	bf3c      	itt	cc
 800ef74:	021b      	lslcc	r3, r3, #8
 800ef76:	3008      	addcc	r0, #8
 800ef78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ef7c:	bf3c      	itt	cc
 800ef7e:	011b      	lslcc	r3, r3, #4
 800ef80:	3004      	addcc	r0, #4
 800ef82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef86:	bf3c      	itt	cc
 800ef88:	009b      	lslcc	r3, r3, #2
 800ef8a:	3002      	addcc	r0, #2
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	db05      	blt.n	800ef9c <__hi0bits+0x3c>
 800ef90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ef94:	f100 0001 	add.w	r0, r0, #1
 800ef98:	bf08      	it	eq
 800ef9a:	2020      	moveq	r0, #32
 800ef9c:	4770      	bx	lr

0800ef9e <__lo0bits>:
 800ef9e:	6803      	ldr	r3, [r0, #0]
 800efa0:	4602      	mov	r2, r0
 800efa2:	f013 0007 	ands.w	r0, r3, #7
 800efa6:	d00b      	beq.n	800efc0 <__lo0bits+0x22>
 800efa8:	07d9      	lsls	r1, r3, #31
 800efaa:	d421      	bmi.n	800eff0 <__lo0bits+0x52>
 800efac:	0798      	lsls	r0, r3, #30
 800efae:	bf49      	itett	mi
 800efb0:	085b      	lsrmi	r3, r3, #1
 800efb2:	089b      	lsrpl	r3, r3, #2
 800efb4:	2001      	movmi	r0, #1
 800efb6:	6013      	strmi	r3, [r2, #0]
 800efb8:	bf5c      	itt	pl
 800efba:	6013      	strpl	r3, [r2, #0]
 800efbc:	2002      	movpl	r0, #2
 800efbe:	4770      	bx	lr
 800efc0:	b299      	uxth	r1, r3
 800efc2:	b909      	cbnz	r1, 800efc8 <__lo0bits+0x2a>
 800efc4:	0c1b      	lsrs	r3, r3, #16
 800efc6:	2010      	movs	r0, #16
 800efc8:	b2d9      	uxtb	r1, r3
 800efca:	b909      	cbnz	r1, 800efd0 <__lo0bits+0x32>
 800efcc:	3008      	adds	r0, #8
 800efce:	0a1b      	lsrs	r3, r3, #8
 800efd0:	0719      	lsls	r1, r3, #28
 800efd2:	bf04      	itt	eq
 800efd4:	091b      	lsreq	r3, r3, #4
 800efd6:	3004      	addeq	r0, #4
 800efd8:	0799      	lsls	r1, r3, #30
 800efda:	bf04      	itt	eq
 800efdc:	089b      	lsreq	r3, r3, #2
 800efde:	3002      	addeq	r0, #2
 800efe0:	07d9      	lsls	r1, r3, #31
 800efe2:	d403      	bmi.n	800efec <__lo0bits+0x4e>
 800efe4:	085b      	lsrs	r3, r3, #1
 800efe6:	f100 0001 	add.w	r0, r0, #1
 800efea:	d003      	beq.n	800eff4 <__lo0bits+0x56>
 800efec:	6013      	str	r3, [r2, #0]
 800efee:	4770      	bx	lr
 800eff0:	2000      	movs	r0, #0
 800eff2:	4770      	bx	lr
 800eff4:	2020      	movs	r0, #32
 800eff6:	4770      	bx	lr

0800eff8 <__i2b>:
 800eff8:	b510      	push	{r4, lr}
 800effa:	460c      	mov	r4, r1
 800effc:	2101      	movs	r1, #1
 800effe:	f7ff febd 	bl	800ed7c <_Balloc>
 800f002:	4602      	mov	r2, r0
 800f004:	b928      	cbnz	r0, 800f012 <__i2b+0x1a>
 800f006:	4b05      	ldr	r3, [pc, #20]	@ (800f01c <__i2b+0x24>)
 800f008:	4805      	ldr	r0, [pc, #20]	@ (800f020 <__i2b+0x28>)
 800f00a:	f240 1145 	movw	r1, #325	@ 0x145
 800f00e:	f7fe fff3 	bl	800dff8 <__assert_func>
 800f012:	2301      	movs	r3, #1
 800f014:	6144      	str	r4, [r0, #20]
 800f016:	6103      	str	r3, [r0, #16]
 800f018:	bd10      	pop	{r4, pc}
 800f01a:	bf00      	nop
 800f01c:	08012ca4 	.word	0x08012ca4
 800f020:	08012cb5 	.word	0x08012cb5

0800f024 <__multiply>:
 800f024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f028:	4617      	mov	r7, r2
 800f02a:	690a      	ldr	r2, [r1, #16]
 800f02c:	693b      	ldr	r3, [r7, #16]
 800f02e:	429a      	cmp	r2, r3
 800f030:	bfa8      	it	ge
 800f032:	463b      	movge	r3, r7
 800f034:	4689      	mov	r9, r1
 800f036:	bfa4      	itt	ge
 800f038:	460f      	movge	r7, r1
 800f03a:	4699      	movge	r9, r3
 800f03c:	693d      	ldr	r5, [r7, #16]
 800f03e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f042:	68bb      	ldr	r3, [r7, #8]
 800f044:	6879      	ldr	r1, [r7, #4]
 800f046:	eb05 060a 	add.w	r6, r5, sl
 800f04a:	42b3      	cmp	r3, r6
 800f04c:	b085      	sub	sp, #20
 800f04e:	bfb8      	it	lt
 800f050:	3101      	addlt	r1, #1
 800f052:	f7ff fe93 	bl	800ed7c <_Balloc>
 800f056:	b930      	cbnz	r0, 800f066 <__multiply+0x42>
 800f058:	4602      	mov	r2, r0
 800f05a:	4b41      	ldr	r3, [pc, #260]	@ (800f160 <__multiply+0x13c>)
 800f05c:	4841      	ldr	r0, [pc, #260]	@ (800f164 <__multiply+0x140>)
 800f05e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f062:	f7fe ffc9 	bl	800dff8 <__assert_func>
 800f066:	f100 0414 	add.w	r4, r0, #20
 800f06a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f06e:	4623      	mov	r3, r4
 800f070:	2200      	movs	r2, #0
 800f072:	4573      	cmp	r3, lr
 800f074:	d320      	bcc.n	800f0b8 <__multiply+0x94>
 800f076:	f107 0814 	add.w	r8, r7, #20
 800f07a:	f109 0114 	add.w	r1, r9, #20
 800f07e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f082:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f086:	9302      	str	r3, [sp, #8]
 800f088:	1beb      	subs	r3, r5, r7
 800f08a:	3b15      	subs	r3, #21
 800f08c:	f023 0303 	bic.w	r3, r3, #3
 800f090:	3304      	adds	r3, #4
 800f092:	3715      	adds	r7, #21
 800f094:	42bd      	cmp	r5, r7
 800f096:	bf38      	it	cc
 800f098:	2304      	movcc	r3, #4
 800f09a:	9301      	str	r3, [sp, #4]
 800f09c:	9b02      	ldr	r3, [sp, #8]
 800f09e:	9103      	str	r1, [sp, #12]
 800f0a0:	428b      	cmp	r3, r1
 800f0a2:	d80c      	bhi.n	800f0be <__multiply+0x9a>
 800f0a4:	2e00      	cmp	r6, #0
 800f0a6:	dd03      	ble.n	800f0b0 <__multiply+0x8c>
 800f0a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d055      	beq.n	800f15c <__multiply+0x138>
 800f0b0:	6106      	str	r6, [r0, #16]
 800f0b2:	b005      	add	sp, #20
 800f0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0b8:	f843 2b04 	str.w	r2, [r3], #4
 800f0bc:	e7d9      	b.n	800f072 <__multiply+0x4e>
 800f0be:	f8b1 a000 	ldrh.w	sl, [r1]
 800f0c2:	f1ba 0f00 	cmp.w	sl, #0
 800f0c6:	d01f      	beq.n	800f108 <__multiply+0xe4>
 800f0c8:	46c4      	mov	ip, r8
 800f0ca:	46a1      	mov	r9, r4
 800f0cc:	2700      	movs	r7, #0
 800f0ce:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f0d2:	f8d9 3000 	ldr.w	r3, [r9]
 800f0d6:	fa1f fb82 	uxth.w	fp, r2
 800f0da:	b29b      	uxth	r3, r3
 800f0dc:	fb0a 330b 	mla	r3, sl, fp, r3
 800f0e0:	443b      	add	r3, r7
 800f0e2:	f8d9 7000 	ldr.w	r7, [r9]
 800f0e6:	0c12      	lsrs	r2, r2, #16
 800f0e8:	0c3f      	lsrs	r7, r7, #16
 800f0ea:	fb0a 7202 	mla	r2, sl, r2, r7
 800f0ee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f0f2:	b29b      	uxth	r3, r3
 800f0f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f0f8:	4565      	cmp	r5, ip
 800f0fa:	f849 3b04 	str.w	r3, [r9], #4
 800f0fe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f102:	d8e4      	bhi.n	800f0ce <__multiply+0xaa>
 800f104:	9b01      	ldr	r3, [sp, #4]
 800f106:	50e7      	str	r7, [r4, r3]
 800f108:	9b03      	ldr	r3, [sp, #12]
 800f10a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f10e:	3104      	adds	r1, #4
 800f110:	f1b9 0f00 	cmp.w	r9, #0
 800f114:	d020      	beq.n	800f158 <__multiply+0x134>
 800f116:	6823      	ldr	r3, [r4, #0]
 800f118:	4647      	mov	r7, r8
 800f11a:	46a4      	mov	ip, r4
 800f11c:	f04f 0a00 	mov.w	sl, #0
 800f120:	f8b7 b000 	ldrh.w	fp, [r7]
 800f124:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f128:	fb09 220b 	mla	r2, r9, fp, r2
 800f12c:	4452      	add	r2, sl
 800f12e:	b29b      	uxth	r3, r3
 800f130:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f134:	f84c 3b04 	str.w	r3, [ip], #4
 800f138:	f857 3b04 	ldr.w	r3, [r7], #4
 800f13c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f140:	f8bc 3000 	ldrh.w	r3, [ip]
 800f144:	fb09 330a 	mla	r3, r9, sl, r3
 800f148:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f14c:	42bd      	cmp	r5, r7
 800f14e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f152:	d8e5      	bhi.n	800f120 <__multiply+0xfc>
 800f154:	9a01      	ldr	r2, [sp, #4]
 800f156:	50a3      	str	r3, [r4, r2]
 800f158:	3404      	adds	r4, #4
 800f15a:	e79f      	b.n	800f09c <__multiply+0x78>
 800f15c:	3e01      	subs	r6, #1
 800f15e:	e7a1      	b.n	800f0a4 <__multiply+0x80>
 800f160:	08012ca4 	.word	0x08012ca4
 800f164:	08012cb5 	.word	0x08012cb5

0800f168 <__pow5mult>:
 800f168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f16c:	4615      	mov	r5, r2
 800f16e:	f012 0203 	ands.w	r2, r2, #3
 800f172:	4607      	mov	r7, r0
 800f174:	460e      	mov	r6, r1
 800f176:	d007      	beq.n	800f188 <__pow5mult+0x20>
 800f178:	4c25      	ldr	r4, [pc, #148]	@ (800f210 <__pow5mult+0xa8>)
 800f17a:	3a01      	subs	r2, #1
 800f17c:	2300      	movs	r3, #0
 800f17e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f182:	f7ff fe5d 	bl	800ee40 <__multadd>
 800f186:	4606      	mov	r6, r0
 800f188:	10ad      	asrs	r5, r5, #2
 800f18a:	d03d      	beq.n	800f208 <__pow5mult+0xa0>
 800f18c:	69fc      	ldr	r4, [r7, #28]
 800f18e:	b97c      	cbnz	r4, 800f1b0 <__pow5mult+0x48>
 800f190:	2010      	movs	r0, #16
 800f192:	f7fd fc85 	bl	800caa0 <malloc>
 800f196:	4602      	mov	r2, r0
 800f198:	61f8      	str	r0, [r7, #28]
 800f19a:	b928      	cbnz	r0, 800f1a8 <__pow5mult+0x40>
 800f19c:	4b1d      	ldr	r3, [pc, #116]	@ (800f214 <__pow5mult+0xac>)
 800f19e:	481e      	ldr	r0, [pc, #120]	@ (800f218 <__pow5mult+0xb0>)
 800f1a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f1a4:	f7fe ff28 	bl	800dff8 <__assert_func>
 800f1a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f1ac:	6004      	str	r4, [r0, #0]
 800f1ae:	60c4      	str	r4, [r0, #12]
 800f1b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f1b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f1b8:	b94c      	cbnz	r4, 800f1ce <__pow5mult+0x66>
 800f1ba:	f240 2171 	movw	r1, #625	@ 0x271
 800f1be:	4638      	mov	r0, r7
 800f1c0:	f7ff ff1a 	bl	800eff8 <__i2b>
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	f8c8 0008 	str.w	r0, [r8, #8]
 800f1ca:	4604      	mov	r4, r0
 800f1cc:	6003      	str	r3, [r0, #0]
 800f1ce:	f04f 0900 	mov.w	r9, #0
 800f1d2:	07eb      	lsls	r3, r5, #31
 800f1d4:	d50a      	bpl.n	800f1ec <__pow5mult+0x84>
 800f1d6:	4631      	mov	r1, r6
 800f1d8:	4622      	mov	r2, r4
 800f1da:	4638      	mov	r0, r7
 800f1dc:	f7ff ff22 	bl	800f024 <__multiply>
 800f1e0:	4631      	mov	r1, r6
 800f1e2:	4680      	mov	r8, r0
 800f1e4:	4638      	mov	r0, r7
 800f1e6:	f7ff fe09 	bl	800edfc <_Bfree>
 800f1ea:	4646      	mov	r6, r8
 800f1ec:	106d      	asrs	r5, r5, #1
 800f1ee:	d00b      	beq.n	800f208 <__pow5mult+0xa0>
 800f1f0:	6820      	ldr	r0, [r4, #0]
 800f1f2:	b938      	cbnz	r0, 800f204 <__pow5mult+0x9c>
 800f1f4:	4622      	mov	r2, r4
 800f1f6:	4621      	mov	r1, r4
 800f1f8:	4638      	mov	r0, r7
 800f1fa:	f7ff ff13 	bl	800f024 <__multiply>
 800f1fe:	6020      	str	r0, [r4, #0]
 800f200:	f8c0 9000 	str.w	r9, [r0]
 800f204:	4604      	mov	r4, r0
 800f206:	e7e4      	b.n	800f1d2 <__pow5mult+0x6a>
 800f208:	4630      	mov	r0, r6
 800f20a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f20e:	bf00      	nop
 800f210:	08012da4 	.word	0x08012da4
 800f214:	08012c35 	.word	0x08012c35
 800f218:	08012cb5 	.word	0x08012cb5

0800f21c <__lshift>:
 800f21c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f220:	460c      	mov	r4, r1
 800f222:	6849      	ldr	r1, [r1, #4]
 800f224:	6923      	ldr	r3, [r4, #16]
 800f226:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f22a:	68a3      	ldr	r3, [r4, #8]
 800f22c:	4607      	mov	r7, r0
 800f22e:	4691      	mov	r9, r2
 800f230:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f234:	f108 0601 	add.w	r6, r8, #1
 800f238:	42b3      	cmp	r3, r6
 800f23a:	db0b      	blt.n	800f254 <__lshift+0x38>
 800f23c:	4638      	mov	r0, r7
 800f23e:	f7ff fd9d 	bl	800ed7c <_Balloc>
 800f242:	4605      	mov	r5, r0
 800f244:	b948      	cbnz	r0, 800f25a <__lshift+0x3e>
 800f246:	4602      	mov	r2, r0
 800f248:	4b28      	ldr	r3, [pc, #160]	@ (800f2ec <__lshift+0xd0>)
 800f24a:	4829      	ldr	r0, [pc, #164]	@ (800f2f0 <__lshift+0xd4>)
 800f24c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f250:	f7fe fed2 	bl	800dff8 <__assert_func>
 800f254:	3101      	adds	r1, #1
 800f256:	005b      	lsls	r3, r3, #1
 800f258:	e7ee      	b.n	800f238 <__lshift+0x1c>
 800f25a:	2300      	movs	r3, #0
 800f25c:	f100 0114 	add.w	r1, r0, #20
 800f260:	f100 0210 	add.w	r2, r0, #16
 800f264:	4618      	mov	r0, r3
 800f266:	4553      	cmp	r3, sl
 800f268:	db33      	blt.n	800f2d2 <__lshift+0xb6>
 800f26a:	6920      	ldr	r0, [r4, #16]
 800f26c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f270:	f104 0314 	add.w	r3, r4, #20
 800f274:	f019 091f 	ands.w	r9, r9, #31
 800f278:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f27c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f280:	d02b      	beq.n	800f2da <__lshift+0xbe>
 800f282:	f1c9 0e20 	rsb	lr, r9, #32
 800f286:	468a      	mov	sl, r1
 800f288:	2200      	movs	r2, #0
 800f28a:	6818      	ldr	r0, [r3, #0]
 800f28c:	fa00 f009 	lsl.w	r0, r0, r9
 800f290:	4310      	orrs	r0, r2
 800f292:	f84a 0b04 	str.w	r0, [sl], #4
 800f296:	f853 2b04 	ldr.w	r2, [r3], #4
 800f29a:	459c      	cmp	ip, r3
 800f29c:	fa22 f20e 	lsr.w	r2, r2, lr
 800f2a0:	d8f3      	bhi.n	800f28a <__lshift+0x6e>
 800f2a2:	ebac 0304 	sub.w	r3, ip, r4
 800f2a6:	3b15      	subs	r3, #21
 800f2a8:	f023 0303 	bic.w	r3, r3, #3
 800f2ac:	3304      	adds	r3, #4
 800f2ae:	f104 0015 	add.w	r0, r4, #21
 800f2b2:	4560      	cmp	r0, ip
 800f2b4:	bf88      	it	hi
 800f2b6:	2304      	movhi	r3, #4
 800f2b8:	50ca      	str	r2, [r1, r3]
 800f2ba:	b10a      	cbz	r2, 800f2c0 <__lshift+0xa4>
 800f2bc:	f108 0602 	add.w	r6, r8, #2
 800f2c0:	3e01      	subs	r6, #1
 800f2c2:	4638      	mov	r0, r7
 800f2c4:	612e      	str	r6, [r5, #16]
 800f2c6:	4621      	mov	r1, r4
 800f2c8:	f7ff fd98 	bl	800edfc <_Bfree>
 800f2cc:	4628      	mov	r0, r5
 800f2ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2d2:	f842 0f04 	str.w	r0, [r2, #4]!
 800f2d6:	3301      	adds	r3, #1
 800f2d8:	e7c5      	b.n	800f266 <__lshift+0x4a>
 800f2da:	3904      	subs	r1, #4
 800f2dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2e0:	f841 2f04 	str.w	r2, [r1, #4]!
 800f2e4:	459c      	cmp	ip, r3
 800f2e6:	d8f9      	bhi.n	800f2dc <__lshift+0xc0>
 800f2e8:	e7ea      	b.n	800f2c0 <__lshift+0xa4>
 800f2ea:	bf00      	nop
 800f2ec:	08012ca4 	.word	0x08012ca4
 800f2f0:	08012cb5 	.word	0x08012cb5

0800f2f4 <__mcmp>:
 800f2f4:	690a      	ldr	r2, [r1, #16]
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	6900      	ldr	r0, [r0, #16]
 800f2fa:	1a80      	subs	r0, r0, r2
 800f2fc:	b530      	push	{r4, r5, lr}
 800f2fe:	d10e      	bne.n	800f31e <__mcmp+0x2a>
 800f300:	3314      	adds	r3, #20
 800f302:	3114      	adds	r1, #20
 800f304:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f308:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f30c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f310:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f314:	4295      	cmp	r5, r2
 800f316:	d003      	beq.n	800f320 <__mcmp+0x2c>
 800f318:	d205      	bcs.n	800f326 <__mcmp+0x32>
 800f31a:	f04f 30ff 	mov.w	r0, #4294967295
 800f31e:	bd30      	pop	{r4, r5, pc}
 800f320:	42a3      	cmp	r3, r4
 800f322:	d3f3      	bcc.n	800f30c <__mcmp+0x18>
 800f324:	e7fb      	b.n	800f31e <__mcmp+0x2a>
 800f326:	2001      	movs	r0, #1
 800f328:	e7f9      	b.n	800f31e <__mcmp+0x2a>
	...

0800f32c <__mdiff>:
 800f32c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f330:	4689      	mov	r9, r1
 800f332:	4606      	mov	r6, r0
 800f334:	4611      	mov	r1, r2
 800f336:	4648      	mov	r0, r9
 800f338:	4614      	mov	r4, r2
 800f33a:	f7ff ffdb 	bl	800f2f4 <__mcmp>
 800f33e:	1e05      	subs	r5, r0, #0
 800f340:	d112      	bne.n	800f368 <__mdiff+0x3c>
 800f342:	4629      	mov	r1, r5
 800f344:	4630      	mov	r0, r6
 800f346:	f7ff fd19 	bl	800ed7c <_Balloc>
 800f34a:	4602      	mov	r2, r0
 800f34c:	b928      	cbnz	r0, 800f35a <__mdiff+0x2e>
 800f34e:	4b3f      	ldr	r3, [pc, #252]	@ (800f44c <__mdiff+0x120>)
 800f350:	f240 2137 	movw	r1, #567	@ 0x237
 800f354:	483e      	ldr	r0, [pc, #248]	@ (800f450 <__mdiff+0x124>)
 800f356:	f7fe fe4f 	bl	800dff8 <__assert_func>
 800f35a:	2301      	movs	r3, #1
 800f35c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f360:	4610      	mov	r0, r2
 800f362:	b003      	add	sp, #12
 800f364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f368:	bfbc      	itt	lt
 800f36a:	464b      	movlt	r3, r9
 800f36c:	46a1      	movlt	r9, r4
 800f36e:	4630      	mov	r0, r6
 800f370:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f374:	bfba      	itte	lt
 800f376:	461c      	movlt	r4, r3
 800f378:	2501      	movlt	r5, #1
 800f37a:	2500      	movge	r5, #0
 800f37c:	f7ff fcfe 	bl	800ed7c <_Balloc>
 800f380:	4602      	mov	r2, r0
 800f382:	b918      	cbnz	r0, 800f38c <__mdiff+0x60>
 800f384:	4b31      	ldr	r3, [pc, #196]	@ (800f44c <__mdiff+0x120>)
 800f386:	f240 2145 	movw	r1, #581	@ 0x245
 800f38a:	e7e3      	b.n	800f354 <__mdiff+0x28>
 800f38c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f390:	6926      	ldr	r6, [r4, #16]
 800f392:	60c5      	str	r5, [r0, #12]
 800f394:	f109 0310 	add.w	r3, r9, #16
 800f398:	f109 0514 	add.w	r5, r9, #20
 800f39c:	f104 0e14 	add.w	lr, r4, #20
 800f3a0:	f100 0b14 	add.w	fp, r0, #20
 800f3a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f3a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f3ac:	9301      	str	r3, [sp, #4]
 800f3ae:	46d9      	mov	r9, fp
 800f3b0:	f04f 0c00 	mov.w	ip, #0
 800f3b4:	9b01      	ldr	r3, [sp, #4]
 800f3b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f3ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f3be:	9301      	str	r3, [sp, #4]
 800f3c0:	fa1f f38a 	uxth.w	r3, sl
 800f3c4:	4619      	mov	r1, r3
 800f3c6:	b283      	uxth	r3, r0
 800f3c8:	1acb      	subs	r3, r1, r3
 800f3ca:	0c00      	lsrs	r0, r0, #16
 800f3cc:	4463      	add	r3, ip
 800f3ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f3d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f3d6:	b29b      	uxth	r3, r3
 800f3d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f3dc:	4576      	cmp	r6, lr
 800f3de:	f849 3b04 	str.w	r3, [r9], #4
 800f3e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f3e6:	d8e5      	bhi.n	800f3b4 <__mdiff+0x88>
 800f3e8:	1b33      	subs	r3, r6, r4
 800f3ea:	3b15      	subs	r3, #21
 800f3ec:	f023 0303 	bic.w	r3, r3, #3
 800f3f0:	3415      	adds	r4, #21
 800f3f2:	3304      	adds	r3, #4
 800f3f4:	42a6      	cmp	r6, r4
 800f3f6:	bf38      	it	cc
 800f3f8:	2304      	movcc	r3, #4
 800f3fa:	441d      	add	r5, r3
 800f3fc:	445b      	add	r3, fp
 800f3fe:	461e      	mov	r6, r3
 800f400:	462c      	mov	r4, r5
 800f402:	4544      	cmp	r4, r8
 800f404:	d30e      	bcc.n	800f424 <__mdiff+0xf8>
 800f406:	f108 0103 	add.w	r1, r8, #3
 800f40a:	1b49      	subs	r1, r1, r5
 800f40c:	f021 0103 	bic.w	r1, r1, #3
 800f410:	3d03      	subs	r5, #3
 800f412:	45a8      	cmp	r8, r5
 800f414:	bf38      	it	cc
 800f416:	2100      	movcc	r1, #0
 800f418:	440b      	add	r3, r1
 800f41a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f41e:	b191      	cbz	r1, 800f446 <__mdiff+0x11a>
 800f420:	6117      	str	r7, [r2, #16]
 800f422:	e79d      	b.n	800f360 <__mdiff+0x34>
 800f424:	f854 1b04 	ldr.w	r1, [r4], #4
 800f428:	46e6      	mov	lr, ip
 800f42a:	0c08      	lsrs	r0, r1, #16
 800f42c:	fa1c fc81 	uxtah	ip, ip, r1
 800f430:	4471      	add	r1, lr
 800f432:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f436:	b289      	uxth	r1, r1
 800f438:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f43c:	f846 1b04 	str.w	r1, [r6], #4
 800f440:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f444:	e7dd      	b.n	800f402 <__mdiff+0xd6>
 800f446:	3f01      	subs	r7, #1
 800f448:	e7e7      	b.n	800f41a <__mdiff+0xee>
 800f44a:	bf00      	nop
 800f44c:	08012ca4 	.word	0x08012ca4
 800f450:	08012cb5 	.word	0x08012cb5

0800f454 <__ulp>:
 800f454:	b082      	sub	sp, #8
 800f456:	ed8d 0b00 	vstr	d0, [sp]
 800f45a:	9a01      	ldr	r2, [sp, #4]
 800f45c:	4b0f      	ldr	r3, [pc, #60]	@ (800f49c <__ulp+0x48>)
 800f45e:	4013      	ands	r3, r2
 800f460:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f464:	2b00      	cmp	r3, #0
 800f466:	dc08      	bgt.n	800f47a <__ulp+0x26>
 800f468:	425b      	negs	r3, r3
 800f46a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f46e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f472:	da04      	bge.n	800f47e <__ulp+0x2a>
 800f474:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f478:	4113      	asrs	r3, r2
 800f47a:	2200      	movs	r2, #0
 800f47c:	e008      	b.n	800f490 <__ulp+0x3c>
 800f47e:	f1a2 0314 	sub.w	r3, r2, #20
 800f482:	2b1e      	cmp	r3, #30
 800f484:	bfda      	itte	le
 800f486:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f48a:	40da      	lsrle	r2, r3
 800f48c:	2201      	movgt	r2, #1
 800f48e:	2300      	movs	r3, #0
 800f490:	4619      	mov	r1, r3
 800f492:	4610      	mov	r0, r2
 800f494:	ec41 0b10 	vmov	d0, r0, r1
 800f498:	b002      	add	sp, #8
 800f49a:	4770      	bx	lr
 800f49c:	7ff00000 	.word	0x7ff00000

0800f4a0 <__b2d>:
 800f4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4a4:	6906      	ldr	r6, [r0, #16]
 800f4a6:	f100 0814 	add.w	r8, r0, #20
 800f4aa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f4ae:	1f37      	subs	r7, r6, #4
 800f4b0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f4b4:	4610      	mov	r0, r2
 800f4b6:	f7ff fd53 	bl	800ef60 <__hi0bits>
 800f4ba:	f1c0 0320 	rsb	r3, r0, #32
 800f4be:	280a      	cmp	r0, #10
 800f4c0:	600b      	str	r3, [r1, #0]
 800f4c2:	491b      	ldr	r1, [pc, #108]	@ (800f530 <__b2d+0x90>)
 800f4c4:	dc15      	bgt.n	800f4f2 <__b2d+0x52>
 800f4c6:	f1c0 0c0b 	rsb	ip, r0, #11
 800f4ca:	fa22 f30c 	lsr.w	r3, r2, ip
 800f4ce:	45b8      	cmp	r8, r7
 800f4d0:	ea43 0501 	orr.w	r5, r3, r1
 800f4d4:	bf34      	ite	cc
 800f4d6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f4da:	2300      	movcs	r3, #0
 800f4dc:	3015      	adds	r0, #21
 800f4de:	fa02 f000 	lsl.w	r0, r2, r0
 800f4e2:	fa23 f30c 	lsr.w	r3, r3, ip
 800f4e6:	4303      	orrs	r3, r0
 800f4e8:	461c      	mov	r4, r3
 800f4ea:	ec45 4b10 	vmov	d0, r4, r5
 800f4ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4f2:	45b8      	cmp	r8, r7
 800f4f4:	bf3a      	itte	cc
 800f4f6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f4fa:	f1a6 0708 	subcc.w	r7, r6, #8
 800f4fe:	2300      	movcs	r3, #0
 800f500:	380b      	subs	r0, #11
 800f502:	d012      	beq.n	800f52a <__b2d+0x8a>
 800f504:	f1c0 0120 	rsb	r1, r0, #32
 800f508:	fa23 f401 	lsr.w	r4, r3, r1
 800f50c:	4082      	lsls	r2, r0
 800f50e:	4322      	orrs	r2, r4
 800f510:	4547      	cmp	r7, r8
 800f512:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f516:	bf8c      	ite	hi
 800f518:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f51c:	2200      	movls	r2, #0
 800f51e:	4083      	lsls	r3, r0
 800f520:	40ca      	lsrs	r2, r1
 800f522:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f526:	4313      	orrs	r3, r2
 800f528:	e7de      	b.n	800f4e8 <__b2d+0x48>
 800f52a:	ea42 0501 	orr.w	r5, r2, r1
 800f52e:	e7db      	b.n	800f4e8 <__b2d+0x48>
 800f530:	3ff00000 	.word	0x3ff00000

0800f534 <__d2b>:
 800f534:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f538:	460f      	mov	r7, r1
 800f53a:	2101      	movs	r1, #1
 800f53c:	ec59 8b10 	vmov	r8, r9, d0
 800f540:	4616      	mov	r6, r2
 800f542:	f7ff fc1b 	bl	800ed7c <_Balloc>
 800f546:	4604      	mov	r4, r0
 800f548:	b930      	cbnz	r0, 800f558 <__d2b+0x24>
 800f54a:	4602      	mov	r2, r0
 800f54c:	4b23      	ldr	r3, [pc, #140]	@ (800f5dc <__d2b+0xa8>)
 800f54e:	4824      	ldr	r0, [pc, #144]	@ (800f5e0 <__d2b+0xac>)
 800f550:	f240 310f 	movw	r1, #783	@ 0x30f
 800f554:	f7fe fd50 	bl	800dff8 <__assert_func>
 800f558:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f55c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f560:	b10d      	cbz	r5, 800f566 <__d2b+0x32>
 800f562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f566:	9301      	str	r3, [sp, #4]
 800f568:	f1b8 0300 	subs.w	r3, r8, #0
 800f56c:	d023      	beq.n	800f5b6 <__d2b+0x82>
 800f56e:	4668      	mov	r0, sp
 800f570:	9300      	str	r3, [sp, #0]
 800f572:	f7ff fd14 	bl	800ef9e <__lo0bits>
 800f576:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f57a:	b1d0      	cbz	r0, 800f5b2 <__d2b+0x7e>
 800f57c:	f1c0 0320 	rsb	r3, r0, #32
 800f580:	fa02 f303 	lsl.w	r3, r2, r3
 800f584:	430b      	orrs	r3, r1
 800f586:	40c2      	lsrs	r2, r0
 800f588:	6163      	str	r3, [r4, #20]
 800f58a:	9201      	str	r2, [sp, #4]
 800f58c:	9b01      	ldr	r3, [sp, #4]
 800f58e:	61a3      	str	r3, [r4, #24]
 800f590:	2b00      	cmp	r3, #0
 800f592:	bf0c      	ite	eq
 800f594:	2201      	moveq	r2, #1
 800f596:	2202      	movne	r2, #2
 800f598:	6122      	str	r2, [r4, #16]
 800f59a:	b1a5      	cbz	r5, 800f5c6 <__d2b+0x92>
 800f59c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f5a0:	4405      	add	r5, r0
 800f5a2:	603d      	str	r5, [r7, #0]
 800f5a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f5a8:	6030      	str	r0, [r6, #0]
 800f5aa:	4620      	mov	r0, r4
 800f5ac:	b003      	add	sp, #12
 800f5ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f5b2:	6161      	str	r1, [r4, #20]
 800f5b4:	e7ea      	b.n	800f58c <__d2b+0x58>
 800f5b6:	a801      	add	r0, sp, #4
 800f5b8:	f7ff fcf1 	bl	800ef9e <__lo0bits>
 800f5bc:	9b01      	ldr	r3, [sp, #4]
 800f5be:	6163      	str	r3, [r4, #20]
 800f5c0:	3020      	adds	r0, #32
 800f5c2:	2201      	movs	r2, #1
 800f5c4:	e7e8      	b.n	800f598 <__d2b+0x64>
 800f5c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f5ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f5ce:	6038      	str	r0, [r7, #0]
 800f5d0:	6918      	ldr	r0, [r3, #16]
 800f5d2:	f7ff fcc5 	bl	800ef60 <__hi0bits>
 800f5d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f5da:	e7e5      	b.n	800f5a8 <__d2b+0x74>
 800f5dc:	08012ca4 	.word	0x08012ca4
 800f5e0:	08012cb5 	.word	0x08012cb5

0800f5e4 <__ratio>:
 800f5e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5e8:	b085      	sub	sp, #20
 800f5ea:	e9cd 1000 	strd	r1, r0, [sp]
 800f5ee:	a902      	add	r1, sp, #8
 800f5f0:	f7ff ff56 	bl	800f4a0 <__b2d>
 800f5f4:	9800      	ldr	r0, [sp, #0]
 800f5f6:	a903      	add	r1, sp, #12
 800f5f8:	ec55 4b10 	vmov	r4, r5, d0
 800f5fc:	f7ff ff50 	bl	800f4a0 <__b2d>
 800f600:	9b01      	ldr	r3, [sp, #4]
 800f602:	6919      	ldr	r1, [r3, #16]
 800f604:	9b00      	ldr	r3, [sp, #0]
 800f606:	691b      	ldr	r3, [r3, #16]
 800f608:	1ac9      	subs	r1, r1, r3
 800f60a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f60e:	1a9b      	subs	r3, r3, r2
 800f610:	ec5b ab10 	vmov	sl, fp, d0
 800f614:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f618:	2b00      	cmp	r3, #0
 800f61a:	bfce      	itee	gt
 800f61c:	462a      	movgt	r2, r5
 800f61e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f622:	465a      	movle	r2, fp
 800f624:	462f      	mov	r7, r5
 800f626:	46d9      	mov	r9, fp
 800f628:	bfcc      	ite	gt
 800f62a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f62e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f632:	464b      	mov	r3, r9
 800f634:	4652      	mov	r2, sl
 800f636:	4620      	mov	r0, r4
 800f638:	4639      	mov	r1, r7
 800f63a:	f7f1 f92f 	bl	800089c <__aeabi_ddiv>
 800f63e:	ec41 0b10 	vmov	d0, r0, r1
 800f642:	b005      	add	sp, #20
 800f644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f648 <__copybits>:
 800f648:	3901      	subs	r1, #1
 800f64a:	b570      	push	{r4, r5, r6, lr}
 800f64c:	1149      	asrs	r1, r1, #5
 800f64e:	6914      	ldr	r4, [r2, #16]
 800f650:	3101      	adds	r1, #1
 800f652:	f102 0314 	add.w	r3, r2, #20
 800f656:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f65a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f65e:	1f05      	subs	r5, r0, #4
 800f660:	42a3      	cmp	r3, r4
 800f662:	d30c      	bcc.n	800f67e <__copybits+0x36>
 800f664:	1aa3      	subs	r3, r4, r2
 800f666:	3b11      	subs	r3, #17
 800f668:	f023 0303 	bic.w	r3, r3, #3
 800f66c:	3211      	adds	r2, #17
 800f66e:	42a2      	cmp	r2, r4
 800f670:	bf88      	it	hi
 800f672:	2300      	movhi	r3, #0
 800f674:	4418      	add	r0, r3
 800f676:	2300      	movs	r3, #0
 800f678:	4288      	cmp	r0, r1
 800f67a:	d305      	bcc.n	800f688 <__copybits+0x40>
 800f67c:	bd70      	pop	{r4, r5, r6, pc}
 800f67e:	f853 6b04 	ldr.w	r6, [r3], #4
 800f682:	f845 6f04 	str.w	r6, [r5, #4]!
 800f686:	e7eb      	b.n	800f660 <__copybits+0x18>
 800f688:	f840 3b04 	str.w	r3, [r0], #4
 800f68c:	e7f4      	b.n	800f678 <__copybits+0x30>

0800f68e <__any_on>:
 800f68e:	f100 0214 	add.w	r2, r0, #20
 800f692:	6900      	ldr	r0, [r0, #16]
 800f694:	114b      	asrs	r3, r1, #5
 800f696:	4298      	cmp	r0, r3
 800f698:	b510      	push	{r4, lr}
 800f69a:	db11      	blt.n	800f6c0 <__any_on+0x32>
 800f69c:	dd0a      	ble.n	800f6b4 <__any_on+0x26>
 800f69e:	f011 011f 	ands.w	r1, r1, #31
 800f6a2:	d007      	beq.n	800f6b4 <__any_on+0x26>
 800f6a4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f6a8:	fa24 f001 	lsr.w	r0, r4, r1
 800f6ac:	fa00 f101 	lsl.w	r1, r0, r1
 800f6b0:	428c      	cmp	r4, r1
 800f6b2:	d10b      	bne.n	800f6cc <__any_on+0x3e>
 800f6b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f6b8:	4293      	cmp	r3, r2
 800f6ba:	d803      	bhi.n	800f6c4 <__any_on+0x36>
 800f6bc:	2000      	movs	r0, #0
 800f6be:	bd10      	pop	{r4, pc}
 800f6c0:	4603      	mov	r3, r0
 800f6c2:	e7f7      	b.n	800f6b4 <__any_on+0x26>
 800f6c4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f6c8:	2900      	cmp	r1, #0
 800f6ca:	d0f5      	beq.n	800f6b8 <__any_on+0x2a>
 800f6cc:	2001      	movs	r0, #1
 800f6ce:	e7f6      	b.n	800f6be <__any_on+0x30>

0800f6d0 <sulp>:
 800f6d0:	b570      	push	{r4, r5, r6, lr}
 800f6d2:	4604      	mov	r4, r0
 800f6d4:	460d      	mov	r5, r1
 800f6d6:	ec45 4b10 	vmov	d0, r4, r5
 800f6da:	4616      	mov	r6, r2
 800f6dc:	f7ff feba 	bl	800f454 <__ulp>
 800f6e0:	ec51 0b10 	vmov	r0, r1, d0
 800f6e4:	b17e      	cbz	r6, 800f706 <sulp+0x36>
 800f6e6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f6ea:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	dd09      	ble.n	800f706 <sulp+0x36>
 800f6f2:	051b      	lsls	r3, r3, #20
 800f6f4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f6f8:	2400      	movs	r4, #0
 800f6fa:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f6fe:	4622      	mov	r2, r4
 800f700:	462b      	mov	r3, r5
 800f702:	f7f0 ffa1 	bl	8000648 <__aeabi_dmul>
 800f706:	ec41 0b10 	vmov	d0, r0, r1
 800f70a:	bd70      	pop	{r4, r5, r6, pc}
 800f70c:	0000      	movs	r0, r0
	...

0800f710 <_strtod_l>:
 800f710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f714:	b09f      	sub	sp, #124	@ 0x7c
 800f716:	460c      	mov	r4, r1
 800f718:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f71a:	2200      	movs	r2, #0
 800f71c:	921a      	str	r2, [sp, #104]	@ 0x68
 800f71e:	9005      	str	r0, [sp, #20]
 800f720:	f04f 0a00 	mov.w	sl, #0
 800f724:	f04f 0b00 	mov.w	fp, #0
 800f728:	460a      	mov	r2, r1
 800f72a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f72c:	7811      	ldrb	r1, [r2, #0]
 800f72e:	292b      	cmp	r1, #43	@ 0x2b
 800f730:	d04a      	beq.n	800f7c8 <_strtod_l+0xb8>
 800f732:	d838      	bhi.n	800f7a6 <_strtod_l+0x96>
 800f734:	290d      	cmp	r1, #13
 800f736:	d832      	bhi.n	800f79e <_strtod_l+0x8e>
 800f738:	2908      	cmp	r1, #8
 800f73a:	d832      	bhi.n	800f7a2 <_strtod_l+0x92>
 800f73c:	2900      	cmp	r1, #0
 800f73e:	d03b      	beq.n	800f7b8 <_strtod_l+0xa8>
 800f740:	2200      	movs	r2, #0
 800f742:	920e      	str	r2, [sp, #56]	@ 0x38
 800f744:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f746:	782a      	ldrb	r2, [r5, #0]
 800f748:	2a30      	cmp	r2, #48	@ 0x30
 800f74a:	f040 80b2 	bne.w	800f8b2 <_strtod_l+0x1a2>
 800f74e:	786a      	ldrb	r2, [r5, #1]
 800f750:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f754:	2a58      	cmp	r2, #88	@ 0x58
 800f756:	d16e      	bne.n	800f836 <_strtod_l+0x126>
 800f758:	9302      	str	r3, [sp, #8]
 800f75a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f75c:	9301      	str	r3, [sp, #4]
 800f75e:	ab1a      	add	r3, sp, #104	@ 0x68
 800f760:	9300      	str	r3, [sp, #0]
 800f762:	4a8f      	ldr	r2, [pc, #572]	@ (800f9a0 <_strtod_l+0x290>)
 800f764:	9805      	ldr	r0, [sp, #20]
 800f766:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f768:	a919      	add	r1, sp, #100	@ 0x64
 800f76a:	f001 fddb 	bl	8011324 <__gethex>
 800f76e:	f010 060f 	ands.w	r6, r0, #15
 800f772:	4604      	mov	r4, r0
 800f774:	d005      	beq.n	800f782 <_strtod_l+0x72>
 800f776:	2e06      	cmp	r6, #6
 800f778:	d128      	bne.n	800f7cc <_strtod_l+0xbc>
 800f77a:	3501      	adds	r5, #1
 800f77c:	2300      	movs	r3, #0
 800f77e:	9519      	str	r5, [sp, #100]	@ 0x64
 800f780:	930e      	str	r3, [sp, #56]	@ 0x38
 800f782:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f784:	2b00      	cmp	r3, #0
 800f786:	f040 858e 	bne.w	80102a6 <_strtod_l+0xb96>
 800f78a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f78c:	b1cb      	cbz	r3, 800f7c2 <_strtod_l+0xb2>
 800f78e:	4652      	mov	r2, sl
 800f790:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f794:	ec43 2b10 	vmov	d0, r2, r3
 800f798:	b01f      	add	sp, #124	@ 0x7c
 800f79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f79e:	2920      	cmp	r1, #32
 800f7a0:	d1ce      	bne.n	800f740 <_strtod_l+0x30>
 800f7a2:	3201      	adds	r2, #1
 800f7a4:	e7c1      	b.n	800f72a <_strtod_l+0x1a>
 800f7a6:	292d      	cmp	r1, #45	@ 0x2d
 800f7a8:	d1ca      	bne.n	800f740 <_strtod_l+0x30>
 800f7aa:	2101      	movs	r1, #1
 800f7ac:	910e      	str	r1, [sp, #56]	@ 0x38
 800f7ae:	1c51      	adds	r1, r2, #1
 800f7b0:	9119      	str	r1, [sp, #100]	@ 0x64
 800f7b2:	7852      	ldrb	r2, [r2, #1]
 800f7b4:	2a00      	cmp	r2, #0
 800f7b6:	d1c5      	bne.n	800f744 <_strtod_l+0x34>
 800f7b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f7ba:	9419      	str	r4, [sp, #100]	@ 0x64
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	f040 8570 	bne.w	80102a2 <_strtod_l+0xb92>
 800f7c2:	4652      	mov	r2, sl
 800f7c4:	465b      	mov	r3, fp
 800f7c6:	e7e5      	b.n	800f794 <_strtod_l+0x84>
 800f7c8:	2100      	movs	r1, #0
 800f7ca:	e7ef      	b.n	800f7ac <_strtod_l+0x9c>
 800f7cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f7ce:	b13a      	cbz	r2, 800f7e0 <_strtod_l+0xd0>
 800f7d0:	2135      	movs	r1, #53	@ 0x35
 800f7d2:	a81c      	add	r0, sp, #112	@ 0x70
 800f7d4:	f7ff ff38 	bl	800f648 <__copybits>
 800f7d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f7da:	9805      	ldr	r0, [sp, #20]
 800f7dc:	f7ff fb0e 	bl	800edfc <_Bfree>
 800f7e0:	3e01      	subs	r6, #1
 800f7e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f7e4:	2e04      	cmp	r6, #4
 800f7e6:	d806      	bhi.n	800f7f6 <_strtod_l+0xe6>
 800f7e8:	e8df f006 	tbb	[pc, r6]
 800f7ec:	201d0314 	.word	0x201d0314
 800f7f0:	14          	.byte	0x14
 800f7f1:	00          	.byte	0x00
 800f7f2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f7f6:	05e1      	lsls	r1, r4, #23
 800f7f8:	bf48      	it	mi
 800f7fa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f7fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f802:	0d1b      	lsrs	r3, r3, #20
 800f804:	051b      	lsls	r3, r3, #20
 800f806:	2b00      	cmp	r3, #0
 800f808:	d1bb      	bne.n	800f782 <_strtod_l+0x72>
 800f80a:	f7fe fbb5 	bl	800df78 <__errno>
 800f80e:	2322      	movs	r3, #34	@ 0x22
 800f810:	6003      	str	r3, [r0, #0]
 800f812:	e7b6      	b.n	800f782 <_strtod_l+0x72>
 800f814:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f818:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f81c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f820:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f824:	e7e7      	b.n	800f7f6 <_strtod_l+0xe6>
 800f826:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f9a8 <_strtod_l+0x298>
 800f82a:	e7e4      	b.n	800f7f6 <_strtod_l+0xe6>
 800f82c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f830:	f04f 3aff 	mov.w	sl, #4294967295
 800f834:	e7df      	b.n	800f7f6 <_strtod_l+0xe6>
 800f836:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f838:	1c5a      	adds	r2, r3, #1
 800f83a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f83c:	785b      	ldrb	r3, [r3, #1]
 800f83e:	2b30      	cmp	r3, #48	@ 0x30
 800f840:	d0f9      	beq.n	800f836 <_strtod_l+0x126>
 800f842:	2b00      	cmp	r3, #0
 800f844:	d09d      	beq.n	800f782 <_strtod_l+0x72>
 800f846:	2301      	movs	r3, #1
 800f848:	2700      	movs	r7, #0
 800f84a:	9308      	str	r3, [sp, #32]
 800f84c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f84e:	930c      	str	r3, [sp, #48]	@ 0x30
 800f850:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f852:	46b9      	mov	r9, r7
 800f854:	220a      	movs	r2, #10
 800f856:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f858:	7805      	ldrb	r5, [r0, #0]
 800f85a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f85e:	b2d9      	uxtb	r1, r3
 800f860:	2909      	cmp	r1, #9
 800f862:	d928      	bls.n	800f8b6 <_strtod_l+0x1a6>
 800f864:	494f      	ldr	r1, [pc, #316]	@ (800f9a4 <_strtod_l+0x294>)
 800f866:	2201      	movs	r2, #1
 800f868:	f7fe fb1a 	bl	800dea0 <strncmp>
 800f86c:	2800      	cmp	r0, #0
 800f86e:	d032      	beq.n	800f8d6 <_strtod_l+0x1c6>
 800f870:	2000      	movs	r0, #0
 800f872:	462a      	mov	r2, r5
 800f874:	900a      	str	r0, [sp, #40]	@ 0x28
 800f876:	464d      	mov	r5, r9
 800f878:	4603      	mov	r3, r0
 800f87a:	2a65      	cmp	r2, #101	@ 0x65
 800f87c:	d001      	beq.n	800f882 <_strtod_l+0x172>
 800f87e:	2a45      	cmp	r2, #69	@ 0x45
 800f880:	d114      	bne.n	800f8ac <_strtod_l+0x19c>
 800f882:	b91d      	cbnz	r5, 800f88c <_strtod_l+0x17c>
 800f884:	9a08      	ldr	r2, [sp, #32]
 800f886:	4302      	orrs	r2, r0
 800f888:	d096      	beq.n	800f7b8 <_strtod_l+0xa8>
 800f88a:	2500      	movs	r5, #0
 800f88c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f88e:	1c62      	adds	r2, r4, #1
 800f890:	9219      	str	r2, [sp, #100]	@ 0x64
 800f892:	7862      	ldrb	r2, [r4, #1]
 800f894:	2a2b      	cmp	r2, #43	@ 0x2b
 800f896:	d07a      	beq.n	800f98e <_strtod_l+0x27e>
 800f898:	2a2d      	cmp	r2, #45	@ 0x2d
 800f89a:	d07e      	beq.n	800f99a <_strtod_l+0x28a>
 800f89c:	f04f 0c00 	mov.w	ip, #0
 800f8a0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f8a4:	2909      	cmp	r1, #9
 800f8a6:	f240 8085 	bls.w	800f9b4 <_strtod_l+0x2a4>
 800f8aa:	9419      	str	r4, [sp, #100]	@ 0x64
 800f8ac:	f04f 0800 	mov.w	r8, #0
 800f8b0:	e0a5      	b.n	800f9fe <_strtod_l+0x2ee>
 800f8b2:	2300      	movs	r3, #0
 800f8b4:	e7c8      	b.n	800f848 <_strtod_l+0x138>
 800f8b6:	f1b9 0f08 	cmp.w	r9, #8
 800f8ba:	bfd8      	it	le
 800f8bc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f8be:	f100 0001 	add.w	r0, r0, #1
 800f8c2:	bfda      	itte	le
 800f8c4:	fb02 3301 	mlale	r3, r2, r1, r3
 800f8c8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f8ca:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f8ce:	f109 0901 	add.w	r9, r9, #1
 800f8d2:	9019      	str	r0, [sp, #100]	@ 0x64
 800f8d4:	e7bf      	b.n	800f856 <_strtod_l+0x146>
 800f8d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f8d8:	1c5a      	adds	r2, r3, #1
 800f8da:	9219      	str	r2, [sp, #100]	@ 0x64
 800f8dc:	785a      	ldrb	r2, [r3, #1]
 800f8de:	f1b9 0f00 	cmp.w	r9, #0
 800f8e2:	d03b      	beq.n	800f95c <_strtod_l+0x24c>
 800f8e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800f8e6:	464d      	mov	r5, r9
 800f8e8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f8ec:	2b09      	cmp	r3, #9
 800f8ee:	d912      	bls.n	800f916 <_strtod_l+0x206>
 800f8f0:	2301      	movs	r3, #1
 800f8f2:	e7c2      	b.n	800f87a <_strtod_l+0x16a>
 800f8f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f8f6:	1c5a      	adds	r2, r3, #1
 800f8f8:	9219      	str	r2, [sp, #100]	@ 0x64
 800f8fa:	785a      	ldrb	r2, [r3, #1]
 800f8fc:	3001      	adds	r0, #1
 800f8fe:	2a30      	cmp	r2, #48	@ 0x30
 800f900:	d0f8      	beq.n	800f8f4 <_strtod_l+0x1e4>
 800f902:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f906:	2b08      	cmp	r3, #8
 800f908:	f200 84d2 	bhi.w	80102b0 <_strtod_l+0xba0>
 800f90c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f90e:	900a      	str	r0, [sp, #40]	@ 0x28
 800f910:	2000      	movs	r0, #0
 800f912:	930c      	str	r3, [sp, #48]	@ 0x30
 800f914:	4605      	mov	r5, r0
 800f916:	3a30      	subs	r2, #48	@ 0x30
 800f918:	f100 0301 	add.w	r3, r0, #1
 800f91c:	d018      	beq.n	800f950 <_strtod_l+0x240>
 800f91e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f920:	4419      	add	r1, r3
 800f922:	910a      	str	r1, [sp, #40]	@ 0x28
 800f924:	462e      	mov	r6, r5
 800f926:	f04f 0e0a 	mov.w	lr, #10
 800f92a:	1c71      	adds	r1, r6, #1
 800f92c:	eba1 0c05 	sub.w	ip, r1, r5
 800f930:	4563      	cmp	r3, ip
 800f932:	dc15      	bgt.n	800f960 <_strtod_l+0x250>
 800f934:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f938:	182b      	adds	r3, r5, r0
 800f93a:	2b08      	cmp	r3, #8
 800f93c:	f105 0501 	add.w	r5, r5, #1
 800f940:	4405      	add	r5, r0
 800f942:	dc1a      	bgt.n	800f97a <_strtod_l+0x26a>
 800f944:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f946:	230a      	movs	r3, #10
 800f948:	fb03 2301 	mla	r3, r3, r1, r2
 800f94c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f94e:	2300      	movs	r3, #0
 800f950:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f952:	1c51      	adds	r1, r2, #1
 800f954:	9119      	str	r1, [sp, #100]	@ 0x64
 800f956:	7852      	ldrb	r2, [r2, #1]
 800f958:	4618      	mov	r0, r3
 800f95a:	e7c5      	b.n	800f8e8 <_strtod_l+0x1d8>
 800f95c:	4648      	mov	r0, r9
 800f95e:	e7ce      	b.n	800f8fe <_strtod_l+0x1ee>
 800f960:	2e08      	cmp	r6, #8
 800f962:	dc05      	bgt.n	800f970 <_strtod_l+0x260>
 800f964:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f966:	fb0e f606 	mul.w	r6, lr, r6
 800f96a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f96c:	460e      	mov	r6, r1
 800f96e:	e7dc      	b.n	800f92a <_strtod_l+0x21a>
 800f970:	2910      	cmp	r1, #16
 800f972:	bfd8      	it	le
 800f974:	fb0e f707 	mulle.w	r7, lr, r7
 800f978:	e7f8      	b.n	800f96c <_strtod_l+0x25c>
 800f97a:	2b0f      	cmp	r3, #15
 800f97c:	bfdc      	itt	le
 800f97e:	230a      	movle	r3, #10
 800f980:	fb03 2707 	mlale	r7, r3, r7, r2
 800f984:	e7e3      	b.n	800f94e <_strtod_l+0x23e>
 800f986:	2300      	movs	r3, #0
 800f988:	930a      	str	r3, [sp, #40]	@ 0x28
 800f98a:	2301      	movs	r3, #1
 800f98c:	e77a      	b.n	800f884 <_strtod_l+0x174>
 800f98e:	f04f 0c00 	mov.w	ip, #0
 800f992:	1ca2      	adds	r2, r4, #2
 800f994:	9219      	str	r2, [sp, #100]	@ 0x64
 800f996:	78a2      	ldrb	r2, [r4, #2]
 800f998:	e782      	b.n	800f8a0 <_strtod_l+0x190>
 800f99a:	f04f 0c01 	mov.w	ip, #1
 800f99e:	e7f8      	b.n	800f992 <_strtod_l+0x282>
 800f9a0:	08012eb4 	.word	0x08012eb4
 800f9a4:	08012d0e 	.word	0x08012d0e
 800f9a8:	7ff00000 	.word	0x7ff00000
 800f9ac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f9ae:	1c51      	adds	r1, r2, #1
 800f9b0:	9119      	str	r1, [sp, #100]	@ 0x64
 800f9b2:	7852      	ldrb	r2, [r2, #1]
 800f9b4:	2a30      	cmp	r2, #48	@ 0x30
 800f9b6:	d0f9      	beq.n	800f9ac <_strtod_l+0x29c>
 800f9b8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f9bc:	2908      	cmp	r1, #8
 800f9be:	f63f af75 	bhi.w	800f8ac <_strtod_l+0x19c>
 800f9c2:	3a30      	subs	r2, #48	@ 0x30
 800f9c4:	9209      	str	r2, [sp, #36]	@ 0x24
 800f9c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f9c8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f9ca:	f04f 080a 	mov.w	r8, #10
 800f9ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f9d0:	1c56      	adds	r6, r2, #1
 800f9d2:	9619      	str	r6, [sp, #100]	@ 0x64
 800f9d4:	7852      	ldrb	r2, [r2, #1]
 800f9d6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f9da:	f1be 0f09 	cmp.w	lr, #9
 800f9de:	d939      	bls.n	800fa54 <_strtod_l+0x344>
 800f9e0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f9e2:	1a76      	subs	r6, r6, r1
 800f9e4:	2e08      	cmp	r6, #8
 800f9e6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f9ea:	dc03      	bgt.n	800f9f4 <_strtod_l+0x2e4>
 800f9ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f9ee:	4588      	cmp	r8, r1
 800f9f0:	bfa8      	it	ge
 800f9f2:	4688      	movge	r8, r1
 800f9f4:	f1bc 0f00 	cmp.w	ip, #0
 800f9f8:	d001      	beq.n	800f9fe <_strtod_l+0x2ee>
 800f9fa:	f1c8 0800 	rsb	r8, r8, #0
 800f9fe:	2d00      	cmp	r5, #0
 800fa00:	d14e      	bne.n	800faa0 <_strtod_l+0x390>
 800fa02:	9908      	ldr	r1, [sp, #32]
 800fa04:	4308      	orrs	r0, r1
 800fa06:	f47f aebc 	bne.w	800f782 <_strtod_l+0x72>
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	f47f aed4 	bne.w	800f7b8 <_strtod_l+0xa8>
 800fa10:	2a69      	cmp	r2, #105	@ 0x69
 800fa12:	d028      	beq.n	800fa66 <_strtod_l+0x356>
 800fa14:	dc25      	bgt.n	800fa62 <_strtod_l+0x352>
 800fa16:	2a49      	cmp	r2, #73	@ 0x49
 800fa18:	d025      	beq.n	800fa66 <_strtod_l+0x356>
 800fa1a:	2a4e      	cmp	r2, #78	@ 0x4e
 800fa1c:	f47f aecc 	bne.w	800f7b8 <_strtod_l+0xa8>
 800fa20:	499a      	ldr	r1, [pc, #616]	@ (800fc8c <_strtod_l+0x57c>)
 800fa22:	a819      	add	r0, sp, #100	@ 0x64
 800fa24:	f001 fea0 	bl	8011768 <__match>
 800fa28:	2800      	cmp	r0, #0
 800fa2a:	f43f aec5 	beq.w	800f7b8 <_strtod_l+0xa8>
 800fa2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	2b28      	cmp	r3, #40	@ 0x28
 800fa34:	d12e      	bne.n	800fa94 <_strtod_l+0x384>
 800fa36:	4996      	ldr	r1, [pc, #600]	@ (800fc90 <_strtod_l+0x580>)
 800fa38:	aa1c      	add	r2, sp, #112	@ 0x70
 800fa3a:	a819      	add	r0, sp, #100	@ 0x64
 800fa3c:	f001 fea8 	bl	8011790 <__hexnan>
 800fa40:	2805      	cmp	r0, #5
 800fa42:	d127      	bne.n	800fa94 <_strtod_l+0x384>
 800fa44:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fa46:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800fa4a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fa4e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fa52:	e696      	b.n	800f782 <_strtod_l+0x72>
 800fa54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fa56:	fb08 2101 	mla	r1, r8, r1, r2
 800fa5a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800fa5e:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa60:	e7b5      	b.n	800f9ce <_strtod_l+0x2be>
 800fa62:	2a6e      	cmp	r2, #110	@ 0x6e
 800fa64:	e7da      	b.n	800fa1c <_strtod_l+0x30c>
 800fa66:	498b      	ldr	r1, [pc, #556]	@ (800fc94 <_strtod_l+0x584>)
 800fa68:	a819      	add	r0, sp, #100	@ 0x64
 800fa6a:	f001 fe7d 	bl	8011768 <__match>
 800fa6e:	2800      	cmp	r0, #0
 800fa70:	f43f aea2 	beq.w	800f7b8 <_strtod_l+0xa8>
 800fa74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa76:	4988      	ldr	r1, [pc, #544]	@ (800fc98 <_strtod_l+0x588>)
 800fa78:	3b01      	subs	r3, #1
 800fa7a:	a819      	add	r0, sp, #100	@ 0x64
 800fa7c:	9319      	str	r3, [sp, #100]	@ 0x64
 800fa7e:	f001 fe73 	bl	8011768 <__match>
 800fa82:	b910      	cbnz	r0, 800fa8a <_strtod_l+0x37a>
 800fa84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa86:	3301      	adds	r3, #1
 800fa88:	9319      	str	r3, [sp, #100]	@ 0x64
 800fa8a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800fca8 <_strtod_l+0x598>
 800fa8e:	f04f 0a00 	mov.w	sl, #0
 800fa92:	e676      	b.n	800f782 <_strtod_l+0x72>
 800fa94:	4881      	ldr	r0, [pc, #516]	@ (800fc9c <_strtod_l+0x58c>)
 800fa96:	f001 fbbb 	bl	8011210 <nan>
 800fa9a:	ec5b ab10 	vmov	sl, fp, d0
 800fa9e:	e670      	b.n	800f782 <_strtod_l+0x72>
 800faa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800faa2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800faa4:	eba8 0303 	sub.w	r3, r8, r3
 800faa8:	f1b9 0f00 	cmp.w	r9, #0
 800faac:	bf08      	it	eq
 800faae:	46a9      	moveq	r9, r5
 800fab0:	2d10      	cmp	r5, #16
 800fab2:	9309      	str	r3, [sp, #36]	@ 0x24
 800fab4:	462c      	mov	r4, r5
 800fab6:	bfa8      	it	ge
 800fab8:	2410      	movge	r4, #16
 800faba:	f7f0 fd4b 	bl	8000554 <__aeabi_ui2d>
 800fabe:	2d09      	cmp	r5, #9
 800fac0:	4682      	mov	sl, r0
 800fac2:	468b      	mov	fp, r1
 800fac4:	dc13      	bgt.n	800faee <_strtod_l+0x3de>
 800fac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fac8:	2b00      	cmp	r3, #0
 800faca:	f43f ae5a 	beq.w	800f782 <_strtod_l+0x72>
 800face:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fad0:	dd78      	ble.n	800fbc4 <_strtod_l+0x4b4>
 800fad2:	2b16      	cmp	r3, #22
 800fad4:	dc5f      	bgt.n	800fb96 <_strtod_l+0x486>
 800fad6:	4972      	ldr	r1, [pc, #456]	@ (800fca0 <_strtod_l+0x590>)
 800fad8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fadc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fae0:	4652      	mov	r2, sl
 800fae2:	465b      	mov	r3, fp
 800fae4:	f7f0 fdb0 	bl	8000648 <__aeabi_dmul>
 800fae8:	4682      	mov	sl, r0
 800faea:	468b      	mov	fp, r1
 800faec:	e649      	b.n	800f782 <_strtod_l+0x72>
 800faee:	4b6c      	ldr	r3, [pc, #432]	@ (800fca0 <_strtod_l+0x590>)
 800faf0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800faf4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800faf8:	f7f0 fda6 	bl	8000648 <__aeabi_dmul>
 800fafc:	4682      	mov	sl, r0
 800fafe:	4638      	mov	r0, r7
 800fb00:	468b      	mov	fp, r1
 800fb02:	f7f0 fd27 	bl	8000554 <__aeabi_ui2d>
 800fb06:	4602      	mov	r2, r0
 800fb08:	460b      	mov	r3, r1
 800fb0a:	4650      	mov	r0, sl
 800fb0c:	4659      	mov	r1, fp
 800fb0e:	f7f0 fbe5 	bl	80002dc <__adddf3>
 800fb12:	2d0f      	cmp	r5, #15
 800fb14:	4682      	mov	sl, r0
 800fb16:	468b      	mov	fp, r1
 800fb18:	ddd5      	ble.n	800fac6 <_strtod_l+0x3b6>
 800fb1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb1c:	1b2c      	subs	r4, r5, r4
 800fb1e:	441c      	add	r4, r3
 800fb20:	2c00      	cmp	r4, #0
 800fb22:	f340 8093 	ble.w	800fc4c <_strtod_l+0x53c>
 800fb26:	f014 030f 	ands.w	r3, r4, #15
 800fb2a:	d00a      	beq.n	800fb42 <_strtod_l+0x432>
 800fb2c:	495c      	ldr	r1, [pc, #368]	@ (800fca0 <_strtod_l+0x590>)
 800fb2e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fb32:	4652      	mov	r2, sl
 800fb34:	465b      	mov	r3, fp
 800fb36:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb3a:	f7f0 fd85 	bl	8000648 <__aeabi_dmul>
 800fb3e:	4682      	mov	sl, r0
 800fb40:	468b      	mov	fp, r1
 800fb42:	f034 040f 	bics.w	r4, r4, #15
 800fb46:	d073      	beq.n	800fc30 <_strtod_l+0x520>
 800fb48:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800fb4c:	dd49      	ble.n	800fbe2 <_strtod_l+0x4d2>
 800fb4e:	2400      	movs	r4, #0
 800fb50:	46a0      	mov	r8, r4
 800fb52:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fb54:	46a1      	mov	r9, r4
 800fb56:	9a05      	ldr	r2, [sp, #20]
 800fb58:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800fca8 <_strtod_l+0x598>
 800fb5c:	2322      	movs	r3, #34	@ 0x22
 800fb5e:	6013      	str	r3, [r2, #0]
 800fb60:	f04f 0a00 	mov.w	sl, #0
 800fb64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	f43f ae0b 	beq.w	800f782 <_strtod_l+0x72>
 800fb6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fb6e:	9805      	ldr	r0, [sp, #20]
 800fb70:	f7ff f944 	bl	800edfc <_Bfree>
 800fb74:	9805      	ldr	r0, [sp, #20]
 800fb76:	4649      	mov	r1, r9
 800fb78:	f7ff f940 	bl	800edfc <_Bfree>
 800fb7c:	9805      	ldr	r0, [sp, #20]
 800fb7e:	4641      	mov	r1, r8
 800fb80:	f7ff f93c 	bl	800edfc <_Bfree>
 800fb84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fb86:	9805      	ldr	r0, [sp, #20]
 800fb88:	f7ff f938 	bl	800edfc <_Bfree>
 800fb8c:	9805      	ldr	r0, [sp, #20]
 800fb8e:	4621      	mov	r1, r4
 800fb90:	f7ff f934 	bl	800edfc <_Bfree>
 800fb94:	e5f5      	b.n	800f782 <_strtod_l+0x72>
 800fb96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb98:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800fb9c:	4293      	cmp	r3, r2
 800fb9e:	dbbc      	blt.n	800fb1a <_strtod_l+0x40a>
 800fba0:	4c3f      	ldr	r4, [pc, #252]	@ (800fca0 <_strtod_l+0x590>)
 800fba2:	f1c5 050f 	rsb	r5, r5, #15
 800fba6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fbaa:	4652      	mov	r2, sl
 800fbac:	465b      	mov	r3, fp
 800fbae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbb2:	f7f0 fd49 	bl	8000648 <__aeabi_dmul>
 800fbb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbb8:	1b5d      	subs	r5, r3, r5
 800fbba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fbbe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fbc2:	e78f      	b.n	800fae4 <_strtod_l+0x3d4>
 800fbc4:	3316      	adds	r3, #22
 800fbc6:	dba8      	blt.n	800fb1a <_strtod_l+0x40a>
 800fbc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbca:	eba3 0808 	sub.w	r8, r3, r8
 800fbce:	4b34      	ldr	r3, [pc, #208]	@ (800fca0 <_strtod_l+0x590>)
 800fbd0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800fbd4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800fbd8:	4650      	mov	r0, sl
 800fbda:	4659      	mov	r1, fp
 800fbdc:	f7f0 fe5e 	bl	800089c <__aeabi_ddiv>
 800fbe0:	e782      	b.n	800fae8 <_strtod_l+0x3d8>
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	4f2f      	ldr	r7, [pc, #188]	@ (800fca4 <_strtod_l+0x594>)
 800fbe6:	1124      	asrs	r4, r4, #4
 800fbe8:	4650      	mov	r0, sl
 800fbea:	4659      	mov	r1, fp
 800fbec:	461e      	mov	r6, r3
 800fbee:	2c01      	cmp	r4, #1
 800fbf0:	dc21      	bgt.n	800fc36 <_strtod_l+0x526>
 800fbf2:	b10b      	cbz	r3, 800fbf8 <_strtod_l+0x4e8>
 800fbf4:	4682      	mov	sl, r0
 800fbf6:	468b      	mov	fp, r1
 800fbf8:	492a      	ldr	r1, [pc, #168]	@ (800fca4 <_strtod_l+0x594>)
 800fbfa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800fbfe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800fc02:	4652      	mov	r2, sl
 800fc04:	465b      	mov	r3, fp
 800fc06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc0a:	f7f0 fd1d 	bl	8000648 <__aeabi_dmul>
 800fc0e:	4b26      	ldr	r3, [pc, #152]	@ (800fca8 <_strtod_l+0x598>)
 800fc10:	460a      	mov	r2, r1
 800fc12:	400b      	ands	r3, r1
 800fc14:	4925      	ldr	r1, [pc, #148]	@ (800fcac <_strtod_l+0x59c>)
 800fc16:	428b      	cmp	r3, r1
 800fc18:	4682      	mov	sl, r0
 800fc1a:	d898      	bhi.n	800fb4e <_strtod_l+0x43e>
 800fc1c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800fc20:	428b      	cmp	r3, r1
 800fc22:	bf86      	itte	hi
 800fc24:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800fcb0 <_strtod_l+0x5a0>
 800fc28:	f04f 3aff 	movhi.w	sl, #4294967295
 800fc2c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800fc30:	2300      	movs	r3, #0
 800fc32:	9308      	str	r3, [sp, #32]
 800fc34:	e076      	b.n	800fd24 <_strtod_l+0x614>
 800fc36:	07e2      	lsls	r2, r4, #31
 800fc38:	d504      	bpl.n	800fc44 <_strtod_l+0x534>
 800fc3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fc3e:	f7f0 fd03 	bl	8000648 <__aeabi_dmul>
 800fc42:	2301      	movs	r3, #1
 800fc44:	3601      	adds	r6, #1
 800fc46:	1064      	asrs	r4, r4, #1
 800fc48:	3708      	adds	r7, #8
 800fc4a:	e7d0      	b.n	800fbee <_strtod_l+0x4de>
 800fc4c:	d0f0      	beq.n	800fc30 <_strtod_l+0x520>
 800fc4e:	4264      	negs	r4, r4
 800fc50:	f014 020f 	ands.w	r2, r4, #15
 800fc54:	d00a      	beq.n	800fc6c <_strtod_l+0x55c>
 800fc56:	4b12      	ldr	r3, [pc, #72]	@ (800fca0 <_strtod_l+0x590>)
 800fc58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fc5c:	4650      	mov	r0, sl
 800fc5e:	4659      	mov	r1, fp
 800fc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc64:	f7f0 fe1a 	bl	800089c <__aeabi_ddiv>
 800fc68:	4682      	mov	sl, r0
 800fc6a:	468b      	mov	fp, r1
 800fc6c:	1124      	asrs	r4, r4, #4
 800fc6e:	d0df      	beq.n	800fc30 <_strtod_l+0x520>
 800fc70:	2c1f      	cmp	r4, #31
 800fc72:	dd1f      	ble.n	800fcb4 <_strtod_l+0x5a4>
 800fc74:	2400      	movs	r4, #0
 800fc76:	46a0      	mov	r8, r4
 800fc78:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fc7a:	46a1      	mov	r9, r4
 800fc7c:	9a05      	ldr	r2, [sp, #20]
 800fc7e:	2322      	movs	r3, #34	@ 0x22
 800fc80:	f04f 0a00 	mov.w	sl, #0
 800fc84:	f04f 0b00 	mov.w	fp, #0
 800fc88:	6013      	str	r3, [r2, #0]
 800fc8a:	e76b      	b.n	800fb64 <_strtod_l+0x454>
 800fc8c:	08012bc2 	.word	0x08012bc2
 800fc90:	08012ea0 	.word	0x08012ea0
 800fc94:	08012bba 	.word	0x08012bba
 800fc98:	08012c2b 	.word	0x08012c2b
 800fc9c:	08012c27 	.word	0x08012c27
 800fca0:	08012dd8 	.word	0x08012dd8
 800fca4:	08012db0 	.word	0x08012db0
 800fca8:	7ff00000 	.word	0x7ff00000
 800fcac:	7ca00000 	.word	0x7ca00000
 800fcb0:	7fefffff 	.word	0x7fefffff
 800fcb4:	f014 0310 	ands.w	r3, r4, #16
 800fcb8:	bf18      	it	ne
 800fcba:	236a      	movne	r3, #106	@ 0x6a
 800fcbc:	4ea9      	ldr	r6, [pc, #676]	@ (800ff64 <_strtod_l+0x854>)
 800fcbe:	9308      	str	r3, [sp, #32]
 800fcc0:	4650      	mov	r0, sl
 800fcc2:	4659      	mov	r1, fp
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	07e7      	lsls	r7, r4, #31
 800fcc8:	d504      	bpl.n	800fcd4 <_strtod_l+0x5c4>
 800fcca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fcce:	f7f0 fcbb 	bl	8000648 <__aeabi_dmul>
 800fcd2:	2301      	movs	r3, #1
 800fcd4:	1064      	asrs	r4, r4, #1
 800fcd6:	f106 0608 	add.w	r6, r6, #8
 800fcda:	d1f4      	bne.n	800fcc6 <_strtod_l+0x5b6>
 800fcdc:	b10b      	cbz	r3, 800fce2 <_strtod_l+0x5d2>
 800fcde:	4682      	mov	sl, r0
 800fce0:	468b      	mov	fp, r1
 800fce2:	9b08      	ldr	r3, [sp, #32]
 800fce4:	b1b3      	cbz	r3, 800fd14 <_strtod_l+0x604>
 800fce6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800fcea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	4659      	mov	r1, fp
 800fcf2:	dd0f      	ble.n	800fd14 <_strtod_l+0x604>
 800fcf4:	2b1f      	cmp	r3, #31
 800fcf6:	dd56      	ble.n	800fda6 <_strtod_l+0x696>
 800fcf8:	2b34      	cmp	r3, #52	@ 0x34
 800fcfa:	bfde      	ittt	le
 800fcfc:	f04f 33ff 	movle.w	r3, #4294967295
 800fd00:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800fd04:	4093      	lslle	r3, r2
 800fd06:	f04f 0a00 	mov.w	sl, #0
 800fd0a:	bfcc      	ite	gt
 800fd0c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800fd10:	ea03 0b01 	andle.w	fp, r3, r1
 800fd14:	2200      	movs	r2, #0
 800fd16:	2300      	movs	r3, #0
 800fd18:	4650      	mov	r0, sl
 800fd1a:	4659      	mov	r1, fp
 800fd1c:	f7f0 fefc 	bl	8000b18 <__aeabi_dcmpeq>
 800fd20:	2800      	cmp	r0, #0
 800fd22:	d1a7      	bne.n	800fc74 <_strtod_l+0x564>
 800fd24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fd26:	9300      	str	r3, [sp, #0]
 800fd28:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800fd2a:	9805      	ldr	r0, [sp, #20]
 800fd2c:	462b      	mov	r3, r5
 800fd2e:	464a      	mov	r2, r9
 800fd30:	f7ff f8cc 	bl	800eecc <__s2b>
 800fd34:	900b      	str	r0, [sp, #44]	@ 0x2c
 800fd36:	2800      	cmp	r0, #0
 800fd38:	f43f af09 	beq.w	800fb4e <_strtod_l+0x43e>
 800fd3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fd3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd40:	2a00      	cmp	r2, #0
 800fd42:	eba3 0308 	sub.w	r3, r3, r8
 800fd46:	bfa8      	it	ge
 800fd48:	2300      	movge	r3, #0
 800fd4a:	9312      	str	r3, [sp, #72]	@ 0x48
 800fd4c:	2400      	movs	r4, #0
 800fd4e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800fd52:	9316      	str	r3, [sp, #88]	@ 0x58
 800fd54:	46a0      	mov	r8, r4
 800fd56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fd58:	9805      	ldr	r0, [sp, #20]
 800fd5a:	6859      	ldr	r1, [r3, #4]
 800fd5c:	f7ff f80e 	bl	800ed7c <_Balloc>
 800fd60:	4681      	mov	r9, r0
 800fd62:	2800      	cmp	r0, #0
 800fd64:	f43f aef7 	beq.w	800fb56 <_strtod_l+0x446>
 800fd68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fd6a:	691a      	ldr	r2, [r3, #16]
 800fd6c:	3202      	adds	r2, #2
 800fd6e:	f103 010c 	add.w	r1, r3, #12
 800fd72:	0092      	lsls	r2, r2, #2
 800fd74:	300c      	adds	r0, #12
 800fd76:	f001 fa3d 	bl	80111f4 <memcpy>
 800fd7a:	ec4b ab10 	vmov	d0, sl, fp
 800fd7e:	9805      	ldr	r0, [sp, #20]
 800fd80:	aa1c      	add	r2, sp, #112	@ 0x70
 800fd82:	a91b      	add	r1, sp, #108	@ 0x6c
 800fd84:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800fd88:	f7ff fbd4 	bl	800f534 <__d2b>
 800fd8c:	901a      	str	r0, [sp, #104]	@ 0x68
 800fd8e:	2800      	cmp	r0, #0
 800fd90:	f43f aee1 	beq.w	800fb56 <_strtod_l+0x446>
 800fd94:	9805      	ldr	r0, [sp, #20]
 800fd96:	2101      	movs	r1, #1
 800fd98:	f7ff f92e 	bl	800eff8 <__i2b>
 800fd9c:	4680      	mov	r8, r0
 800fd9e:	b948      	cbnz	r0, 800fdb4 <_strtod_l+0x6a4>
 800fda0:	f04f 0800 	mov.w	r8, #0
 800fda4:	e6d7      	b.n	800fb56 <_strtod_l+0x446>
 800fda6:	f04f 32ff 	mov.w	r2, #4294967295
 800fdaa:	fa02 f303 	lsl.w	r3, r2, r3
 800fdae:	ea03 0a0a 	and.w	sl, r3, sl
 800fdb2:	e7af      	b.n	800fd14 <_strtod_l+0x604>
 800fdb4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800fdb6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800fdb8:	2d00      	cmp	r5, #0
 800fdba:	bfab      	itete	ge
 800fdbc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800fdbe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800fdc0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800fdc2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800fdc4:	bfac      	ite	ge
 800fdc6:	18ef      	addge	r7, r5, r3
 800fdc8:	1b5e      	sublt	r6, r3, r5
 800fdca:	9b08      	ldr	r3, [sp, #32]
 800fdcc:	1aed      	subs	r5, r5, r3
 800fdce:	4415      	add	r5, r2
 800fdd0:	4b65      	ldr	r3, [pc, #404]	@ (800ff68 <_strtod_l+0x858>)
 800fdd2:	3d01      	subs	r5, #1
 800fdd4:	429d      	cmp	r5, r3
 800fdd6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800fdda:	da50      	bge.n	800fe7e <_strtod_l+0x76e>
 800fddc:	1b5b      	subs	r3, r3, r5
 800fdde:	2b1f      	cmp	r3, #31
 800fde0:	eba2 0203 	sub.w	r2, r2, r3
 800fde4:	f04f 0101 	mov.w	r1, #1
 800fde8:	dc3d      	bgt.n	800fe66 <_strtod_l+0x756>
 800fdea:	fa01 f303 	lsl.w	r3, r1, r3
 800fdee:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	9310      	str	r3, [sp, #64]	@ 0x40
 800fdf4:	18bd      	adds	r5, r7, r2
 800fdf6:	9b08      	ldr	r3, [sp, #32]
 800fdf8:	42af      	cmp	r7, r5
 800fdfa:	4416      	add	r6, r2
 800fdfc:	441e      	add	r6, r3
 800fdfe:	463b      	mov	r3, r7
 800fe00:	bfa8      	it	ge
 800fe02:	462b      	movge	r3, r5
 800fe04:	42b3      	cmp	r3, r6
 800fe06:	bfa8      	it	ge
 800fe08:	4633      	movge	r3, r6
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	bfc2      	ittt	gt
 800fe0e:	1aed      	subgt	r5, r5, r3
 800fe10:	1af6      	subgt	r6, r6, r3
 800fe12:	1aff      	subgt	r7, r7, r3
 800fe14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	dd16      	ble.n	800fe48 <_strtod_l+0x738>
 800fe1a:	4641      	mov	r1, r8
 800fe1c:	9805      	ldr	r0, [sp, #20]
 800fe1e:	461a      	mov	r2, r3
 800fe20:	f7ff f9a2 	bl	800f168 <__pow5mult>
 800fe24:	4680      	mov	r8, r0
 800fe26:	2800      	cmp	r0, #0
 800fe28:	d0ba      	beq.n	800fda0 <_strtod_l+0x690>
 800fe2a:	4601      	mov	r1, r0
 800fe2c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800fe2e:	9805      	ldr	r0, [sp, #20]
 800fe30:	f7ff f8f8 	bl	800f024 <__multiply>
 800fe34:	900a      	str	r0, [sp, #40]	@ 0x28
 800fe36:	2800      	cmp	r0, #0
 800fe38:	f43f ae8d 	beq.w	800fb56 <_strtod_l+0x446>
 800fe3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fe3e:	9805      	ldr	r0, [sp, #20]
 800fe40:	f7fe ffdc 	bl	800edfc <_Bfree>
 800fe44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fe46:	931a      	str	r3, [sp, #104]	@ 0x68
 800fe48:	2d00      	cmp	r5, #0
 800fe4a:	dc1d      	bgt.n	800fe88 <_strtod_l+0x778>
 800fe4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	dd23      	ble.n	800fe9a <_strtod_l+0x78a>
 800fe52:	4649      	mov	r1, r9
 800fe54:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800fe56:	9805      	ldr	r0, [sp, #20]
 800fe58:	f7ff f986 	bl	800f168 <__pow5mult>
 800fe5c:	4681      	mov	r9, r0
 800fe5e:	b9e0      	cbnz	r0, 800fe9a <_strtod_l+0x78a>
 800fe60:	f04f 0900 	mov.w	r9, #0
 800fe64:	e677      	b.n	800fb56 <_strtod_l+0x446>
 800fe66:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800fe6a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800fe6e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800fe72:	35e2      	adds	r5, #226	@ 0xe2
 800fe74:	fa01 f305 	lsl.w	r3, r1, r5
 800fe78:	9310      	str	r3, [sp, #64]	@ 0x40
 800fe7a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800fe7c:	e7ba      	b.n	800fdf4 <_strtod_l+0x6e4>
 800fe7e:	2300      	movs	r3, #0
 800fe80:	9310      	str	r3, [sp, #64]	@ 0x40
 800fe82:	2301      	movs	r3, #1
 800fe84:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fe86:	e7b5      	b.n	800fdf4 <_strtod_l+0x6e4>
 800fe88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fe8a:	9805      	ldr	r0, [sp, #20]
 800fe8c:	462a      	mov	r2, r5
 800fe8e:	f7ff f9c5 	bl	800f21c <__lshift>
 800fe92:	901a      	str	r0, [sp, #104]	@ 0x68
 800fe94:	2800      	cmp	r0, #0
 800fe96:	d1d9      	bne.n	800fe4c <_strtod_l+0x73c>
 800fe98:	e65d      	b.n	800fb56 <_strtod_l+0x446>
 800fe9a:	2e00      	cmp	r6, #0
 800fe9c:	dd07      	ble.n	800feae <_strtod_l+0x79e>
 800fe9e:	4649      	mov	r1, r9
 800fea0:	9805      	ldr	r0, [sp, #20]
 800fea2:	4632      	mov	r2, r6
 800fea4:	f7ff f9ba 	bl	800f21c <__lshift>
 800fea8:	4681      	mov	r9, r0
 800feaa:	2800      	cmp	r0, #0
 800feac:	d0d8      	beq.n	800fe60 <_strtod_l+0x750>
 800feae:	2f00      	cmp	r7, #0
 800feb0:	dd08      	ble.n	800fec4 <_strtod_l+0x7b4>
 800feb2:	4641      	mov	r1, r8
 800feb4:	9805      	ldr	r0, [sp, #20]
 800feb6:	463a      	mov	r2, r7
 800feb8:	f7ff f9b0 	bl	800f21c <__lshift>
 800febc:	4680      	mov	r8, r0
 800febe:	2800      	cmp	r0, #0
 800fec0:	f43f ae49 	beq.w	800fb56 <_strtod_l+0x446>
 800fec4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fec6:	9805      	ldr	r0, [sp, #20]
 800fec8:	464a      	mov	r2, r9
 800feca:	f7ff fa2f 	bl	800f32c <__mdiff>
 800fece:	4604      	mov	r4, r0
 800fed0:	2800      	cmp	r0, #0
 800fed2:	f43f ae40 	beq.w	800fb56 <_strtod_l+0x446>
 800fed6:	68c3      	ldr	r3, [r0, #12]
 800fed8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800feda:	2300      	movs	r3, #0
 800fedc:	60c3      	str	r3, [r0, #12]
 800fede:	4641      	mov	r1, r8
 800fee0:	f7ff fa08 	bl	800f2f4 <__mcmp>
 800fee4:	2800      	cmp	r0, #0
 800fee6:	da45      	bge.n	800ff74 <_strtod_l+0x864>
 800fee8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800feea:	ea53 030a 	orrs.w	r3, r3, sl
 800feee:	d16b      	bne.n	800ffc8 <_strtod_l+0x8b8>
 800fef0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d167      	bne.n	800ffc8 <_strtod_l+0x8b8>
 800fef8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fefc:	0d1b      	lsrs	r3, r3, #20
 800fefe:	051b      	lsls	r3, r3, #20
 800ff00:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ff04:	d960      	bls.n	800ffc8 <_strtod_l+0x8b8>
 800ff06:	6963      	ldr	r3, [r4, #20]
 800ff08:	b913      	cbnz	r3, 800ff10 <_strtod_l+0x800>
 800ff0a:	6923      	ldr	r3, [r4, #16]
 800ff0c:	2b01      	cmp	r3, #1
 800ff0e:	dd5b      	ble.n	800ffc8 <_strtod_l+0x8b8>
 800ff10:	4621      	mov	r1, r4
 800ff12:	2201      	movs	r2, #1
 800ff14:	9805      	ldr	r0, [sp, #20]
 800ff16:	f7ff f981 	bl	800f21c <__lshift>
 800ff1a:	4641      	mov	r1, r8
 800ff1c:	4604      	mov	r4, r0
 800ff1e:	f7ff f9e9 	bl	800f2f4 <__mcmp>
 800ff22:	2800      	cmp	r0, #0
 800ff24:	dd50      	ble.n	800ffc8 <_strtod_l+0x8b8>
 800ff26:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ff2a:	9a08      	ldr	r2, [sp, #32]
 800ff2c:	0d1b      	lsrs	r3, r3, #20
 800ff2e:	051b      	lsls	r3, r3, #20
 800ff30:	2a00      	cmp	r2, #0
 800ff32:	d06a      	beq.n	801000a <_strtod_l+0x8fa>
 800ff34:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ff38:	d867      	bhi.n	801000a <_strtod_l+0x8fa>
 800ff3a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ff3e:	f67f ae9d 	bls.w	800fc7c <_strtod_l+0x56c>
 800ff42:	4b0a      	ldr	r3, [pc, #40]	@ (800ff6c <_strtod_l+0x85c>)
 800ff44:	4650      	mov	r0, sl
 800ff46:	4659      	mov	r1, fp
 800ff48:	2200      	movs	r2, #0
 800ff4a:	f7f0 fb7d 	bl	8000648 <__aeabi_dmul>
 800ff4e:	4b08      	ldr	r3, [pc, #32]	@ (800ff70 <_strtod_l+0x860>)
 800ff50:	400b      	ands	r3, r1
 800ff52:	4682      	mov	sl, r0
 800ff54:	468b      	mov	fp, r1
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	f47f ae08 	bne.w	800fb6c <_strtod_l+0x45c>
 800ff5c:	9a05      	ldr	r2, [sp, #20]
 800ff5e:	2322      	movs	r3, #34	@ 0x22
 800ff60:	6013      	str	r3, [r2, #0]
 800ff62:	e603      	b.n	800fb6c <_strtod_l+0x45c>
 800ff64:	08012ec8 	.word	0x08012ec8
 800ff68:	fffffc02 	.word	0xfffffc02
 800ff6c:	39500000 	.word	0x39500000
 800ff70:	7ff00000 	.word	0x7ff00000
 800ff74:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ff78:	d165      	bne.n	8010046 <_strtod_l+0x936>
 800ff7a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ff7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ff80:	b35a      	cbz	r2, 800ffda <_strtod_l+0x8ca>
 800ff82:	4a9f      	ldr	r2, [pc, #636]	@ (8010200 <_strtod_l+0xaf0>)
 800ff84:	4293      	cmp	r3, r2
 800ff86:	d12b      	bne.n	800ffe0 <_strtod_l+0x8d0>
 800ff88:	9b08      	ldr	r3, [sp, #32]
 800ff8a:	4651      	mov	r1, sl
 800ff8c:	b303      	cbz	r3, 800ffd0 <_strtod_l+0x8c0>
 800ff8e:	4b9d      	ldr	r3, [pc, #628]	@ (8010204 <_strtod_l+0xaf4>)
 800ff90:	465a      	mov	r2, fp
 800ff92:	4013      	ands	r3, r2
 800ff94:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ff98:	f04f 32ff 	mov.w	r2, #4294967295
 800ff9c:	d81b      	bhi.n	800ffd6 <_strtod_l+0x8c6>
 800ff9e:	0d1b      	lsrs	r3, r3, #20
 800ffa0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ffa4:	fa02 f303 	lsl.w	r3, r2, r3
 800ffa8:	4299      	cmp	r1, r3
 800ffaa:	d119      	bne.n	800ffe0 <_strtod_l+0x8d0>
 800ffac:	4b96      	ldr	r3, [pc, #600]	@ (8010208 <_strtod_l+0xaf8>)
 800ffae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ffb0:	429a      	cmp	r2, r3
 800ffb2:	d102      	bne.n	800ffba <_strtod_l+0x8aa>
 800ffb4:	3101      	adds	r1, #1
 800ffb6:	f43f adce 	beq.w	800fb56 <_strtod_l+0x446>
 800ffba:	4b92      	ldr	r3, [pc, #584]	@ (8010204 <_strtod_l+0xaf4>)
 800ffbc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ffbe:	401a      	ands	r2, r3
 800ffc0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ffc4:	f04f 0a00 	mov.w	sl, #0
 800ffc8:	9b08      	ldr	r3, [sp, #32]
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d1b9      	bne.n	800ff42 <_strtod_l+0x832>
 800ffce:	e5cd      	b.n	800fb6c <_strtod_l+0x45c>
 800ffd0:	f04f 33ff 	mov.w	r3, #4294967295
 800ffd4:	e7e8      	b.n	800ffa8 <_strtod_l+0x898>
 800ffd6:	4613      	mov	r3, r2
 800ffd8:	e7e6      	b.n	800ffa8 <_strtod_l+0x898>
 800ffda:	ea53 030a 	orrs.w	r3, r3, sl
 800ffde:	d0a2      	beq.n	800ff26 <_strtod_l+0x816>
 800ffe0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ffe2:	b1db      	cbz	r3, 801001c <_strtod_l+0x90c>
 800ffe4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ffe6:	4213      	tst	r3, r2
 800ffe8:	d0ee      	beq.n	800ffc8 <_strtod_l+0x8b8>
 800ffea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ffec:	9a08      	ldr	r2, [sp, #32]
 800ffee:	4650      	mov	r0, sl
 800fff0:	4659      	mov	r1, fp
 800fff2:	b1bb      	cbz	r3, 8010024 <_strtod_l+0x914>
 800fff4:	f7ff fb6c 	bl	800f6d0 <sulp>
 800fff8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fffc:	ec53 2b10 	vmov	r2, r3, d0
 8010000:	f7f0 f96c 	bl	80002dc <__adddf3>
 8010004:	4682      	mov	sl, r0
 8010006:	468b      	mov	fp, r1
 8010008:	e7de      	b.n	800ffc8 <_strtod_l+0x8b8>
 801000a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801000e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010012:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010016:	f04f 3aff 	mov.w	sl, #4294967295
 801001a:	e7d5      	b.n	800ffc8 <_strtod_l+0x8b8>
 801001c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801001e:	ea13 0f0a 	tst.w	r3, sl
 8010022:	e7e1      	b.n	800ffe8 <_strtod_l+0x8d8>
 8010024:	f7ff fb54 	bl	800f6d0 <sulp>
 8010028:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801002c:	ec53 2b10 	vmov	r2, r3, d0
 8010030:	f7f0 f952 	bl	80002d8 <__aeabi_dsub>
 8010034:	2200      	movs	r2, #0
 8010036:	2300      	movs	r3, #0
 8010038:	4682      	mov	sl, r0
 801003a:	468b      	mov	fp, r1
 801003c:	f7f0 fd6c 	bl	8000b18 <__aeabi_dcmpeq>
 8010040:	2800      	cmp	r0, #0
 8010042:	d0c1      	beq.n	800ffc8 <_strtod_l+0x8b8>
 8010044:	e61a      	b.n	800fc7c <_strtod_l+0x56c>
 8010046:	4641      	mov	r1, r8
 8010048:	4620      	mov	r0, r4
 801004a:	f7ff facb 	bl	800f5e4 <__ratio>
 801004e:	ec57 6b10 	vmov	r6, r7, d0
 8010052:	2200      	movs	r2, #0
 8010054:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010058:	4630      	mov	r0, r6
 801005a:	4639      	mov	r1, r7
 801005c:	f7f0 fd70 	bl	8000b40 <__aeabi_dcmple>
 8010060:	2800      	cmp	r0, #0
 8010062:	d06f      	beq.n	8010144 <_strtod_l+0xa34>
 8010064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010066:	2b00      	cmp	r3, #0
 8010068:	d17a      	bne.n	8010160 <_strtod_l+0xa50>
 801006a:	f1ba 0f00 	cmp.w	sl, #0
 801006e:	d158      	bne.n	8010122 <_strtod_l+0xa12>
 8010070:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010072:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010076:	2b00      	cmp	r3, #0
 8010078:	d15a      	bne.n	8010130 <_strtod_l+0xa20>
 801007a:	4b64      	ldr	r3, [pc, #400]	@ (801020c <_strtod_l+0xafc>)
 801007c:	2200      	movs	r2, #0
 801007e:	4630      	mov	r0, r6
 8010080:	4639      	mov	r1, r7
 8010082:	f7f0 fd53 	bl	8000b2c <__aeabi_dcmplt>
 8010086:	2800      	cmp	r0, #0
 8010088:	d159      	bne.n	801013e <_strtod_l+0xa2e>
 801008a:	4630      	mov	r0, r6
 801008c:	4639      	mov	r1, r7
 801008e:	4b60      	ldr	r3, [pc, #384]	@ (8010210 <_strtod_l+0xb00>)
 8010090:	2200      	movs	r2, #0
 8010092:	f7f0 fad9 	bl	8000648 <__aeabi_dmul>
 8010096:	4606      	mov	r6, r0
 8010098:	460f      	mov	r7, r1
 801009a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801009e:	9606      	str	r6, [sp, #24]
 80100a0:	9307      	str	r3, [sp, #28]
 80100a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80100a6:	4d57      	ldr	r5, [pc, #348]	@ (8010204 <_strtod_l+0xaf4>)
 80100a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80100ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80100ae:	401d      	ands	r5, r3
 80100b0:	4b58      	ldr	r3, [pc, #352]	@ (8010214 <_strtod_l+0xb04>)
 80100b2:	429d      	cmp	r5, r3
 80100b4:	f040 80b2 	bne.w	801021c <_strtod_l+0xb0c>
 80100b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80100ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80100be:	ec4b ab10 	vmov	d0, sl, fp
 80100c2:	f7ff f9c7 	bl	800f454 <__ulp>
 80100c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80100ca:	ec51 0b10 	vmov	r0, r1, d0
 80100ce:	f7f0 fabb 	bl	8000648 <__aeabi_dmul>
 80100d2:	4652      	mov	r2, sl
 80100d4:	465b      	mov	r3, fp
 80100d6:	f7f0 f901 	bl	80002dc <__adddf3>
 80100da:	460b      	mov	r3, r1
 80100dc:	4949      	ldr	r1, [pc, #292]	@ (8010204 <_strtod_l+0xaf4>)
 80100de:	4a4e      	ldr	r2, [pc, #312]	@ (8010218 <_strtod_l+0xb08>)
 80100e0:	4019      	ands	r1, r3
 80100e2:	4291      	cmp	r1, r2
 80100e4:	4682      	mov	sl, r0
 80100e6:	d942      	bls.n	801016e <_strtod_l+0xa5e>
 80100e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80100ea:	4b47      	ldr	r3, [pc, #284]	@ (8010208 <_strtod_l+0xaf8>)
 80100ec:	429a      	cmp	r2, r3
 80100ee:	d103      	bne.n	80100f8 <_strtod_l+0x9e8>
 80100f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80100f2:	3301      	adds	r3, #1
 80100f4:	f43f ad2f 	beq.w	800fb56 <_strtod_l+0x446>
 80100f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010208 <_strtod_l+0xaf8>
 80100fc:	f04f 3aff 	mov.w	sl, #4294967295
 8010100:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010102:	9805      	ldr	r0, [sp, #20]
 8010104:	f7fe fe7a 	bl	800edfc <_Bfree>
 8010108:	9805      	ldr	r0, [sp, #20]
 801010a:	4649      	mov	r1, r9
 801010c:	f7fe fe76 	bl	800edfc <_Bfree>
 8010110:	9805      	ldr	r0, [sp, #20]
 8010112:	4641      	mov	r1, r8
 8010114:	f7fe fe72 	bl	800edfc <_Bfree>
 8010118:	9805      	ldr	r0, [sp, #20]
 801011a:	4621      	mov	r1, r4
 801011c:	f7fe fe6e 	bl	800edfc <_Bfree>
 8010120:	e619      	b.n	800fd56 <_strtod_l+0x646>
 8010122:	f1ba 0f01 	cmp.w	sl, #1
 8010126:	d103      	bne.n	8010130 <_strtod_l+0xa20>
 8010128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801012a:	2b00      	cmp	r3, #0
 801012c:	f43f ada6 	beq.w	800fc7c <_strtod_l+0x56c>
 8010130:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80101e0 <_strtod_l+0xad0>
 8010134:	4f35      	ldr	r7, [pc, #212]	@ (801020c <_strtod_l+0xafc>)
 8010136:	ed8d 7b06 	vstr	d7, [sp, #24]
 801013a:	2600      	movs	r6, #0
 801013c:	e7b1      	b.n	80100a2 <_strtod_l+0x992>
 801013e:	4f34      	ldr	r7, [pc, #208]	@ (8010210 <_strtod_l+0xb00>)
 8010140:	2600      	movs	r6, #0
 8010142:	e7aa      	b.n	801009a <_strtod_l+0x98a>
 8010144:	4b32      	ldr	r3, [pc, #200]	@ (8010210 <_strtod_l+0xb00>)
 8010146:	4630      	mov	r0, r6
 8010148:	4639      	mov	r1, r7
 801014a:	2200      	movs	r2, #0
 801014c:	f7f0 fa7c 	bl	8000648 <__aeabi_dmul>
 8010150:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010152:	4606      	mov	r6, r0
 8010154:	460f      	mov	r7, r1
 8010156:	2b00      	cmp	r3, #0
 8010158:	d09f      	beq.n	801009a <_strtod_l+0x98a>
 801015a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801015e:	e7a0      	b.n	80100a2 <_strtod_l+0x992>
 8010160:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80101e8 <_strtod_l+0xad8>
 8010164:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010168:	ec57 6b17 	vmov	r6, r7, d7
 801016c:	e799      	b.n	80100a2 <_strtod_l+0x992>
 801016e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010172:	9b08      	ldr	r3, [sp, #32]
 8010174:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010178:	2b00      	cmp	r3, #0
 801017a:	d1c1      	bne.n	8010100 <_strtod_l+0x9f0>
 801017c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010180:	0d1b      	lsrs	r3, r3, #20
 8010182:	051b      	lsls	r3, r3, #20
 8010184:	429d      	cmp	r5, r3
 8010186:	d1bb      	bne.n	8010100 <_strtod_l+0x9f0>
 8010188:	4630      	mov	r0, r6
 801018a:	4639      	mov	r1, r7
 801018c:	f7f0 fdbc 	bl	8000d08 <__aeabi_d2lz>
 8010190:	f7f0 fa2c 	bl	80005ec <__aeabi_l2d>
 8010194:	4602      	mov	r2, r0
 8010196:	460b      	mov	r3, r1
 8010198:	4630      	mov	r0, r6
 801019a:	4639      	mov	r1, r7
 801019c:	f7f0 f89c 	bl	80002d8 <__aeabi_dsub>
 80101a0:	460b      	mov	r3, r1
 80101a2:	4602      	mov	r2, r0
 80101a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80101a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80101ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80101ae:	ea46 060a 	orr.w	r6, r6, sl
 80101b2:	431e      	orrs	r6, r3
 80101b4:	d06f      	beq.n	8010296 <_strtod_l+0xb86>
 80101b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80101f0 <_strtod_l+0xae0>)
 80101b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101bc:	f7f0 fcb6 	bl	8000b2c <__aeabi_dcmplt>
 80101c0:	2800      	cmp	r0, #0
 80101c2:	f47f acd3 	bne.w	800fb6c <_strtod_l+0x45c>
 80101c6:	a30c      	add	r3, pc, #48	@ (adr r3, 80101f8 <_strtod_l+0xae8>)
 80101c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80101d0:	f7f0 fcca 	bl	8000b68 <__aeabi_dcmpgt>
 80101d4:	2800      	cmp	r0, #0
 80101d6:	d093      	beq.n	8010100 <_strtod_l+0x9f0>
 80101d8:	e4c8      	b.n	800fb6c <_strtod_l+0x45c>
 80101da:	bf00      	nop
 80101dc:	f3af 8000 	nop.w
 80101e0:	00000000 	.word	0x00000000
 80101e4:	bff00000 	.word	0xbff00000
 80101e8:	00000000 	.word	0x00000000
 80101ec:	3ff00000 	.word	0x3ff00000
 80101f0:	94a03595 	.word	0x94a03595
 80101f4:	3fdfffff 	.word	0x3fdfffff
 80101f8:	35afe535 	.word	0x35afe535
 80101fc:	3fe00000 	.word	0x3fe00000
 8010200:	000fffff 	.word	0x000fffff
 8010204:	7ff00000 	.word	0x7ff00000
 8010208:	7fefffff 	.word	0x7fefffff
 801020c:	3ff00000 	.word	0x3ff00000
 8010210:	3fe00000 	.word	0x3fe00000
 8010214:	7fe00000 	.word	0x7fe00000
 8010218:	7c9fffff 	.word	0x7c9fffff
 801021c:	9b08      	ldr	r3, [sp, #32]
 801021e:	b323      	cbz	r3, 801026a <_strtod_l+0xb5a>
 8010220:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8010224:	d821      	bhi.n	801026a <_strtod_l+0xb5a>
 8010226:	a328      	add	r3, pc, #160	@ (adr r3, 80102c8 <_strtod_l+0xbb8>)
 8010228:	e9d3 2300 	ldrd	r2, r3, [r3]
 801022c:	4630      	mov	r0, r6
 801022e:	4639      	mov	r1, r7
 8010230:	f7f0 fc86 	bl	8000b40 <__aeabi_dcmple>
 8010234:	b1a0      	cbz	r0, 8010260 <_strtod_l+0xb50>
 8010236:	4639      	mov	r1, r7
 8010238:	4630      	mov	r0, r6
 801023a:	f7f0 fcdd 	bl	8000bf8 <__aeabi_d2uiz>
 801023e:	2801      	cmp	r0, #1
 8010240:	bf38      	it	cc
 8010242:	2001      	movcc	r0, #1
 8010244:	f7f0 f986 	bl	8000554 <__aeabi_ui2d>
 8010248:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801024a:	4606      	mov	r6, r0
 801024c:	460f      	mov	r7, r1
 801024e:	b9fb      	cbnz	r3, 8010290 <_strtod_l+0xb80>
 8010250:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010254:	9014      	str	r0, [sp, #80]	@ 0x50
 8010256:	9315      	str	r3, [sp, #84]	@ 0x54
 8010258:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801025c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010260:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010262:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8010266:	1b5b      	subs	r3, r3, r5
 8010268:	9311      	str	r3, [sp, #68]	@ 0x44
 801026a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801026e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8010272:	f7ff f8ef 	bl	800f454 <__ulp>
 8010276:	4650      	mov	r0, sl
 8010278:	ec53 2b10 	vmov	r2, r3, d0
 801027c:	4659      	mov	r1, fp
 801027e:	f7f0 f9e3 	bl	8000648 <__aeabi_dmul>
 8010282:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010286:	f7f0 f829 	bl	80002dc <__adddf3>
 801028a:	4682      	mov	sl, r0
 801028c:	468b      	mov	fp, r1
 801028e:	e770      	b.n	8010172 <_strtod_l+0xa62>
 8010290:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8010294:	e7e0      	b.n	8010258 <_strtod_l+0xb48>
 8010296:	a30e      	add	r3, pc, #56	@ (adr r3, 80102d0 <_strtod_l+0xbc0>)
 8010298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801029c:	f7f0 fc46 	bl	8000b2c <__aeabi_dcmplt>
 80102a0:	e798      	b.n	80101d4 <_strtod_l+0xac4>
 80102a2:	2300      	movs	r3, #0
 80102a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80102a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80102a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80102aa:	6013      	str	r3, [r2, #0]
 80102ac:	f7ff ba6d 	b.w	800f78a <_strtod_l+0x7a>
 80102b0:	2a65      	cmp	r2, #101	@ 0x65
 80102b2:	f43f ab68 	beq.w	800f986 <_strtod_l+0x276>
 80102b6:	2a45      	cmp	r2, #69	@ 0x45
 80102b8:	f43f ab65 	beq.w	800f986 <_strtod_l+0x276>
 80102bc:	2301      	movs	r3, #1
 80102be:	f7ff bba0 	b.w	800fa02 <_strtod_l+0x2f2>
 80102c2:	bf00      	nop
 80102c4:	f3af 8000 	nop.w
 80102c8:	ffc00000 	.word	0xffc00000
 80102cc:	41dfffff 	.word	0x41dfffff
 80102d0:	94a03595 	.word	0x94a03595
 80102d4:	3fcfffff 	.word	0x3fcfffff

080102d8 <_strtod_r>:
 80102d8:	4b01      	ldr	r3, [pc, #4]	@ (80102e0 <_strtod_r+0x8>)
 80102da:	f7ff ba19 	b.w	800f710 <_strtod_l>
 80102de:	bf00      	nop
 80102e0:	20000070 	.word	0x20000070

080102e4 <__ssputs_r>:
 80102e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102e8:	688e      	ldr	r6, [r1, #8]
 80102ea:	461f      	mov	r7, r3
 80102ec:	42be      	cmp	r6, r7
 80102ee:	680b      	ldr	r3, [r1, #0]
 80102f0:	4682      	mov	sl, r0
 80102f2:	460c      	mov	r4, r1
 80102f4:	4690      	mov	r8, r2
 80102f6:	d82d      	bhi.n	8010354 <__ssputs_r+0x70>
 80102f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80102fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010300:	d026      	beq.n	8010350 <__ssputs_r+0x6c>
 8010302:	6965      	ldr	r5, [r4, #20]
 8010304:	6909      	ldr	r1, [r1, #16]
 8010306:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801030a:	eba3 0901 	sub.w	r9, r3, r1
 801030e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010312:	1c7b      	adds	r3, r7, #1
 8010314:	444b      	add	r3, r9
 8010316:	106d      	asrs	r5, r5, #1
 8010318:	429d      	cmp	r5, r3
 801031a:	bf38      	it	cc
 801031c:	461d      	movcc	r5, r3
 801031e:	0553      	lsls	r3, r2, #21
 8010320:	d527      	bpl.n	8010372 <__ssputs_r+0x8e>
 8010322:	4629      	mov	r1, r5
 8010324:	f7fc fbee 	bl	800cb04 <_malloc_r>
 8010328:	4606      	mov	r6, r0
 801032a:	b360      	cbz	r0, 8010386 <__ssputs_r+0xa2>
 801032c:	6921      	ldr	r1, [r4, #16]
 801032e:	464a      	mov	r2, r9
 8010330:	f000 ff60 	bl	80111f4 <memcpy>
 8010334:	89a3      	ldrh	r3, [r4, #12]
 8010336:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801033a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801033e:	81a3      	strh	r3, [r4, #12]
 8010340:	6126      	str	r6, [r4, #16]
 8010342:	6165      	str	r5, [r4, #20]
 8010344:	444e      	add	r6, r9
 8010346:	eba5 0509 	sub.w	r5, r5, r9
 801034a:	6026      	str	r6, [r4, #0]
 801034c:	60a5      	str	r5, [r4, #8]
 801034e:	463e      	mov	r6, r7
 8010350:	42be      	cmp	r6, r7
 8010352:	d900      	bls.n	8010356 <__ssputs_r+0x72>
 8010354:	463e      	mov	r6, r7
 8010356:	6820      	ldr	r0, [r4, #0]
 8010358:	4632      	mov	r2, r6
 801035a:	4641      	mov	r1, r8
 801035c:	f000 ff0d 	bl	801117a <memmove>
 8010360:	68a3      	ldr	r3, [r4, #8]
 8010362:	1b9b      	subs	r3, r3, r6
 8010364:	60a3      	str	r3, [r4, #8]
 8010366:	6823      	ldr	r3, [r4, #0]
 8010368:	4433      	add	r3, r6
 801036a:	6023      	str	r3, [r4, #0]
 801036c:	2000      	movs	r0, #0
 801036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010372:	462a      	mov	r2, r5
 8010374:	f001 fab9 	bl	80118ea <_realloc_r>
 8010378:	4606      	mov	r6, r0
 801037a:	2800      	cmp	r0, #0
 801037c:	d1e0      	bne.n	8010340 <__ssputs_r+0x5c>
 801037e:	6921      	ldr	r1, [r4, #16]
 8010380:	4650      	mov	r0, sl
 8010382:	f7fe fcb1 	bl	800ece8 <_free_r>
 8010386:	230c      	movs	r3, #12
 8010388:	f8ca 3000 	str.w	r3, [sl]
 801038c:	89a3      	ldrh	r3, [r4, #12]
 801038e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010392:	81a3      	strh	r3, [r4, #12]
 8010394:	f04f 30ff 	mov.w	r0, #4294967295
 8010398:	e7e9      	b.n	801036e <__ssputs_r+0x8a>
	...

0801039c <_svfiprintf_r>:
 801039c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103a0:	4698      	mov	r8, r3
 80103a2:	898b      	ldrh	r3, [r1, #12]
 80103a4:	061b      	lsls	r3, r3, #24
 80103a6:	b09d      	sub	sp, #116	@ 0x74
 80103a8:	4607      	mov	r7, r0
 80103aa:	460d      	mov	r5, r1
 80103ac:	4614      	mov	r4, r2
 80103ae:	d510      	bpl.n	80103d2 <_svfiprintf_r+0x36>
 80103b0:	690b      	ldr	r3, [r1, #16]
 80103b2:	b973      	cbnz	r3, 80103d2 <_svfiprintf_r+0x36>
 80103b4:	2140      	movs	r1, #64	@ 0x40
 80103b6:	f7fc fba5 	bl	800cb04 <_malloc_r>
 80103ba:	6028      	str	r0, [r5, #0]
 80103bc:	6128      	str	r0, [r5, #16]
 80103be:	b930      	cbnz	r0, 80103ce <_svfiprintf_r+0x32>
 80103c0:	230c      	movs	r3, #12
 80103c2:	603b      	str	r3, [r7, #0]
 80103c4:	f04f 30ff 	mov.w	r0, #4294967295
 80103c8:	b01d      	add	sp, #116	@ 0x74
 80103ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103ce:	2340      	movs	r3, #64	@ 0x40
 80103d0:	616b      	str	r3, [r5, #20]
 80103d2:	2300      	movs	r3, #0
 80103d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80103d6:	2320      	movs	r3, #32
 80103d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80103dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80103e0:	2330      	movs	r3, #48	@ 0x30
 80103e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010580 <_svfiprintf_r+0x1e4>
 80103e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80103ea:	f04f 0901 	mov.w	r9, #1
 80103ee:	4623      	mov	r3, r4
 80103f0:	469a      	mov	sl, r3
 80103f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80103f6:	b10a      	cbz	r2, 80103fc <_svfiprintf_r+0x60>
 80103f8:	2a25      	cmp	r2, #37	@ 0x25
 80103fa:	d1f9      	bne.n	80103f0 <_svfiprintf_r+0x54>
 80103fc:	ebba 0b04 	subs.w	fp, sl, r4
 8010400:	d00b      	beq.n	801041a <_svfiprintf_r+0x7e>
 8010402:	465b      	mov	r3, fp
 8010404:	4622      	mov	r2, r4
 8010406:	4629      	mov	r1, r5
 8010408:	4638      	mov	r0, r7
 801040a:	f7ff ff6b 	bl	80102e4 <__ssputs_r>
 801040e:	3001      	adds	r0, #1
 8010410:	f000 80a7 	beq.w	8010562 <_svfiprintf_r+0x1c6>
 8010414:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010416:	445a      	add	r2, fp
 8010418:	9209      	str	r2, [sp, #36]	@ 0x24
 801041a:	f89a 3000 	ldrb.w	r3, [sl]
 801041e:	2b00      	cmp	r3, #0
 8010420:	f000 809f 	beq.w	8010562 <_svfiprintf_r+0x1c6>
 8010424:	2300      	movs	r3, #0
 8010426:	f04f 32ff 	mov.w	r2, #4294967295
 801042a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801042e:	f10a 0a01 	add.w	sl, sl, #1
 8010432:	9304      	str	r3, [sp, #16]
 8010434:	9307      	str	r3, [sp, #28]
 8010436:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801043a:	931a      	str	r3, [sp, #104]	@ 0x68
 801043c:	4654      	mov	r4, sl
 801043e:	2205      	movs	r2, #5
 8010440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010444:	484e      	ldr	r0, [pc, #312]	@ (8010580 <_svfiprintf_r+0x1e4>)
 8010446:	f7ef feeb 	bl	8000220 <memchr>
 801044a:	9a04      	ldr	r2, [sp, #16]
 801044c:	b9d8      	cbnz	r0, 8010486 <_svfiprintf_r+0xea>
 801044e:	06d0      	lsls	r0, r2, #27
 8010450:	bf44      	itt	mi
 8010452:	2320      	movmi	r3, #32
 8010454:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010458:	0711      	lsls	r1, r2, #28
 801045a:	bf44      	itt	mi
 801045c:	232b      	movmi	r3, #43	@ 0x2b
 801045e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010462:	f89a 3000 	ldrb.w	r3, [sl]
 8010466:	2b2a      	cmp	r3, #42	@ 0x2a
 8010468:	d015      	beq.n	8010496 <_svfiprintf_r+0xfa>
 801046a:	9a07      	ldr	r2, [sp, #28]
 801046c:	4654      	mov	r4, sl
 801046e:	2000      	movs	r0, #0
 8010470:	f04f 0c0a 	mov.w	ip, #10
 8010474:	4621      	mov	r1, r4
 8010476:	f811 3b01 	ldrb.w	r3, [r1], #1
 801047a:	3b30      	subs	r3, #48	@ 0x30
 801047c:	2b09      	cmp	r3, #9
 801047e:	d94b      	bls.n	8010518 <_svfiprintf_r+0x17c>
 8010480:	b1b0      	cbz	r0, 80104b0 <_svfiprintf_r+0x114>
 8010482:	9207      	str	r2, [sp, #28]
 8010484:	e014      	b.n	80104b0 <_svfiprintf_r+0x114>
 8010486:	eba0 0308 	sub.w	r3, r0, r8
 801048a:	fa09 f303 	lsl.w	r3, r9, r3
 801048e:	4313      	orrs	r3, r2
 8010490:	9304      	str	r3, [sp, #16]
 8010492:	46a2      	mov	sl, r4
 8010494:	e7d2      	b.n	801043c <_svfiprintf_r+0xa0>
 8010496:	9b03      	ldr	r3, [sp, #12]
 8010498:	1d19      	adds	r1, r3, #4
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	9103      	str	r1, [sp, #12]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	bfbb      	ittet	lt
 80104a2:	425b      	neglt	r3, r3
 80104a4:	f042 0202 	orrlt.w	r2, r2, #2
 80104a8:	9307      	strge	r3, [sp, #28]
 80104aa:	9307      	strlt	r3, [sp, #28]
 80104ac:	bfb8      	it	lt
 80104ae:	9204      	strlt	r2, [sp, #16]
 80104b0:	7823      	ldrb	r3, [r4, #0]
 80104b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80104b4:	d10a      	bne.n	80104cc <_svfiprintf_r+0x130>
 80104b6:	7863      	ldrb	r3, [r4, #1]
 80104b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80104ba:	d132      	bne.n	8010522 <_svfiprintf_r+0x186>
 80104bc:	9b03      	ldr	r3, [sp, #12]
 80104be:	1d1a      	adds	r2, r3, #4
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	9203      	str	r2, [sp, #12]
 80104c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80104c8:	3402      	adds	r4, #2
 80104ca:	9305      	str	r3, [sp, #20]
 80104cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010590 <_svfiprintf_r+0x1f4>
 80104d0:	7821      	ldrb	r1, [r4, #0]
 80104d2:	2203      	movs	r2, #3
 80104d4:	4650      	mov	r0, sl
 80104d6:	f7ef fea3 	bl	8000220 <memchr>
 80104da:	b138      	cbz	r0, 80104ec <_svfiprintf_r+0x150>
 80104dc:	9b04      	ldr	r3, [sp, #16]
 80104de:	eba0 000a 	sub.w	r0, r0, sl
 80104e2:	2240      	movs	r2, #64	@ 0x40
 80104e4:	4082      	lsls	r2, r0
 80104e6:	4313      	orrs	r3, r2
 80104e8:	3401      	adds	r4, #1
 80104ea:	9304      	str	r3, [sp, #16]
 80104ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80104f0:	4824      	ldr	r0, [pc, #144]	@ (8010584 <_svfiprintf_r+0x1e8>)
 80104f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80104f6:	2206      	movs	r2, #6
 80104f8:	f7ef fe92 	bl	8000220 <memchr>
 80104fc:	2800      	cmp	r0, #0
 80104fe:	d036      	beq.n	801056e <_svfiprintf_r+0x1d2>
 8010500:	4b21      	ldr	r3, [pc, #132]	@ (8010588 <_svfiprintf_r+0x1ec>)
 8010502:	bb1b      	cbnz	r3, 801054c <_svfiprintf_r+0x1b0>
 8010504:	9b03      	ldr	r3, [sp, #12]
 8010506:	3307      	adds	r3, #7
 8010508:	f023 0307 	bic.w	r3, r3, #7
 801050c:	3308      	adds	r3, #8
 801050e:	9303      	str	r3, [sp, #12]
 8010510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010512:	4433      	add	r3, r6
 8010514:	9309      	str	r3, [sp, #36]	@ 0x24
 8010516:	e76a      	b.n	80103ee <_svfiprintf_r+0x52>
 8010518:	fb0c 3202 	mla	r2, ip, r2, r3
 801051c:	460c      	mov	r4, r1
 801051e:	2001      	movs	r0, #1
 8010520:	e7a8      	b.n	8010474 <_svfiprintf_r+0xd8>
 8010522:	2300      	movs	r3, #0
 8010524:	3401      	adds	r4, #1
 8010526:	9305      	str	r3, [sp, #20]
 8010528:	4619      	mov	r1, r3
 801052a:	f04f 0c0a 	mov.w	ip, #10
 801052e:	4620      	mov	r0, r4
 8010530:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010534:	3a30      	subs	r2, #48	@ 0x30
 8010536:	2a09      	cmp	r2, #9
 8010538:	d903      	bls.n	8010542 <_svfiprintf_r+0x1a6>
 801053a:	2b00      	cmp	r3, #0
 801053c:	d0c6      	beq.n	80104cc <_svfiprintf_r+0x130>
 801053e:	9105      	str	r1, [sp, #20]
 8010540:	e7c4      	b.n	80104cc <_svfiprintf_r+0x130>
 8010542:	fb0c 2101 	mla	r1, ip, r1, r2
 8010546:	4604      	mov	r4, r0
 8010548:	2301      	movs	r3, #1
 801054a:	e7f0      	b.n	801052e <_svfiprintf_r+0x192>
 801054c:	ab03      	add	r3, sp, #12
 801054e:	9300      	str	r3, [sp, #0]
 8010550:	462a      	mov	r2, r5
 8010552:	4b0e      	ldr	r3, [pc, #56]	@ (801058c <_svfiprintf_r+0x1f0>)
 8010554:	a904      	add	r1, sp, #16
 8010556:	4638      	mov	r0, r7
 8010558:	f7fc fc7c 	bl	800ce54 <_printf_float>
 801055c:	1c42      	adds	r2, r0, #1
 801055e:	4606      	mov	r6, r0
 8010560:	d1d6      	bne.n	8010510 <_svfiprintf_r+0x174>
 8010562:	89ab      	ldrh	r3, [r5, #12]
 8010564:	065b      	lsls	r3, r3, #25
 8010566:	f53f af2d 	bmi.w	80103c4 <_svfiprintf_r+0x28>
 801056a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801056c:	e72c      	b.n	80103c8 <_svfiprintf_r+0x2c>
 801056e:	ab03      	add	r3, sp, #12
 8010570:	9300      	str	r3, [sp, #0]
 8010572:	462a      	mov	r2, r5
 8010574:	4b05      	ldr	r3, [pc, #20]	@ (801058c <_svfiprintf_r+0x1f0>)
 8010576:	a904      	add	r1, sp, #16
 8010578:	4638      	mov	r0, r7
 801057a:	f7fc ff03 	bl	800d384 <_printf_i>
 801057e:	e7ed      	b.n	801055c <_svfiprintf_r+0x1c0>
 8010580:	08012d10 	.word	0x08012d10
 8010584:	08012d1a 	.word	0x08012d1a
 8010588:	0800ce55 	.word	0x0800ce55
 801058c:	080102e5 	.word	0x080102e5
 8010590:	08012d16 	.word	0x08012d16

08010594 <_sungetc_r>:
 8010594:	b538      	push	{r3, r4, r5, lr}
 8010596:	1c4b      	adds	r3, r1, #1
 8010598:	4614      	mov	r4, r2
 801059a:	d103      	bne.n	80105a4 <_sungetc_r+0x10>
 801059c:	f04f 35ff 	mov.w	r5, #4294967295
 80105a0:	4628      	mov	r0, r5
 80105a2:	bd38      	pop	{r3, r4, r5, pc}
 80105a4:	8993      	ldrh	r3, [r2, #12]
 80105a6:	f023 0320 	bic.w	r3, r3, #32
 80105aa:	8193      	strh	r3, [r2, #12]
 80105ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80105ae:	6852      	ldr	r2, [r2, #4]
 80105b0:	b2cd      	uxtb	r5, r1
 80105b2:	b18b      	cbz	r3, 80105d8 <_sungetc_r+0x44>
 80105b4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80105b6:	4293      	cmp	r3, r2
 80105b8:	dd08      	ble.n	80105cc <_sungetc_r+0x38>
 80105ba:	6823      	ldr	r3, [r4, #0]
 80105bc:	1e5a      	subs	r2, r3, #1
 80105be:	6022      	str	r2, [r4, #0]
 80105c0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80105c4:	6863      	ldr	r3, [r4, #4]
 80105c6:	3301      	adds	r3, #1
 80105c8:	6063      	str	r3, [r4, #4]
 80105ca:	e7e9      	b.n	80105a0 <_sungetc_r+0xc>
 80105cc:	4621      	mov	r1, r4
 80105ce:	f000 fd9a 	bl	8011106 <__submore>
 80105d2:	2800      	cmp	r0, #0
 80105d4:	d0f1      	beq.n	80105ba <_sungetc_r+0x26>
 80105d6:	e7e1      	b.n	801059c <_sungetc_r+0x8>
 80105d8:	6921      	ldr	r1, [r4, #16]
 80105da:	6823      	ldr	r3, [r4, #0]
 80105dc:	b151      	cbz	r1, 80105f4 <_sungetc_r+0x60>
 80105de:	4299      	cmp	r1, r3
 80105e0:	d208      	bcs.n	80105f4 <_sungetc_r+0x60>
 80105e2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80105e6:	42a9      	cmp	r1, r5
 80105e8:	d104      	bne.n	80105f4 <_sungetc_r+0x60>
 80105ea:	3b01      	subs	r3, #1
 80105ec:	3201      	adds	r2, #1
 80105ee:	6023      	str	r3, [r4, #0]
 80105f0:	6062      	str	r2, [r4, #4]
 80105f2:	e7d5      	b.n	80105a0 <_sungetc_r+0xc>
 80105f4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80105f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80105fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80105fe:	2303      	movs	r3, #3
 8010600:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010602:	4623      	mov	r3, r4
 8010604:	f803 5f46 	strb.w	r5, [r3, #70]!
 8010608:	6023      	str	r3, [r4, #0]
 801060a:	2301      	movs	r3, #1
 801060c:	e7dc      	b.n	80105c8 <_sungetc_r+0x34>

0801060e <__ssrefill_r>:
 801060e:	b510      	push	{r4, lr}
 8010610:	460c      	mov	r4, r1
 8010612:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010614:	b169      	cbz	r1, 8010632 <__ssrefill_r+0x24>
 8010616:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801061a:	4299      	cmp	r1, r3
 801061c:	d001      	beq.n	8010622 <__ssrefill_r+0x14>
 801061e:	f7fe fb63 	bl	800ece8 <_free_r>
 8010622:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010624:	6063      	str	r3, [r4, #4]
 8010626:	2000      	movs	r0, #0
 8010628:	6360      	str	r0, [r4, #52]	@ 0x34
 801062a:	b113      	cbz	r3, 8010632 <__ssrefill_r+0x24>
 801062c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801062e:	6023      	str	r3, [r4, #0]
 8010630:	bd10      	pop	{r4, pc}
 8010632:	6923      	ldr	r3, [r4, #16]
 8010634:	6023      	str	r3, [r4, #0]
 8010636:	2300      	movs	r3, #0
 8010638:	6063      	str	r3, [r4, #4]
 801063a:	89a3      	ldrh	r3, [r4, #12]
 801063c:	f043 0320 	orr.w	r3, r3, #32
 8010640:	81a3      	strh	r3, [r4, #12]
 8010642:	f04f 30ff 	mov.w	r0, #4294967295
 8010646:	e7f3      	b.n	8010630 <__ssrefill_r+0x22>

08010648 <__ssvfiscanf_r>:
 8010648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801064c:	460c      	mov	r4, r1
 801064e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8010652:	2100      	movs	r1, #0
 8010654:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8010658:	49a6      	ldr	r1, [pc, #664]	@ (80108f4 <__ssvfiscanf_r+0x2ac>)
 801065a:	91a0      	str	r1, [sp, #640]	@ 0x280
 801065c:	f10d 0804 	add.w	r8, sp, #4
 8010660:	49a5      	ldr	r1, [pc, #660]	@ (80108f8 <__ssvfiscanf_r+0x2b0>)
 8010662:	4fa6      	ldr	r7, [pc, #664]	@ (80108fc <__ssvfiscanf_r+0x2b4>)
 8010664:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8010668:	4606      	mov	r6, r0
 801066a:	91a1      	str	r1, [sp, #644]	@ 0x284
 801066c:	9300      	str	r3, [sp, #0]
 801066e:	f892 9000 	ldrb.w	r9, [r2]
 8010672:	f1b9 0f00 	cmp.w	r9, #0
 8010676:	f000 8158 	beq.w	801092a <__ssvfiscanf_r+0x2e2>
 801067a:	f817 3009 	ldrb.w	r3, [r7, r9]
 801067e:	f013 0308 	ands.w	r3, r3, #8
 8010682:	f102 0501 	add.w	r5, r2, #1
 8010686:	d019      	beq.n	80106bc <__ssvfiscanf_r+0x74>
 8010688:	6863      	ldr	r3, [r4, #4]
 801068a:	2b00      	cmp	r3, #0
 801068c:	dd0f      	ble.n	80106ae <__ssvfiscanf_r+0x66>
 801068e:	6823      	ldr	r3, [r4, #0]
 8010690:	781a      	ldrb	r2, [r3, #0]
 8010692:	5cba      	ldrb	r2, [r7, r2]
 8010694:	0712      	lsls	r2, r2, #28
 8010696:	d401      	bmi.n	801069c <__ssvfiscanf_r+0x54>
 8010698:	462a      	mov	r2, r5
 801069a:	e7e8      	b.n	801066e <__ssvfiscanf_r+0x26>
 801069c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801069e:	3201      	adds	r2, #1
 80106a0:	9245      	str	r2, [sp, #276]	@ 0x114
 80106a2:	6862      	ldr	r2, [r4, #4]
 80106a4:	3301      	adds	r3, #1
 80106a6:	3a01      	subs	r2, #1
 80106a8:	6062      	str	r2, [r4, #4]
 80106aa:	6023      	str	r3, [r4, #0]
 80106ac:	e7ec      	b.n	8010688 <__ssvfiscanf_r+0x40>
 80106ae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80106b0:	4621      	mov	r1, r4
 80106b2:	4630      	mov	r0, r6
 80106b4:	4798      	blx	r3
 80106b6:	2800      	cmp	r0, #0
 80106b8:	d0e9      	beq.n	801068e <__ssvfiscanf_r+0x46>
 80106ba:	e7ed      	b.n	8010698 <__ssvfiscanf_r+0x50>
 80106bc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80106c0:	f040 8085 	bne.w	80107ce <__ssvfiscanf_r+0x186>
 80106c4:	9341      	str	r3, [sp, #260]	@ 0x104
 80106c6:	9343      	str	r3, [sp, #268]	@ 0x10c
 80106c8:	7853      	ldrb	r3, [r2, #1]
 80106ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80106cc:	bf02      	ittt	eq
 80106ce:	2310      	moveq	r3, #16
 80106d0:	1c95      	addeq	r5, r2, #2
 80106d2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80106d4:	220a      	movs	r2, #10
 80106d6:	46aa      	mov	sl, r5
 80106d8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80106dc:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80106e0:	2b09      	cmp	r3, #9
 80106e2:	d91e      	bls.n	8010722 <__ssvfiscanf_r+0xda>
 80106e4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8010900 <__ssvfiscanf_r+0x2b8>
 80106e8:	2203      	movs	r2, #3
 80106ea:	4658      	mov	r0, fp
 80106ec:	f7ef fd98 	bl	8000220 <memchr>
 80106f0:	b138      	cbz	r0, 8010702 <__ssvfiscanf_r+0xba>
 80106f2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80106f4:	eba0 000b 	sub.w	r0, r0, fp
 80106f8:	2301      	movs	r3, #1
 80106fa:	4083      	lsls	r3, r0
 80106fc:	4313      	orrs	r3, r2
 80106fe:	9341      	str	r3, [sp, #260]	@ 0x104
 8010700:	4655      	mov	r5, sl
 8010702:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010706:	2b78      	cmp	r3, #120	@ 0x78
 8010708:	d806      	bhi.n	8010718 <__ssvfiscanf_r+0xd0>
 801070a:	2b57      	cmp	r3, #87	@ 0x57
 801070c:	d810      	bhi.n	8010730 <__ssvfiscanf_r+0xe8>
 801070e:	2b25      	cmp	r3, #37	@ 0x25
 8010710:	d05d      	beq.n	80107ce <__ssvfiscanf_r+0x186>
 8010712:	d857      	bhi.n	80107c4 <__ssvfiscanf_r+0x17c>
 8010714:	2b00      	cmp	r3, #0
 8010716:	d075      	beq.n	8010804 <__ssvfiscanf_r+0x1bc>
 8010718:	2303      	movs	r3, #3
 801071a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801071c:	230a      	movs	r3, #10
 801071e:	9342      	str	r3, [sp, #264]	@ 0x108
 8010720:	e088      	b.n	8010834 <__ssvfiscanf_r+0x1ec>
 8010722:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8010724:	fb02 1103 	mla	r1, r2, r3, r1
 8010728:	3930      	subs	r1, #48	@ 0x30
 801072a:	9143      	str	r1, [sp, #268]	@ 0x10c
 801072c:	4655      	mov	r5, sl
 801072e:	e7d2      	b.n	80106d6 <__ssvfiscanf_r+0x8e>
 8010730:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8010734:	2a20      	cmp	r2, #32
 8010736:	d8ef      	bhi.n	8010718 <__ssvfiscanf_r+0xd0>
 8010738:	a101      	add	r1, pc, #4	@ (adr r1, 8010740 <__ssvfiscanf_r+0xf8>)
 801073a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801073e:	bf00      	nop
 8010740:	08010813 	.word	0x08010813
 8010744:	08010719 	.word	0x08010719
 8010748:	08010719 	.word	0x08010719
 801074c:	0801086d 	.word	0x0801086d
 8010750:	08010719 	.word	0x08010719
 8010754:	08010719 	.word	0x08010719
 8010758:	08010719 	.word	0x08010719
 801075c:	08010719 	.word	0x08010719
 8010760:	08010719 	.word	0x08010719
 8010764:	08010719 	.word	0x08010719
 8010768:	08010719 	.word	0x08010719
 801076c:	08010883 	.word	0x08010883
 8010770:	08010869 	.word	0x08010869
 8010774:	080107cb 	.word	0x080107cb
 8010778:	080107cb 	.word	0x080107cb
 801077c:	080107cb 	.word	0x080107cb
 8010780:	08010719 	.word	0x08010719
 8010784:	08010825 	.word	0x08010825
 8010788:	08010719 	.word	0x08010719
 801078c:	08010719 	.word	0x08010719
 8010790:	08010719 	.word	0x08010719
 8010794:	08010719 	.word	0x08010719
 8010798:	08010893 	.word	0x08010893
 801079c:	0801082d 	.word	0x0801082d
 80107a0:	0801080b 	.word	0x0801080b
 80107a4:	08010719 	.word	0x08010719
 80107a8:	08010719 	.word	0x08010719
 80107ac:	0801088f 	.word	0x0801088f
 80107b0:	08010719 	.word	0x08010719
 80107b4:	08010869 	.word	0x08010869
 80107b8:	08010719 	.word	0x08010719
 80107bc:	08010719 	.word	0x08010719
 80107c0:	08010813 	.word	0x08010813
 80107c4:	3b45      	subs	r3, #69	@ 0x45
 80107c6:	2b02      	cmp	r3, #2
 80107c8:	d8a6      	bhi.n	8010718 <__ssvfiscanf_r+0xd0>
 80107ca:	2305      	movs	r3, #5
 80107cc:	e031      	b.n	8010832 <__ssvfiscanf_r+0x1ea>
 80107ce:	6863      	ldr	r3, [r4, #4]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	dd0d      	ble.n	80107f0 <__ssvfiscanf_r+0x1a8>
 80107d4:	6823      	ldr	r3, [r4, #0]
 80107d6:	781a      	ldrb	r2, [r3, #0]
 80107d8:	454a      	cmp	r2, r9
 80107da:	f040 80a6 	bne.w	801092a <__ssvfiscanf_r+0x2e2>
 80107de:	3301      	adds	r3, #1
 80107e0:	6862      	ldr	r2, [r4, #4]
 80107e2:	6023      	str	r3, [r4, #0]
 80107e4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80107e6:	3a01      	subs	r2, #1
 80107e8:	3301      	adds	r3, #1
 80107ea:	6062      	str	r2, [r4, #4]
 80107ec:	9345      	str	r3, [sp, #276]	@ 0x114
 80107ee:	e753      	b.n	8010698 <__ssvfiscanf_r+0x50>
 80107f0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80107f2:	4621      	mov	r1, r4
 80107f4:	4630      	mov	r0, r6
 80107f6:	4798      	blx	r3
 80107f8:	2800      	cmp	r0, #0
 80107fa:	d0eb      	beq.n	80107d4 <__ssvfiscanf_r+0x18c>
 80107fc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80107fe:	2800      	cmp	r0, #0
 8010800:	f040 808b 	bne.w	801091a <__ssvfiscanf_r+0x2d2>
 8010804:	f04f 30ff 	mov.w	r0, #4294967295
 8010808:	e08b      	b.n	8010922 <__ssvfiscanf_r+0x2da>
 801080a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801080c:	f042 0220 	orr.w	r2, r2, #32
 8010810:	9241      	str	r2, [sp, #260]	@ 0x104
 8010812:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010814:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010818:	9241      	str	r2, [sp, #260]	@ 0x104
 801081a:	2210      	movs	r2, #16
 801081c:	2b6e      	cmp	r3, #110	@ 0x6e
 801081e:	9242      	str	r2, [sp, #264]	@ 0x108
 8010820:	d902      	bls.n	8010828 <__ssvfiscanf_r+0x1e0>
 8010822:	e005      	b.n	8010830 <__ssvfiscanf_r+0x1e8>
 8010824:	2300      	movs	r3, #0
 8010826:	9342      	str	r3, [sp, #264]	@ 0x108
 8010828:	2303      	movs	r3, #3
 801082a:	e002      	b.n	8010832 <__ssvfiscanf_r+0x1ea>
 801082c:	2308      	movs	r3, #8
 801082e:	9342      	str	r3, [sp, #264]	@ 0x108
 8010830:	2304      	movs	r3, #4
 8010832:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010834:	6863      	ldr	r3, [r4, #4]
 8010836:	2b00      	cmp	r3, #0
 8010838:	dd39      	ble.n	80108ae <__ssvfiscanf_r+0x266>
 801083a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801083c:	0659      	lsls	r1, r3, #25
 801083e:	d404      	bmi.n	801084a <__ssvfiscanf_r+0x202>
 8010840:	6823      	ldr	r3, [r4, #0]
 8010842:	781a      	ldrb	r2, [r3, #0]
 8010844:	5cba      	ldrb	r2, [r7, r2]
 8010846:	0712      	lsls	r2, r2, #28
 8010848:	d438      	bmi.n	80108bc <__ssvfiscanf_r+0x274>
 801084a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801084c:	2b02      	cmp	r3, #2
 801084e:	dc47      	bgt.n	80108e0 <__ssvfiscanf_r+0x298>
 8010850:	466b      	mov	r3, sp
 8010852:	4622      	mov	r2, r4
 8010854:	a941      	add	r1, sp, #260	@ 0x104
 8010856:	4630      	mov	r0, r6
 8010858:	f000 f9ae 	bl	8010bb8 <_scanf_chars>
 801085c:	2801      	cmp	r0, #1
 801085e:	d064      	beq.n	801092a <__ssvfiscanf_r+0x2e2>
 8010860:	2802      	cmp	r0, #2
 8010862:	f47f af19 	bne.w	8010698 <__ssvfiscanf_r+0x50>
 8010866:	e7c9      	b.n	80107fc <__ssvfiscanf_r+0x1b4>
 8010868:	220a      	movs	r2, #10
 801086a:	e7d7      	b.n	801081c <__ssvfiscanf_r+0x1d4>
 801086c:	4629      	mov	r1, r5
 801086e:	4640      	mov	r0, r8
 8010870:	f000 fc10 	bl	8011094 <__sccl>
 8010874:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010876:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801087a:	9341      	str	r3, [sp, #260]	@ 0x104
 801087c:	4605      	mov	r5, r0
 801087e:	2301      	movs	r3, #1
 8010880:	e7d7      	b.n	8010832 <__ssvfiscanf_r+0x1ea>
 8010882:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010884:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010888:	9341      	str	r3, [sp, #260]	@ 0x104
 801088a:	2300      	movs	r3, #0
 801088c:	e7d1      	b.n	8010832 <__ssvfiscanf_r+0x1ea>
 801088e:	2302      	movs	r3, #2
 8010890:	e7cf      	b.n	8010832 <__ssvfiscanf_r+0x1ea>
 8010892:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8010894:	06c3      	lsls	r3, r0, #27
 8010896:	f53f aeff 	bmi.w	8010698 <__ssvfiscanf_r+0x50>
 801089a:	9b00      	ldr	r3, [sp, #0]
 801089c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801089e:	1d19      	adds	r1, r3, #4
 80108a0:	9100      	str	r1, [sp, #0]
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	07c0      	lsls	r0, r0, #31
 80108a6:	bf4c      	ite	mi
 80108a8:	801a      	strhmi	r2, [r3, #0]
 80108aa:	601a      	strpl	r2, [r3, #0]
 80108ac:	e6f4      	b.n	8010698 <__ssvfiscanf_r+0x50>
 80108ae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80108b0:	4621      	mov	r1, r4
 80108b2:	4630      	mov	r0, r6
 80108b4:	4798      	blx	r3
 80108b6:	2800      	cmp	r0, #0
 80108b8:	d0bf      	beq.n	801083a <__ssvfiscanf_r+0x1f2>
 80108ba:	e79f      	b.n	80107fc <__ssvfiscanf_r+0x1b4>
 80108bc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80108be:	3201      	adds	r2, #1
 80108c0:	9245      	str	r2, [sp, #276]	@ 0x114
 80108c2:	6862      	ldr	r2, [r4, #4]
 80108c4:	3a01      	subs	r2, #1
 80108c6:	2a00      	cmp	r2, #0
 80108c8:	6062      	str	r2, [r4, #4]
 80108ca:	dd02      	ble.n	80108d2 <__ssvfiscanf_r+0x28a>
 80108cc:	3301      	adds	r3, #1
 80108ce:	6023      	str	r3, [r4, #0]
 80108d0:	e7b6      	b.n	8010840 <__ssvfiscanf_r+0x1f8>
 80108d2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80108d4:	4621      	mov	r1, r4
 80108d6:	4630      	mov	r0, r6
 80108d8:	4798      	blx	r3
 80108da:	2800      	cmp	r0, #0
 80108dc:	d0b0      	beq.n	8010840 <__ssvfiscanf_r+0x1f8>
 80108de:	e78d      	b.n	80107fc <__ssvfiscanf_r+0x1b4>
 80108e0:	2b04      	cmp	r3, #4
 80108e2:	dc0f      	bgt.n	8010904 <__ssvfiscanf_r+0x2bc>
 80108e4:	466b      	mov	r3, sp
 80108e6:	4622      	mov	r2, r4
 80108e8:	a941      	add	r1, sp, #260	@ 0x104
 80108ea:	4630      	mov	r0, r6
 80108ec:	f000 f9be 	bl	8010c6c <_scanf_i>
 80108f0:	e7b4      	b.n	801085c <__ssvfiscanf_r+0x214>
 80108f2:	bf00      	nop
 80108f4:	08010595 	.word	0x08010595
 80108f8:	0801060f 	.word	0x0801060f
 80108fc:	08012ab5 	.word	0x08012ab5
 8010900:	08012d16 	.word	0x08012d16
 8010904:	4b0a      	ldr	r3, [pc, #40]	@ (8010930 <__ssvfiscanf_r+0x2e8>)
 8010906:	2b00      	cmp	r3, #0
 8010908:	f43f aec6 	beq.w	8010698 <__ssvfiscanf_r+0x50>
 801090c:	466b      	mov	r3, sp
 801090e:	4622      	mov	r2, r4
 8010910:	a941      	add	r1, sp, #260	@ 0x104
 8010912:	4630      	mov	r0, r6
 8010914:	f7fc fe54 	bl	800d5c0 <_scanf_float>
 8010918:	e7a0      	b.n	801085c <__ssvfiscanf_r+0x214>
 801091a:	89a3      	ldrh	r3, [r4, #12]
 801091c:	065b      	lsls	r3, r3, #25
 801091e:	f53f af71 	bmi.w	8010804 <__ssvfiscanf_r+0x1bc>
 8010922:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8010926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801092a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801092c:	e7f9      	b.n	8010922 <__ssvfiscanf_r+0x2da>
 801092e:	bf00      	nop
 8010930:	0800d5c1 	.word	0x0800d5c1

08010934 <__sfputc_r>:
 8010934:	6893      	ldr	r3, [r2, #8]
 8010936:	3b01      	subs	r3, #1
 8010938:	2b00      	cmp	r3, #0
 801093a:	b410      	push	{r4}
 801093c:	6093      	str	r3, [r2, #8]
 801093e:	da08      	bge.n	8010952 <__sfputc_r+0x1e>
 8010940:	6994      	ldr	r4, [r2, #24]
 8010942:	42a3      	cmp	r3, r4
 8010944:	db01      	blt.n	801094a <__sfputc_r+0x16>
 8010946:	290a      	cmp	r1, #10
 8010948:	d103      	bne.n	8010952 <__sfputc_r+0x1e>
 801094a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801094e:	f7fd ba0a 	b.w	800dd66 <__swbuf_r>
 8010952:	6813      	ldr	r3, [r2, #0]
 8010954:	1c58      	adds	r0, r3, #1
 8010956:	6010      	str	r0, [r2, #0]
 8010958:	7019      	strb	r1, [r3, #0]
 801095a:	4608      	mov	r0, r1
 801095c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010960:	4770      	bx	lr

08010962 <__sfputs_r>:
 8010962:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010964:	4606      	mov	r6, r0
 8010966:	460f      	mov	r7, r1
 8010968:	4614      	mov	r4, r2
 801096a:	18d5      	adds	r5, r2, r3
 801096c:	42ac      	cmp	r4, r5
 801096e:	d101      	bne.n	8010974 <__sfputs_r+0x12>
 8010970:	2000      	movs	r0, #0
 8010972:	e007      	b.n	8010984 <__sfputs_r+0x22>
 8010974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010978:	463a      	mov	r2, r7
 801097a:	4630      	mov	r0, r6
 801097c:	f7ff ffda 	bl	8010934 <__sfputc_r>
 8010980:	1c43      	adds	r3, r0, #1
 8010982:	d1f3      	bne.n	801096c <__sfputs_r+0xa>
 8010984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010988 <_vfiprintf_r>:
 8010988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801098c:	460d      	mov	r5, r1
 801098e:	b09d      	sub	sp, #116	@ 0x74
 8010990:	4614      	mov	r4, r2
 8010992:	4698      	mov	r8, r3
 8010994:	4606      	mov	r6, r0
 8010996:	b118      	cbz	r0, 80109a0 <_vfiprintf_r+0x18>
 8010998:	6a03      	ldr	r3, [r0, #32]
 801099a:	b90b      	cbnz	r3, 80109a0 <_vfiprintf_r+0x18>
 801099c:	f7fd f8aa 	bl	800daf4 <__sinit>
 80109a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109a2:	07d9      	lsls	r1, r3, #31
 80109a4:	d405      	bmi.n	80109b2 <_vfiprintf_r+0x2a>
 80109a6:	89ab      	ldrh	r3, [r5, #12]
 80109a8:	059a      	lsls	r2, r3, #22
 80109aa:	d402      	bmi.n	80109b2 <_vfiprintf_r+0x2a>
 80109ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80109ae:	f7fd fb0e 	bl	800dfce <__retarget_lock_acquire_recursive>
 80109b2:	89ab      	ldrh	r3, [r5, #12]
 80109b4:	071b      	lsls	r3, r3, #28
 80109b6:	d501      	bpl.n	80109bc <_vfiprintf_r+0x34>
 80109b8:	692b      	ldr	r3, [r5, #16]
 80109ba:	b99b      	cbnz	r3, 80109e4 <_vfiprintf_r+0x5c>
 80109bc:	4629      	mov	r1, r5
 80109be:	4630      	mov	r0, r6
 80109c0:	f7fd fa10 	bl	800dde4 <__swsetup_r>
 80109c4:	b170      	cbz	r0, 80109e4 <_vfiprintf_r+0x5c>
 80109c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109c8:	07dc      	lsls	r4, r3, #31
 80109ca:	d504      	bpl.n	80109d6 <_vfiprintf_r+0x4e>
 80109cc:	f04f 30ff 	mov.w	r0, #4294967295
 80109d0:	b01d      	add	sp, #116	@ 0x74
 80109d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109d6:	89ab      	ldrh	r3, [r5, #12]
 80109d8:	0598      	lsls	r0, r3, #22
 80109da:	d4f7      	bmi.n	80109cc <_vfiprintf_r+0x44>
 80109dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80109de:	f7fd faf7 	bl	800dfd0 <__retarget_lock_release_recursive>
 80109e2:	e7f3      	b.n	80109cc <_vfiprintf_r+0x44>
 80109e4:	2300      	movs	r3, #0
 80109e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80109e8:	2320      	movs	r3, #32
 80109ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80109ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80109f2:	2330      	movs	r3, #48	@ 0x30
 80109f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010ba4 <_vfiprintf_r+0x21c>
 80109f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80109fc:	f04f 0901 	mov.w	r9, #1
 8010a00:	4623      	mov	r3, r4
 8010a02:	469a      	mov	sl, r3
 8010a04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a08:	b10a      	cbz	r2, 8010a0e <_vfiprintf_r+0x86>
 8010a0a:	2a25      	cmp	r2, #37	@ 0x25
 8010a0c:	d1f9      	bne.n	8010a02 <_vfiprintf_r+0x7a>
 8010a0e:	ebba 0b04 	subs.w	fp, sl, r4
 8010a12:	d00b      	beq.n	8010a2c <_vfiprintf_r+0xa4>
 8010a14:	465b      	mov	r3, fp
 8010a16:	4622      	mov	r2, r4
 8010a18:	4629      	mov	r1, r5
 8010a1a:	4630      	mov	r0, r6
 8010a1c:	f7ff ffa1 	bl	8010962 <__sfputs_r>
 8010a20:	3001      	adds	r0, #1
 8010a22:	f000 80a7 	beq.w	8010b74 <_vfiprintf_r+0x1ec>
 8010a26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010a28:	445a      	add	r2, fp
 8010a2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8010a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	f000 809f 	beq.w	8010b74 <_vfiprintf_r+0x1ec>
 8010a36:	2300      	movs	r3, #0
 8010a38:	f04f 32ff 	mov.w	r2, #4294967295
 8010a3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010a40:	f10a 0a01 	add.w	sl, sl, #1
 8010a44:	9304      	str	r3, [sp, #16]
 8010a46:	9307      	str	r3, [sp, #28]
 8010a48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010a4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8010a4e:	4654      	mov	r4, sl
 8010a50:	2205      	movs	r2, #5
 8010a52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a56:	4853      	ldr	r0, [pc, #332]	@ (8010ba4 <_vfiprintf_r+0x21c>)
 8010a58:	f7ef fbe2 	bl	8000220 <memchr>
 8010a5c:	9a04      	ldr	r2, [sp, #16]
 8010a5e:	b9d8      	cbnz	r0, 8010a98 <_vfiprintf_r+0x110>
 8010a60:	06d1      	lsls	r1, r2, #27
 8010a62:	bf44      	itt	mi
 8010a64:	2320      	movmi	r3, #32
 8010a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010a6a:	0713      	lsls	r3, r2, #28
 8010a6c:	bf44      	itt	mi
 8010a6e:	232b      	movmi	r3, #43	@ 0x2b
 8010a70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010a74:	f89a 3000 	ldrb.w	r3, [sl]
 8010a78:	2b2a      	cmp	r3, #42	@ 0x2a
 8010a7a:	d015      	beq.n	8010aa8 <_vfiprintf_r+0x120>
 8010a7c:	9a07      	ldr	r2, [sp, #28]
 8010a7e:	4654      	mov	r4, sl
 8010a80:	2000      	movs	r0, #0
 8010a82:	f04f 0c0a 	mov.w	ip, #10
 8010a86:	4621      	mov	r1, r4
 8010a88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010a8c:	3b30      	subs	r3, #48	@ 0x30
 8010a8e:	2b09      	cmp	r3, #9
 8010a90:	d94b      	bls.n	8010b2a <_vfiprintf_r+0x1a2>
 8010a92:	b1b0      	cbz	r0, 8010ac2 <_vfiprintf_r+0x13a>
 8010a94:	9207      	str	r2, [sp, #28]
 8010a96:	e014      	b.n	8010ac2 <_vfiprintf_r+0x13a>
 8010a98:	eba0 0308 	sub.w	r3, r0, r8
 8010a9c:	fa09 f303 	lsl.w	r3, r9, r3
 8010aa0:	4313      	orrs	r3, r2
 8010aa2:	9304      	str	r3, [sp, #16]
 8010aa4:	46a2      	mov	sl, r4
 8010aa6:	e7d2      	b.n	8010a4e <_vfiprintf_r+0xc6>
 8010aa8:	9b03      	ldr	r3, [sp, #12]
 8010aaa:	1d19      	adds	r1, r3, #4
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	9103      	str	r1, [sp, #12]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	bfbb      	ittet	lt
 8010ab4:	425b      	neglt	r3, r3
 8010ab6:	f042 0202 	orrlt.w	r2, r2, #2
 8010aba:	9307      	strge	r3, [sp, #28]
 8010abc:	9307      	strlt	r3, [sp, #28]
 8010abe:	bfb8      	it	lt
 8010ac0:	9204      	strlt	r2, [sp, #16]
 8010ac2:	7823      	ldrb	r3, [r4, #0]
 8010ac4:	2b2e      	cmp	r3, #46	@ 0x2e
 8010ac6:	d10a      	bne.n	8010ade <_vfiprintf_r+0x156>
 8010ac8:	7863      	ldrb	r3, [r4, #1]
 8010aca:	2b2a      	cmp	r3, #42	@ 0x2a
 8010acc:	d132      	bne.n	8010b34 <_vfiprintf_r+0x1ac>
 8010ace:	9b03      	ldr	r3, [sp, #12]
 8010ad0:	1d1a      	adds	r2, r3, #4
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	9203      	str	r2, [sp, #12]
 8010ad6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010ada:	3402      	adds	r4, #2
 8010adc:	9305      	str	r3, [sp, #20]
 8010ade:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010bb4 <_vfiprintf_r+0x22c>
 8010ae2:	7821      	ldrb	r1, [r4, #0]
 8010ae4:	2203      	movs	r2, #3
 8010ae6:	4650      	mov	r0, sl
 8010ae8:	f7ef fb9a 	bl	8000220 <memchr>
 8010aec:	b138      	cbz	r0, 8010afe <_vfiprintf_r+0x176>
 8010aee:	9b04      	ldr	r3, [sp, #16]
 8010af0:	eba0 000a 	sub.w	r0, r0, sl
 8010af4:	2240      	movs	r2, #64	@ 0x40
 8010af6:	4082      	lsls	r2, r0
 8010af8:	4313      	orrs	r3, r2
 8010afa:	3401      	adds	r4, #1
 8010afc:	9304      	str	r3, [sp, #16]
 8010afe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b02:	4829      	ldr	r0, [pc, #164]	@ (8010ba8 <_vfiprintf_r+0x220>)
 8010b04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010b08:	2206      	movs	r2, #6
 8010b0a:	f7ef fb89 	bl	8000220 <memchr>
 8010b0e:	2800      	cmp	r0, #0
 8010b10:	d03f      	beq.n	8010b92 <_vfiprintf_r+0x20a>
 8010b12:	4b26      	ldr	r3, [pc, #152]	@ (8010bac <_vfiprintf_r+0x224>)
 8010b14:	bb1b      	cbnz	r3, 8010b5e <_vfiprintf_r+0x1d6>
 8010b16:	9b03      	ldr	r3, [sp, #12]
 8010b18:	3307      	adds	r3, #7
 8010b1a:	f023 0307 	bic.w	r3, r3, #7
 8010b1e:	3308      	adds	r3, #8
 8010b20:	9303      	str	r3, [sp, #12]
 8010b22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b24:	443b      	add	r3, r7
 8010b26:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b28:	e76a      	b.n	8010a00 <_vfiprintf_r+0x78>
 8010b2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8010b2e:	460c      	mov	r4, r1
 8010b30:	2001      	movs	r0, #1
 8010b32:	e7a8      	b.n	8010a86 <_vfiprintf_r+0xfe>
 8010b34:	2300      	movs	r3, #0
 8010b36:	3401      	adds	r4, #1
 8010b38:	9305      	str	r3, [sp, #20]
 8010b3a:	4619      	mov	r1, r3
 8010b3c:	f04f 0c0a 	mov.w	ip, #10
 8010b40:	4620      	mov	r0, r4
 8010b42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010b46:	3a30      	subs	r2, #48	@ 0x30
 8010b48:	2a09      	cmp	r2, #9
 8010b4a:	d903      	bls.n	8010b54 <_vfiprintf_r+0x1cc>
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d0c6      	beq.n	8010ade <_vfiprintf_r+0x156>
 8010b50:	9105      	str	r1, [sp, #20]
 8010b52:	e7c4      	b.n	8010ade <_vfiprintf_r+0x156>
 8010b54:	fb0c 2101 	mla	r1, ip, r1, r2
 8010b58:	4604      	mov	r4, r0
 8010b5a:	2301      	movs	r3, #1
 8010b5c:	e7f0      	b.n	8010b40 <_vfiprintf_r+0x1b8>
 8010b5e:	ab03      	add	r3, sp, #12
 8010b60:	9300      	str	r3, [sp, #0]
 8010b62:	462a      	mov	r2, r5
 8010b64:	4b12      	ldr	r3, [pc, #72]	@ (8010bb0 <_vfiprintf_r+0x228>)
 8010b66:	a904      	add	r1, sp, #16
 8010b68:	4630      	mov	r0, r6
 8010b6a:	f7fc f973 	bl	800ce54 <_printf_float>
 8010b6e:	4607      	mov	r7, r0
 8010b70:	1c78      	adds	r0, r7, #1
 8010b72:	d1d6      	bne.n	8010b22 <_vfiprintf_r+0x19a>
 8010b74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b76:	07d9      	lsls	r1, r3, #31
 8010b78:	d405      	bmi.n	8010b86 <_vfiprintf_r+0x1fe>
 8010b7a:	89ab      	ldrh	r3, [r5, #12]
 8010b7c:	059a      	lsls	r2, r3, #22
 8010b7e:	d402      	bmi.n	8010b86 <_vfiprintf_r+0x1fe>
 8010b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b82:	f7fd fa25 	bl	800dfd0 <__retarget_lock_release_recursive>
 8010b86:	89ab      	ldrh	r3, [r5, #12]
 8010b88:	065b      	lsls	r3, r3, #25
 8010b8a:	f53f af1f 	bmi.w	80109cc <_vfiprintf_r+0x44>
 8010b8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010b90:	e71e      	b.n	80109d0 <_vfiprintf_r+0x48>
 8010b92:	ab03      	add	r3, sp, #12
 8010b94:	9300      	str	r3, [sp, #0]
 8010b96:	462a      	mov	r2, r5
 8010b98:	4b05      	ldr	r3, [pc, #20]	@ (8010bb0 <_vfiprintf_r+0x228>)
 8010b9a:	a904      	add	r1, sp, #16
 8010b9c:	4630      	mov	r0, r6
 8010b9e:	f7fc fbf1 	bl	800d384 <_printf_i>
 8010ba2:	e7e4      	b.n	8010b6e <_vfiprintf_r+0x1e6>
 8010ba4:	08012d10 	.word	0x08012d10
 8010ba8:	08012d1a 	.word	0x08012d1a
 8010bac:	0800ce55 	.word	0x0800ce55
 8010bb0:	08010963 	.word	0x08010963
 8010bb4:	08012d16 	.word	0x08012d16

08010bb8 <_scanf_chars>:
 8010bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bbc:	4615      	mov	r5, r2
 8010bbe:	688a      	ldr	r2, [r1, #8]
 8010bc0:	4680      	mov	r8, r0
 8010bc2:	460c      	mov	r4, r1
 8010bc4:	b932      	cbnz	r2, 8010bd4 <_scanf_chars+0x1c>
 8010bc6:	698a      	ldr	r2, [r1, #24]
 8010bc8:	2a00      	cmp	r2, #0
 8010bca:	bf14      	ite	ne
 8010bcc:	f04f 32ff 	movne.w	r2, #4294967295
 8010bd0:	2201      	moveq	r2, #1
 8010bd2:	608a      	str	r2, [r1, #8]
 8010bd4:	6822      	ldr	r2, [r4, #0]
 8010bd6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8010c68 <_scanf_chars+0xb0>
 8010bda:	06d1      	lsls	r1, r2, #27
 8010bdc:	bf5f      	itttt	pl
 8010bde:	681a      	ldrpl	r2, [r3, #0]
 8010be0:	1d11      	addpl	r1, r2, #4
 8010be2:	6019      	strpl	r1, [r3, #0]
 8010be4:	6816      	ldrpl	r6, [r2, #0]
 8010be6:	2700      	movs	r7, #0
 8010be8:	69a0      	ldr	r0, [r4, #24]
 8010bea:	b188      	cbz	r0, 8010c10 <_scanf_chars+0x58>
 8010bec:	2801      	cmp	r0, #1
 8010bee:	d107      	bne.n	8010c00 <_scanf_chars+0x48>
 8010bf0:	682b      	ldr	r3, [r5, #0]
 8010bf2:	781a      	ldrb	r2, [r3, #0]
 8010bf4:	6963      	ldr	r3, [r4, #20]
 8010bf6:	5c9b      	ldrb	r3, [r3, r2]
 8010bf8:	b953      	cbnz	r3, 8010c10 <_scanf_chars+0x58>
 8010bfa:	2f00      	cmp	r7, #0
 8010bfc:	d031      	beq.n	8010c62 <_scanf_chars+0xaa>
 8010bfe:	e022      	b.n	8010c46 <_scanf_chars+0x8e>
 8010c00:	2802      	cmp	r0, #2
 8010c02:	d120      	bne.n	8010c46 <_scanf_chars+0x8e>
 8010c04:	682b      	ldr	r3, [r5, #0]
 8010c06:	781b      	ldrb	r3, [r3, #0]
 8010c08:	f819 3003 	ldrb.w	r3, [r9, r3]
 8010c0c:	071b      	lsls	r3, r3, #28
 8010c0e:	d41a      	bmi.n	8010c46 <_scanf_chars+0x8e>
 8010c10:	6823      	ldr	r3, [r4, #0]
 8010c12:	06da      	lsls	r2, r3, #27
 8010c14:	bf5e      	ittt	pl
 8010c16:	682b      	ldrpl	r3, [r5, #0]
 8010c18:	781b      	ldrbpl	r3, [r3, #0]
 8010c1a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8010c1e:	682a      	ldr	r2, [r5, #0]
 8010c20:	686b      	ldr	r3, [r5, #4]
 8010c22:	3201      	adds	r2, #1
 8010c24:	602a      	str	r2, [r5, #0]
 8010c26:	68a2      	ldr	r2, [r4, #8]
 8010c28:	3b01      	subs	r3, #1
 8010c2a:	3a01      	subs	r2, #1
 8010c2c:	606b      	str	r3, [r5, #4]
 8010c2e:	3701      	adds	r7, #1
 8010c30:	60a2      	str	r2, [r4, #8]
 8010c32:	b142      	cbz	r2, 8010c46 <_scanf_chars+0x8e>
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	dcd7      	bgt.n	8010be8 <_scanf_chars+0x30>
 8010c38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010c3c:	4629      	mov	r1, r5
 8010c3e:	4640      	mov	r0, r8
 8010c40:	4798      	blx	r3
 8010c42:	2800      	cmp	r0, #0
 8010c44:	d0d0      	beq.n	8010be8 <_scanf_chars+0x30>
 8010c46:	6823      	ldr	r3, [r4, #0]
 8010c48:	f013 0310 	ands.w	r3, r3, #16
 8010c4c:	d105      	bne.n	8010c5a <_scanf_chars+0xa2>
 8010c4e:	68e2      	ldr	r2, [r4, #12]
 8010c50:	3201      	adds	r2, #1
 8010c52:	60e2      	str	r2, [r4, #12]
 8010c54:	69a2      	ldr	r2, [r4, #24]
 8010c56:	b102      	cbz	r2, 8010c5a <_scanf_chars+0xa2>
 8010c58:	7033      	strb	r3, [r6, #0]
 8010c5a:	6923      	ldr	r3, [r4, #16]
 8010c5c:	443b      	add	r3, r7
 8010c5e:	6123      	str	r3, [r4, #16]
 8010c60:	2000      	movs	r0, #0
 8010c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c66:	bf00      	nop
 8010c68:	08012ab5 	.word	0x08012ab5

08010c6c <_scanf_i>:
 8010c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c70:	4698      	mov	r8, r3
 8010c72:	4b74      	ldr	r3, [pc, #464]	@ (8010e44 <_scanf_i+0x1d8>)
 8010c74:	460c      	mov	r4, r1
 8010c76:	4682      	mov	sl, r0
 8010c78:	4616      	mov	r6, r2
 8010c7a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010c7e:	b087      	sub	sp, #28
 8010c80:	ab03      	add	r3, sp, #12
 8010c82:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010c86:	4b70      	ldr	r3, [pc, #448]	@ (8010e48 <_scanf_i+0x1dc>)
 8010c88:	69a1      	ldr	r1, [r4, #24]
 8010c8a:	4a70      	ldr	r2, [pc, #448]	@ (8010e4c <_scanf_i+0x1e0>)
 8010c8c:	2903      	cmp	r1, #3
 8010c8e:	bf08      	it	eq
 8010c90:	461a      	moveq	r2, r3
 8010c92:	68a3      	ldr	r3, [r4, #8]
 8010c94:	9201      	str	r2, [sp, #4]
 8010c96:	1e5a      	subs	r2, r3, #1
 8010c98:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010c9c:	bf88      	it	hi
 8010c9e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010ca2:	4627      	mov	r7, r4
 8010ca4:	bf82      	ittt	hi
 8010ca6:	eb03 0905 	addhi.w	r9, r3, r5
 8010caa:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010cae:	60a3      	strhi	r3, [r4, #8]
 8010cb0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8010cb4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8010cb8:	bf98      	it	ls
 8010cba:	f04f 0900 	movls.w	r9, #0
 8010cbe:	6023      	str	r3, [r4, #0]
 8010cc0:	463d      	mov	r5, r7
 8010cc2:	f04f 0b00 	mov.w	fp, #0
 8010cc6:	6831      	ldr	r1, [r6, #0]
 8010cc8:	ab03      	add	r3, sp, #12
 8010cca:	7809      	ldrb	r1, [r1, #0]
 8010ccc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8010cd0:	2202      	movs	r2, #2
 8010cd2:	f7ef faa5 	bl	8000220 <memchr>
 8010cd6:	b328      	cbz	r0, 8010d24 <_scanf_i+0xb8>
 8010cd8:	f1bb 0f01 	cmp.w	fp, #1
 8010cdc:	d159      	bne.n	8010d92 <_scanf_i+0x126>
 8010cde:	6862      	ldr	r2, [r4, #4]
 8010ce0:	b92a      	cbnz	r2, 8010cee <_scanf_i+0x82>
 8010ce2:	6822      	ldr	r2, [r4, #0]
 8010ce4:	2108      	movs	r1, #8
 8010ce6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010cea:	6061      	str	r1, [r4, #4]
 8010cec:	6022      	str	r2, [r4, #0]
 8010cee:	6822      	ldr	r2, [r4, #0]
 8010cf0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8010cf4:	6022      	str	r2, [r4, #0]
 8010cf6:	68a2      	ldr	r2, [r4, #8]
 8010cf8:	1e51      	subs	r1, r2, #1
 8010cfa:	60a1      	str	r1, [r4, #8]
 8010cfc:	b192      	cbz	r2, 8010d24 <_scanf_i+0xb8>
 8010cfe:	6832      	ldr	r2, [r6, #0]
 8010d00:	1c51      	adds	r1, r2, #1
 8010d02:	6031      	str	r1, [r6, #0]
 8010d04:	7812      	ldrb	r2, [r2, #0]
 8010d06:	f805 2b01 	strb.w	r2, [r5], #1
 8010d0a:	6872      	ldr	r2, [r6, #4]
 8010d0c:	3a01      	subs	r2, #1
 8010d0e:	2a00      	cmp	r2, #0
 8010d10:	6072      	str	r2, [r6, #4]
 8010d12:	dc07      	bgt.n	8010d24 <_scanf_i+0xb8>
 8010d14:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8010d18:	4631      	mov	r1, r6
 8010d1a:	4650      	mov	r0, sl
 8010d1c:	4790      	blx	r2
 8010d1e:	2800      	cmp	r0, #0
 8010d20:	f040 8085 	bne.w	8010e2e <_scanf_i+0x1c2>
 8010d24:	f10b 0b01 	add.w	fp, fp, #1
 8010d28:	f1bb 0f03 	cmp.w	fp, #3
 8010d2c:	d1cb      	bne.n	8010cc6 <_scanf_i+0x5a>
 8010d2e:	6863      	ldr	r3, [r4, #4]
 8010d30:	b90b      	cbnz	r3, 8010d36 <_scanf_i+0xca>
 8010d32:	230a      	movs	r3, #10
 8010d34:	6063      	str	r3, [r4, #4]
 8010d36:	6863      	ldr	r3, [r4, #4]
 8010d38:	4945      	ldr	r1, [pc, #276]	@ (8010e50 <_scanf_i+0x1e4>)
 8010d3a:	6960      	ldr	r0, [r4, #20]
 8010d3c:	1ac9      	subs	r1, r1, r3
 8010d3e:	f000 f9a9 	bl	8011094 <__sccl>
 8010d42:	f04f 0b00 	mov.w	fp, #0
 8010d46:	68a3      	ldr	r3, [r4, #8]
 8010d48:	6822      	ldr	r2, [r4, #0]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d03d      	beq.n	8010dca <_scanf_i+0x15e>
 8010d4e:	6831      	ldr	r1, [r6, #0]
 8010d50:	6960      	ldr	r0, [r4, #20]
 8010d52:	f891 c000 	ldrb.w	ip, [r1]
 8010d56:	f810 000c 	ldrb.w	r0, [r0, ip]
 8010d5a:	2800      	cmp	r0, #0
 8010d5c:	d035      	beq.n	8010dca <_scanf_i+0x15e>
 8010d5e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8010d62:	d124      	bne.n	8010dae <_scanf_i+0x142>
 8010d64:	0510      	lsls	r0, r2, #20
 8010d66:	d522      	bpl.n	8010dae <_scanf_i+0x142>
 8010d68:	f10b 0b01 	add.w	fp, fp, #1
 8010d6c:	f1b9 0f00 	cmp.w	r9, #0
 8010d70:	d003      	beq.n	8010d7a <_scanf_i+0x10e>
 8010d72:	3301      	adds	r3, #1
 8010d74:	f109 39ff 	add.w	r9, r9, #4294967295
 8010d78:	60a3      	str	r3, [r4, #8]
 8010d7a:	6873      	ldr	r3, [r6, #4]
 8010d7c:	3b01      	subs	r3, #1
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	6073      	str	r3, [r6, #4]
 8010d82:	dd1b      	ble.n	8010dbc <_scanf_i+0x150>
 8010d84:	6833      	ldr	r3, [r6, #0]
 8010d86:	3301      	adds	r3, #1
 8010d88:	6033      	str	r3, [r6, #0]
 8010d8a:	68a3      	ldr	r3, [r4, #8]
 8010d8c:	3b01      	subs	r3, #1
 8010d8e:	60a3      	str	r3, [r4, #8]
 8010d90:	e7d9      	b.n	8010d46 <_scanf_i+0xda>
 8010d92:	f1bb 0f02 	cmp.w	fp, #2
 8010d96:	d1ae      	bne.n	8010cf6 <_scanf_i+0x8a>
 8010d98:	6822      	ldr	r2, [r4, #0]
 8010d9a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8010d9e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8010da2:	d1c4      	bne.n	8010d2e <_scanf_i+0xc2>
 8010da4:	2110      	movs	r1, #16
 8010da6:	6061      	str	r1, [r4, #4]
 8010da8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010dac:	e7a2      	b.n	8010cf4 <_scanf_i+0x88>
 8010dae:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8010db2:	6022      	str	r2, [r4, #0]
 8010db4:	780b      	ldrb	r3, [r1, #0]
 8010db6:	f805 3b01 	strb.w	r3, [r5], #1
 8010dba:	e7de      	b.n	8010d7a <_scanf_i+0x10e>
 8010dbc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010dc0:	4631      	mov	r1, r6
 8010dc2:	4650      	mov	r0, sl
 8010dc4:	4798      	blx	r3
 8010dc6:	2800      	cmp	r0, #0
 8010dc8:	d0df      	beq.n	8010d8a <_scanf_i+0x11e>
 8010dca:	6823      	ldr	r3, [r4, #0]
 8010dcc:	05d9      	lsls	r1, r3, #23
 8010dce:	d50d      	bpl.n	8010dec <_scanf_i+0x180>
 8010dd0:	42bd      	cmp	r5, r7
 8010dd2:	d909      	bls.n	8010de8 <_scanf_i+0x17c>
 8010dd4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010dd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010ddc:	4632      	mov	r2, r6
 8010dde:	4650      	mov	r0, sl
 8010de0:	4798      	blx	r3
 8010de2:	f105 39ff 	add.w	r9, r5, #4294967295
 8010de6:	464d      	mov	r5, r9
 8010de8:	42bd      	cmp	r5, r7
 8010dea:	d028      	beq.n	8010e3e <_scanf_i+0x1d2>
 8010dec:	6822      	ldr	r2, [r4, #0]
 8010dee:	f012 0210 	ands.w	r2, r2, #16
 8010df2:	d113      	bne.n	8010e1c <_scanf_i+0x1b0>
 8010df4:	702a      	strb	r2, [r5, #0]
 8010df6:	6863      	ldr	r3, [r4, #4]
 8010df8:	9e01      	ldr	r6, [sp, #4]
 8010dfa:	4639      	mov	r1, r7
 8010dfc:	4650      	mov	r0, sl
 8010dfe:	47b0      	blx	r6
 8010e00:	f8d8 3000 	ldr.w	r3, [r8]
 8010e04:	6821      	ldr	r1, [r4, #0]
 8010e06:	1d1a      	adds	r2, r3, #4
 8010e08:	f8c8 2000 	str.w	r2, [r8]
 8010e0c:	f011 0f20 	tst.w	r1, #32
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	d00f      	beq.n	8010e34 <_scanf_i+0x1c8>
 8010e14:	6018      	str	r0, [r3, #0]
 8010e16:	68e3      	ldr	r3, [r4, #12]
 8010e18:	3301      	adds	r3, #1
 8010e1a:	60e3      	str	r3, [r4, #12]
 8010e1c:	6923      	ldr	r3, [r4, #16]
 8010e1e:	1bed      	subs	r5, r5, r7
 8010e20:	445d      	add	r5, fp
 8010e22:	442b      	add	r3, r5
 8010e24:	6123      	str	r3, [r4, #16]
 8010e26:	2000      	movs	r0, #0
 8010e28:	b007      	add	sp, #28
 8010e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e2e:	f04f 0b00 	mov.w	fp, #0
 8010e32:	e7ca      	b.n	8010dca <_scanf_i+0x15e>
 8010e34:	07ca      	lsls	r2, r1, #31
 8010e36:	bf4c      	ite	mi
 8010e38:	8018      	strhmi	r0, [r3, #0]
 8010e3a:	6018      	strpl	r0, [r3, #0]
 8010e3c:	e7eb      	b.n	8010e16 <_scanf_i+0x1aa>
 8010e3e:	2001      	movs	r0, #1
 8010e40:	e7f2      	b.n	8010e28 <_scanf_i+0x1bc>
 8010e42:	bf00      	nop
 8010e44:	08012614 	.word	0x08012614
 8010e48:	0800cd11 	.word	0x0800cd11
 8010e4c:	08011a25 	.word	0x08011a25
 8010e50:	08012d31 	.word	0x08012d31

08010e54 <__sflush_r>:
 8010e54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e5c:	0716      	lsls	r6, r2, #28
 8010e5e:	4605      	mov	r5, r0
 8010e60:	460c      	mov	r4, r1
 8010e62:	d454      	bmi.n	8010f0e <__sflush_r+0xba>
 8010e64:	684b      	ldr	r3, [r1, #4]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	dc02      	bgt.n	8010e70 <__sflush_r+0x1c>
 8010e6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	dd48      	ble.n	8010f02 <__sflush_r+0xae>
 8010e70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010e72:	2e00      	cmp	r6, #0
 8010e74:	d045      	beq.n	8010f02 <__sflush_r+0xae>
 8010e76:	2300      	movs	r3, #0
 8010e78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010e7c:	682f      	ldr	r7, [r5, #0]
 8010e7e:	6a21      	ldr	r1, [r4, #32]
 8010e80:	602b      	str	r3, [r5, #0]
 8010e82:	d030      	beq.n	8010ee6 <__sflush_r+0x92>
 8010e84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010e86:	89a3      	ldrh	r3, [r4, #12]
 8010e88:	0759      	lsls	r1, r3, #29
 8010e8a:	d505      	bpl.n	8010e98 <__sflush_r+0x44>
 8010e8c:	6863      	ldr	r3, [r4, #4]
 8010e8e:	1ad2      	subs	r2, r2, r3
 8010e90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010e92:	b10b      	cbz	r3, 8010e98 <__sflush_r+0x44>
 8010e94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010e96:	1ad2      	subs	r2, r2, r3
 8010e98:	2300      	movs	r3, #0
 8010e9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010e9c:	6a21      	ldr	r1, [r4, #32]
 8010e9e:	4628      	mov	r0, r5
 8010ea0:	47b0      	blx	r6
 8010ea2:	1c43      	adds	r3, r0, #1
 8010ea4:	89a3      	ldrh	r3, [r4, #12]
 8010ea6:	d106      	bne.n	8010eb6 <__sflush_r+0x62>
 8010ea8:	6829      	ldr	r1, [r5, #0]
 8010eaa:	291d      	cmp	r1, #29
 8010eac:	d82b      	bhi.n	8010f06 <__sflush_r+0xb2>
 8010eae:	4a2a      	ldr	r2, [pc, #168]	@ (8010f58 <__sflush_r+0x104>)
 8010eb0:	40ca      	lsrs	r2, r1
 8010eb2:	07d6      	lsls	r6, r2, #31
 8010eb4:	d527      	bpl.n	8010f06 <__sflush_r+0xb2>
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	6062      	str	r2, [r4, #4]
 8010eba:	04d9      	lsls	r1, r3, #19
 8010ebc:	6922      	ldr	r2, [r4, #16]
 8010ebe:	6022      	str	r2, [r4, #0]
 8010ec0:	d504      	bpl.n	8010ecc <__sflush_r+0x78>
 8010ec2:	1c42      	adds	r2, r0, #1
 8010ec4:	d101      	bne.n	8010eca <__sflush_r+0x76>
 8010ec6:	682b      	ldr	r3, [r5, #0]
 8010ec8:	b903      	cbnz	r3, 8010ecc <__sflush_r+0x78>
 8010eca:	6560      	str	r0, [r4, #84]	@ 0x54
 8010ecc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010ece:	602f      	str	r7, [r5, #0]
 8010ed0:	b1b9      	cbz	r1, 8010f02 <__sflush_r+0xae>
 8010ed2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010ed6:	4299      	cmp	r1, r3
 8010ed8:	d002      	beq.n	8010ee0 <__sflush_r+0x8c>
 8010eda:	4628      	mov	r0, r5
 8010edc:	f7fd ff04 	bl	800ece8 <_free_r>
 8010ee0:	2300      	movs	r3, #0
 8010ee2:	6363      	str	r3, [r4, #52]	@ 0x34
 8010ee4:	e00d      	b.n	8010f02 <__sflush_r+0xae>
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	4628      	mov	r0, r5
 8010eea:	47b0      	blx	r6
 8010eec:	4602      	mov	r2, r0
 8010eee:	1c50      	adds	r0, r2, #1
 8010ef0:	d1c9      	bne.n	8010e86 <__sflush_r+0x32>
 8010ef2:	682b      	ldr	r3, [r5, #0]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d0c6      	beq.n	8010e86 <__sflush_r+0x32>
 8010ef8:	2b1d      	cmp	r3, #29
 8010efa:	d001      	beq.n	8010f00 <__sflush_r+0xac>
 8010efc:	2b16      	cmp	r3, #22
 8010efe:	d11e      	bne.n	8010f3e <__sflush_r+0xea>
 8010f00:	602f      	str	r7, [r5, #0]
 8010f02:	2000      	movs	r0, #0
 8010f04:	e022      	b.n	8010f4c <__sflush_r+0xf8>
 8010f06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f0a:	b21b      	sxth	r3, r3
 8010f0c:	e01b      	b.n	8010f46 <__sflush_r+0xf2>
 8010f0e:	690f      	ldr	r7, [r1, #16]
 8010f10:	2f00      	cmp	r7, #0
 8010f12:	d0f6      	beq.n	8010f02 <__sflush_r+0xae>
 8010f14:	0793      	lsls	r3, r2, #30
 8010f16:	680e      	ldr	r6, [r1, #0]
 8010f18:	bf08      	it	eq
 8010f1a:	694b      	ldreq	r3, [r1, #20]
 8010f1c:	600f      	str	r7, [r1, #0]
 8010f1e:	bf18      	it	ne
 8010f20:	2300      	movne	r3, #0
 8010f22:	eba6 0807 	sub.w	r8, r6, r7
 8010f26:	608b      	str	r3, [r1, #8]
 8010f28:	f1b8 0f00 	cmp.w	r8, #0
 8010f2c:	dde9      	ble.n	8010f02 <__sflush_r+0xae>
 8010f2e:	6a21      	ldr	r1, [r4, #32]
 8010f30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010f32:	4643      	mov	r3, r8
 8010f34:	463a      	mov	r2, r7
 8010f36:	4628      	mov	r0, r5
 8010f38:	47b0      	blx	r6
 8010f3a:	2800      	cmp	r0, #0
 8010f3c:	dc08      	bgt.n	8010f50 <__sflush_r+0xfc>
 8010f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f46:	81a3      	strh	r3, [r4, #12]
 8010f48:	f04f 30ff 	mov.w	r0, #4294967295
 8010f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f50:	4407      	add	r7, r0
 8010f52:	eba8 0800 	sub.w	r8, r8, r0
 8010f56:	e7e7      	b.n	8010f28 <__sflush_r+0xd4>
 8010f58:	20400001 	.word	0x20400001

08010f5c <_fflush_r>:
 8010f5c:	b538      	push	{r3, r4, r5, lr}
 8010f5e:	690b      	ldr	r3, [r1, #16]
 8010f60:	4605      	mov	r5, r0
 8010f62:	460c      	mov	r4, r1
 8010f64:	b913      	cbnz	r3, 8010f6c <_fflush_r+0x10>
 8010f66:	2500      	movs	r5, #0
 8010f68:	4628      	mov	r0, r5
 8010f6a:	bd38      	pop	{r3, r4, r5, pc}
 8010f6c:	b118      	cbz	r0, 8010f76 <_fflush_r+0x1a>
 8010f6e:	6a03      	ldr	r3, [r0, #32]
 8010f70:	b90b      	cbnz	r3, 8010f76 <_fflush_r+0x1a>
 8010f72:	f7fc fdbf 	bl	800daf4 <__sinit>
 8010f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d0f3      	beq.n	8010f66 <_fflush_r+0xa>
 8010f7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010f80:	07d0      	lsls	r0, r2, #31
 8010f82:	d404      	bmi.n	8010f8e <_fflush_r+0x32>
 8010f84:	0599      	lsls	r1, r3, #22
 8010f86:	d402      	bmi.n	8010f8e <_fflush_r+0x32>
 8010f88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010f8a:	f7fd f820 	bl	800dfce <__retarget_lock_acquire_recursive>
 8010f8e:	4628      	mov	r0, r5
 8010f90:	4621      	mov	r1, r4
 8010f92:	f7ff ff5f 	bl	8010e54 <__sflush_r>
 8010f96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010f98:	07da      	lsls	r2, r3, #31
 8010f9a:	4605      	mov	r5, r0
 8010f9c:	d4e4      	bmi.n	8010f68 <_fflush_r+0xc>
 8010f9e:	89a3      	ldrh	r3, [r4, #12]
 8010fa0:	059b      	lsls	r3, r3, #22
 8010fa2:	d4e1      	bmi.n	8010f68 <_fflush_r+0xc>
 8010fa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010fa6:	f7fd f813 	bl	800dfd0 <__retarget_lock_release_recursive>
 8010faa:	e7dd      	b.n	8010f68 <_fflush_r+0xc>

08010fac <fiprintf>:
 8010fac:	b40e      	push	{r1, r2, r3}
 8010fae:	b503      	push	{r0, r1, lr}
 8010fb0:	4601      	mov	r1, r0
 8010fb2:	ab03      	add	r3, sp, #12
 8010fb4:	4805      	ldr	r0, [pc, #20]	@ (8010fcc <fiprintf+0x20>)
 8010fb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8010fba:	6800      	ldr	r0, [r0, #0]
 8010fbc:	9301      	str	r3, [sp, #4]
 8010fbe:	f7ff fce3 	bl	8010988 <_vfiprintf_r>
 8010fc2:	b002      	add	sp, #8
 8010fc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8010fc8:	b003      	add	sp, #12
 8010fca:	4770      	bx	lr
 8010fcc:	20000020 	.word	0x20000020

08010fd0 <__swhatbuf_r>:
 8010fd0:	b570      	push	{r4, r5, r6, lr}
 8010fd2:	460c      	mov	r4, r1
 8010fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fd8:	2900      	cmp	r1, #0
 8010fda:	b096      	sub	sp, #88	@ 0x58
 8010fdc:	4615      	mov	r5, r2
 8010fde:	461e      	mov	r6, r3
 8010fe0:	da0d      	bge.n	8010ffe <__swhatbuf_r+0x2e>
 8010fe2:	89a3      	ldrh	r3, [r4, #12]
 8010fe4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010fe8:	f04f 0100 	mov.w	r1, #0
 8010fec:	bf14      	ite	ne
 8010fee:	2340      	movne	r3, #64	@ 0x40
 8010ff0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010ff4:	2000      	movs	r0, #0
 8010ff6:	6031      	str	r1, [r6, #0]
 8010ff8:	602b      	str	r3, [r5, #0]
 8010ffa:	b016      	add	sp, #88	@ 0x58
 8010ffc:	bd70      	pop	{r4, r5, r6, pc}
 8010ffe:	466a      	mov	r2, sp
 8011000:	f000 f8d6 	bl	80111b0 <_fstat_r>
 8011004:	2800      	cmp	r0, #0
 8011006:	dbec      	blt.n	8010fe2 <__swhatbuf_r+0x12>
 8011008:	9901      	ldr	r1, [sp, #4]
 801100a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801100e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011012:	4259      	negs	r1, r3
 8011014:	4159      	adcs	r1, r3
 8011016:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801101a:	e7eb      	b.n	8010ff4 <__swhatbuf_r+0x24>

0801101c <__smakebuf_r>:
 801101c:	898b      	ldrh	r3, [r1, #12]
 801101e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011020:	079d      	lsls	r5, r3, #30
 8011022:	4606      	mov	r6, r0
 8011024:	460c      	mov	r4, r1
 8011026:	d507      	bpl.n	8011038 <__smakebuf_r+0x1c>
 8011028:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801102c:	6023      	str	r3, [r4, #0]
 801102e:	6123      	str	r3, [r4, #16]
 8011030:	2301      	movs	r3, #1
 8011032:	6163      	str	r3, [r4, #20]
 8011034:	b003      	add	sp, #12
 8011036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011038:	ab01      	add	r3, sp, #4
 801103a:	466a      	mov	r2, sp
 801103c:	f7ff ffc8 	bl	8010fd0 <__swhatbuf_r>
 8011040:	9f00      	ldr	r7, [sp, #0]
 8011042:	4605      	mov	r5, r0
 8011044:	4639      	mov	r1, r7
 8011046:	4630      	mov	r0, r6
 8011048:	f7fb fd5c 	bl	800cb04 <_malloc_r>
 801104c:	b948      	cbnz	r0, 8011062 <__smakebuf_r+0x46>
 801104e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011052:	059a      	lsls	r2, r3, #22
 8011054:	d4ee      	bmi.n	8011034 <__smakebuf_r+0x18>
 8011056:	f023 0303 	bic.w	r3, r3, #3
 801105a:	f043 0302 	orr.w	r3, r3, #2
 801105e:	81a3      	strh	r3, [r4, #12]
 8011060:	e7e2      	b.n	8011028 <__smakebuf_r+0xc>
 8011062:	89a3      	ldrh	r3, [r4, #12]
 8011064:	6020      	str	r0, [r4, #0]
 8011066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801106a:	81a3      	strh	r3, [r4, #12]
 801106c:	9b01      	ldr	r3, [sp, #4]
 801106e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011072:	b15b      	cbz	r3, 801108c <__smakebuf_r+0x70>
 8011074:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011078:	4630      	mov	r0, r6
 801107a:	f000 f8ab 	bl	80111d4 <_isatty_r>
 801107e:	b128      	cbz	r0, 801108c <__smakebuf_r+0x70>
 8011080:	89a3      	ldrh	r3, [r4, #12]
 8011082:	f023 0303 	bic.w	r3, r3, #3
 8011086:	f043 0301 	orr.w	r3, r3, #1
 801108a:	81a3      	strh	r3, [r4, #12]
 801108c:	89a3      	ldrh	r3, [r4, #12]
 801108e:	431d      	orrs	r5, r3
 8011090:	81a5      	strh	r5, [r4, #12]
 8011092:	e7cf      	b.n	8011034 <__smakebuf_r+0x18>

08011094 <__sccl>:
 8011094:	b570      	push	{r4, r5, r6, lr}
 8011096:	780b      	ldrb	r3, [r1, #0]
 8011098:	4604      	mov	r4, r0
 801109a:	2b5e      	cmp	r3, #94	@ 0x5e
 801109c:	bf0b      	itete	eq
 801109e:	784b      	ldrbeq	r3, [r1, #1]
 80110a0:	1c4a      	addne	r2, r1, #1
 80110a2:	1c8a      	addeq	r2, r1, #2
 80110a4:	2100      	movne	r1, #0
 80110a6:	bf08      	it	eq
 80110a8:	2101      	moveq	r1, #1
 80110aa:	3801      	subs	r0, #1
 80110ac:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80110b0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80110b4:	42a8      	cmp	r0, r5
 80110b6:	d1fb      	bne.n	80110b0 <__sccl+0x1c>
 80110b8:	b90b      	cbnz	r3, 80110be <__sccl+0x2a>
 80110ba:	1e50      	subs	r0, r2, #1
 80110bc:	bd70      	pop	{r4, r5, r6, pc}
 80110be:	f081 0101 	eor.w	r1, r1, #1
 80110c2:	54e1      	strb	r1, [r4, r3]
 80110c4:	4610      	mov	r0, r2
 80110c6:	4602      	mov	r2, r0
 80110c8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80110cc:	2d2d      	cmp	r5, #45	@ 0x2d
 80110ce:	d005      	beq.n	80110dc <__sccl+0x48>
 80110d0:	2d5d      	cmp	r5, #93	@ 0x5d
 80110d2:	d016      	beq.n	8011102 <__sccl+0x6e>
 80110d4:	2d00      	cmp	r5, #0
 80110d6:	d0f1      	beq.n	80110bc <__sccl+0x28>
 80110d8:	462b      	mov	r3, r5
 80110da:	e7f2      	b.n	80110c2 <__sccl+0x2e>
 80110dc:	7846      	ldrb	r6, [r0, #1]
 80110de:	2e5d      	cmp	r6, #93	@ 0x5d
 80110e0:	d0fa      	beq.n	80110d8 <__sccl+0x44>
 80110e2:	42b3      	cmp	r3, r6
 80110e4:	dcf8      	bgt.n	80110d8 <__sccl+0x44>
 80110e6:	3002      	adds	r0, #2
 80110e8:	461a      	mov	r2, r3
 80110ea:	3201      	adds	r2, #1
 80110ec:	4296      	cmp	r6, r2
 80110ee:	54a1      	strb	r1, [r4, r2]
 80110f0:	dcfb      	bgt.n	80110ea <__sccl+0x56>
 80110f2:	1af2      	subs	r2, r6, r3
 80110f4:	3a01      	subs	r2, #1
 80110f6:	1c5d      	adds	r5, r3, #1
 80110f8:	42b3      	cmp	r3, r6
 80110fa:	bfa8      	it	ge
 80110fc:	2200      	movge	r2, #0
 80110fe:	18ab      	adds	r3, r5, r2
 8011100:	e7e1      	b.n	80110c6 <__sccl+0x32>
 8011102:	4610      	mov	r0, r2
 8011104:	e7da      	b.n	80110bc <__sccl+0x28>

08011106 <__submore>:
 8011106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801110a:	460c      	mov	r4, r1
 801110c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801110e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011112:	4299      	cmp	r1, r3
 8011114:	d11d      	bne.n	8011152 <__submore+0x4c>
 8011116:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801111a:	f7fb fcf3 	bl	800cb04 <_malloc_r>
 801111e:	b918      	cbnz	r0, 8011128 <__submore+0x22>
 8011120:	f04f 30ff 	mov.w	r0, #4294967295
 8011124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011128:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801112c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801112e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8011132:	6360      	str	r0, [r4, #52]	@ 0x34
 8011134:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8011138:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801113c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8011140:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011144:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8011148:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801114c:	6020      	str	r0, [r4, #0]
 801114e:	2000      	movs	r0, #0
 8011150:	e7e8      	b.n	8011124 <__submore+0x1e>
 8011152:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8011154:	0077      	lsls	r7, r6, #1
 8011156:	463a      	mov	r2, r7
 8011158:	f000 fbc7 	bl	80118ea <_realloc_r>
 801115c:	4605      	mov	r5, r0
 801115e:	2800      	cmp	r0, #0
 8011160:	d0de      	beq.n	8011120 <__submore+0x1a>
 8011162:	eb00 0806 	add.w	r8, r0, r6
 8011166:	4601      	mov	r1, r0
 8011168:	4632      	mov	r2, r6
 801116a:	4640      	mov	r0, r8
 801116c:	f000 f842 	bl	80111f4 <memcpy>
 8011170:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8011174:	f8c4 8000 	str.w	r8, [r4]
 8011178:	e7e9      	b.n	801114e <__submore+0x48>

0801117a <memmove>:
 801117a:	4288      	cmp	r0, r1
 801117c:	b510      	push	{r4, lr}
 801117e:	eb01 0402 	add.w	r4, r1, r2
 8011182:	d902      	bls.n	801118a <memmove+0x10>
 8011184:	4284      	cmp	r4, r0
 8011186:	4623      	mov	r3, r4
 8011188:	d807      	bhi.n	801119a <memmove+0x20>
 801118a:	1e43      	subs	r3, r0, #1
 801118c:	42a1      	cmp	r1, r4
 801118e:	d008      	beq.n	80111a2 <memmove+0x28>
 8011190:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011194:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011198:	e7f8      	b.n	801118c <memmove+0x12>
 801119a:	4402      	add	r2, r0
 801119c:	4601      	mov	r1, r0
 801119e:	428a      	cmp	r2, r1
 80111a0:	d100      	bne.n	80111a4 <memmove+0x2a>
 80111a2:	bd10      	pop	{r4, pc}
 80111a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80111a8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80111ac:	e7f7      	b.n	801119e <memmove+0x24>
	...

080111b0 <_fstat_r>:
 80111b0:	b538      	push	{r3, r4, r5, lr}
 80111b2:	4d07      	ldr	r5, [pc, #28]	@ (80111d0 <_fstat_r+0x20>)
 80111b4:	2300      	movs	r3, #0
 80111b6:	4604      	mov	r4, r0
 80111b8:	4608      	mov	r0, r1
 80111ba:	4611      	mov	r1, r2
 80111bc:	602b      	str	r3, [r5, #0]
 80111be:	f7f2 fbfb 	bl	80039b8 <_fstat>
 80111c2:	1c43      	adds	r3, r0, #1
 80111c4:	d102      	bne.n	80111cc <_fstat_r+0x1c>
 80111c6:	682b      	ldr	r3, [r5, #0]
 80111c8:	b103      	cbz	r3, 80111cc <_fstat_r+0x1c>
 80111ca:	6023      	str	r3, [r4, #0]
 80111cc:	bd38      	pop	{r3, r4, r5, pc}
 80111ce:	bf00      	nop
 80111d0:	20006480 	.word	0x20006480

080111d4 <_isatty_r>:
 80111d4:	b538      	push	{r3, r4, r5, lr}
 80111d6:	4d06      	ldr	r5, [pc, #24]	@ (80111f0 <_isatty_r+0x1c>)
 80111d8:	2300      	movs	r3, #0
 80111da:	4604      	mov	r4, r0
 80111dc:	4608      	mov	r0, r1
 80111de:	602b      	str	r3, [r5, #0]
 80111e0:	f7f2 fbfa 	bl	80039d8 <_isatty>
 80111e4:	1c43      	adds	r3, r0, #1
 80111e6:	d102      	bne.n	80111ee <_isatty_r+0x1a>
 80111e8:	682b      	ldr	r3, [r5, #0]
 80111ea:	b103      	cbz	r3, 80111ee <_isatty_r+0x1a>
 80111ec:	6023      	str	r3, [r4, #0]
 80111ee:	bd38      	pop	{r3, r4, r5, pc}
 80111f0:	20006480 	.word	0x20006480

080111f4 <memcpy>:
 80111f4:	440a      	add	r2, r1
 80111f6:	4291      	cmp	r1, r2
 80111f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80111fc:	d100      	bne.n	8011200 <memcpy+0xc>
 80111fe:	4770      	bx	lr
 8011200:	b510      	push	{r4, lr}
 8011202:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011206:	f803 4f01 	strb.w	r4, [r3, #1]!
 801120a:	4291      	cmp	r1, r2
 801120c:	d1f9      	bne.n	8011202 <memcpy+0xe>
 801120e:	bd10      	pop	{r4, pc}

08011210 <nan>:
 8011210:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011218 <nan+0x8>
 8011214:	4770      	bx	lr
 8011216:	bf00      	nop
 8011218:	00000000 	.word	0x00000000
 801121c:	7ff80000 	.word	0x7ff80000

08011220 <abort>:
 8011220:	b508      	push	{r3, lr}
 8011222:	2006      	movs	r0, #6
 8011224:	f000 fc36 	bl	8011a94 <raise>
 8011228:	2001      	movs	r0, #1
 801122a:	f7f2 fb91 	bl	8003950 <_exit>

0801122e <_calloc_r>:
 801122e:	b570      	push	{r4, r5, r6, lr}
 8011230:	fba1 5402 	umull	r5, r4, r1, r2
 8011234:	b934      	cbnz	r4, 8011244 <_calloc_r+0x16>
 8011236:	4629      	mov	r1, r5
 8011238:	f7fb fc64 	bl	800cb04 <_malloc_r>
 801123c:	4606      	mov	r6, r0
 801123e:	b928      	cbnz	r0, 801124c <_calloc_r+0x1e>
 8011240:	4630      	mov	r0, r6
 8011242:	bd70      	pop	{r4, r5, r6, pc}
 8011244:	220c      	movs	r2, #12
 8011246:	6002      	str	r2, [r0, #0]
 8011248:	2600      	movs	r6, #0
 801124a:	e7f9      	b.n	8011240 <_calloc_r+0x12>
 801124c:	462a      	mov	r2, r5
 801124e:	4621      	mov	r1, r4
 8011250:	f7fc fe1e 	bl	800de90 <memset>
 8011254:	e7f4      	b.n	8011240 <_calloc_r+0x12>

08011256 <rshift>:
 8011256:	6903      	ldr	r3, [r0, #16]
 8011258:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801125c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011260:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011264:	f100 0414 	add.w	r4, r0, #20
 8011268:	dd45      	ble.n	80112f6 <rshift+0xa0>
 801126a:	f011 011f 	ands.w	r1, r1, #31
 801126e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011272:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011276:	d10c      	bne.n	8011292 <rshift+0x3c>
 8011278:	f100 0710 	add.w	r7, r0, #16
 801127c:	4629      	mov	r1, r5
 801127e:	42b1      	cmp	r1, r6
 8011280:	d334      	bcc.n	80112ec <rshift+0x96>
 8011282:	1a9b      	subs	r3, r3, r2
 8011284:	009b      	lsls	r3, r3, #2
 8011286:	1eea      	subs	r2, r5, #3
 8011288:	4296      	cmp	r6, r2
 801128a:	bf38      	it	cc
 801128c:	2300      	movcc	r3, #0
 801128e:	4423      	add	r3, r4
 8011290:	e015      	b.n	80112be <rshift+0x68>
 8011292:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011296:	f1c1 0820 	rsb	r8, r1, #32
 801129a:	40cf      	lsrs	r7, r1
 801129c:	f105 0e04 	add.w	lr, r5, #4
 80112a0:	46a1      	mov	r9, r4
 80112a2:	4576      	cmp	r6, lr
 80112a4:	46f4      	mov	ip, lr
 80112a6:	d815      	bhi.n	80112d4 <rshift+0x7e>
 80112a8:	1a9a      	subs	r2, r3, r2
 80112aa:	0092      	lsls	r2, r2, #2
 80112ac:	3a04      	subs	r2, #4
 80112ae:	3501      	adds	r5, #1
 80112b0:	42ae      	cmp	r6, r5
 80112b2:	bf38      	it	cc
 80112b4:	2200      	movcc	r2, #0
 80112b6:	18a3      	adds	r3, r4, r2
 80112b8:	50a7      	str	r7, [r4, r2]
 80112ba:	b107      	cbz	r7, 80112be <rshift+0x68>
 80112bc:	3304      	adds	r3, #4
 80112be:	1b1a      	subs	r2, r3, r4
 80112c0:	42a3      	cmp	r3, r4
 80112c2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80112c6:	bf08      	it	eq
 80112c8:	2300      	moveq	r3, #0
 80112ca:	6102      	str	r2, [r0, #16]
 80112cc:	bf08      	it	eq
 80112ce:	6143      	streq	r3, [r0, #20]
 80112d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112d4:	f8dc c000 	ldr.w	ip, [ip]
 80112d8:	fa0c fc08 	lsl.w	ip, ip, r8
 80112dc:	ea4c 0707 	orr.w	r7, ip, r7
 80112e0:	f849 7b04 	str.w	r7, [r9], #4
 80112e4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80112e8:	40cf      	lsrs	r7, r1
 80112ea:	e7da      	b.n	80112a2 <rshift+0x4c>
 80112ec:	f851 cb04 	ldr.w	ip, [r1], #4
 80112f0:	f847 cf04 	str.w	ip, [r7, #4]!
 80112f4:	e7c3      	b.n	801127e <rshift+0x28>
 80112f6:	4623      	mov	r3, r4
 80112f8:	e7e1      	b.n	80112be <rshift+0x68>

080112fa <__hexdig_fun>:
 80112fa:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80112fe:	2b09      	cmp	r3, #9
 8011300:	d802      	bhi.n	8011308 <__hexdig_fun+0xe>
 8011302:	3820      	subs	r0, #32
 8011304:	b2c0      	uxtb	r0, r0
 8011306:	4770      	bx	lr
 8011308:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801130c:	2b05      	cmp	r3, #5
 801130e:	d801      	bhi.n	8011314 <__hexdig_fun+0x1a>
 8011310:	3847      	subs	r0, #71	@ 0x47
 8011312:	e7f7      	b.n	8011304 <__hexdig_fun+0xa>
 8011314:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011318:	2b05      	cmp	r3, #5
 801131a:	d801      	bhi.n	8011320 <__hexdig_fun+0x26>
 801131c:	3827      	subs	r0, #39	@ 0x27
 801131e:	e7f1      	b.n	8011304 <__hexdig_fun+0xa>
 8011320:	2000      	movs	r0, #0
 8011322:	4770      	bx	lr

08011324 <__gethex>:
 8011324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011328:	b085      	sub	sp, #20
 801132a:	468a      	mov	sl, r1
 801132c:	9302      	str	r3, [sp, #8]
 801132e:	680b      	ldr	r3, [r1, #0]
 8011330:	9001      	str	r0, [sp, #4]
 8011332:	4690      	mov	r8, r2
 8011334:	1c9c      	adds	r4, r3, #2
 8011336:	46a1      	mov	r9, r4
 8011338:	f814 0b01 	ldrb.w	r0, [r4], #1
 801133c:	2830      	cmp	r0, #48	@ 0x30
 801133e:	d0fa      	beq.n	8011336 <__gethex+0x12>
 8011340:	eba9 0303 	sub.w	r3, r9, r3
 8011344:	f1a3 0b02 	sub.w	fp, r3, #2
 8011348:	f7ff ffd7 	bl	80112fa <__hexdig_fun>
 801134c:	4605      	mov	r5, r0
 801134e:	2800      	cmp	r0, #0
 8011350:	d168      	bne.n	8011424 <__gethex+0x100>
 8011352:	49a0      	ldr	r1, [pc, #640]	@ (80115d4 <__gethex+0x2b0>)
 8011354:	2201      	movs	r2, #1
 8011356:	4648      	mov	r0, r9
 8011358:	f7fc fda2 	bl	800dea0 <strncmp>
 801135c:	4607      	mov	r7, r0
 801135e:	2800      	cmp	r0, #0
 8011360:	d167      	bne.n	8011432 <__gethex+0x10e>
 8011362:	f899 0001 	ldrb.w	r0, [r9, #1]
 8011366:	4626      	mov	r6, r4
 8011368:	f7ff ffc7 	bl	80112fa <__hexdig_fun>
 801136c:	2800      	cmp	r0, #0
 801136e:	d062      	beq.n	8011436 <__gethex+0x112>
 8011370:	4623      	mov	r3, r4
 8011372:	7818      	ldrb	r0, [r3, #0]
 8011374:	2830      	cmp	r0, #48	@ 0x30
 8011376:	4699      	mov	r9, r3
 8011378:	f103 0301 	add.w	r3, r3, #1
 801137c:	d0f9      	beq.n	8011372 <__gethex+0x4e>
 801137e:	f7ff ffbc 	bl	80112fa <__hexdig_fun>
 8011382:	fab0 f580 	clz	r5, r0
 8011386:	096d      	lsrs	r5, r5, #5
 8011388:	f04f 0b01 	mov.w	fp, #1
 801138c:	464a      	mov	r2, r9
 801138e:	4616      	mov	r6, r2
 8011390:	3201      	adds	r2, #1
 8011392:	7830      	ldrb	r0, [r6, #0]
 8011394:	f7ff ffb1 	bl	80112fa <__hexdig_fun>
 8011398:	2800      	cmp	r0, #0
 801139a:	d1f8      	bne.n	801138e <__gethex+0x6a>
 801139c:	498d      	ldr	r1, [pc, #564]	@ (80115d4 <__gethex+0x2b0>)
 801139e:	2201      	movs	r2, #1
 80113a0:	4630      	mov	r0, r6
 80113a2:	f7fc fd7d 	bl	800dea0 <strncmp>
 80113a6:	2800      	cmp	r0, #0
 80113a8:	d13f      	bne.n	801142a <__gethex+0x106>
 80113aa:	b944      	cbnz	r4, 80113be <__gethex+0x9a>
 80113ac:	1c74      	adds	r4, r6, #1
 80113ae:	4622      	mov	r2, r4
 80113b0:	4616      	mov	r6, r2
 80113b2:	3201      	adds	r2, #1
 80113b4:	7830      	ldrb	r0, [r6, #0]
 80113b6:	f7ff ffa0 	bl	80112fa <__hexdig_fun>
 80113ba:	2800      	cmp	r0, #0
 80113bc:	d1f8      	bne.n	80113b0 <__gethex+0x8c>
 80113be:	1ba4      	subs	r4, r4, r6
 80113c0:	00a7      	lsls	r7, r4, #2
 80113c2:	7833      	ldrb	r3, [r6, #0]
 80113c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80113c8:	2b50      	cmp	r3, #80	@ 0x50
 80113ca:	d13e      	bne.n	801144a <__gethex+0x126>
 80113cc:	7873      	ldrb	r3, [r6, #1]
 80113ce:	2b2b      	cmp	r3, #43	@ 0x2b
 80113d0:	d033      	beq.n	801143a <__gethex+0x116>
 80113d2:	2b2d      	cmp	r3, #45	@ 0x2d
 80113d4:	d034      	beq.n	8011440 <__gethex+0x11c>
 80113d6:	1c71      	adds	r1, r6, #1
 80113d8:	2400      	movs	r4, #0
 80113da:	7808      	ldrb	r0, [r1, #0]
 80113dc:	f7ff ff8d 	bl	80112fa <__hexdig_fun>
 80113e0:	1e43      	subs	r3, r0, #1
 80113e2:	b2db      	uxtb	r3, r3
 80113e4:	2b18      	cmp	r3, #24
 80113e6:	d830      	bhi.n	801144a <__gethex+0x126>
 80113e8:	f1a0 0210 	sub.w	r2, r0, #16
 80113ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80113f0:	f7ff ff83 	bl	80112fa <__hexdig_fun>
 80113f4:	f100 3cff 	add.w	ip, r0, #4294967295
 80113f8:	fa5f fc8c 	uxtb.w	ip, ip
 80113fc:	f1bc 0f18 	cmp.w	ip, #24
 8011400:	f04f 030a 	mov.w	r3, #10
 8011404:	d91e      	bls.n	8011444 <__gethex+0x120>
 8011406:	b104      	cbz	r4, 801140a <__gethex+0xe6>
 8011408:	4252      	negs	r2, r2
 801140a:	4417      	add	r7, r2
 801140c:	f8ca 1000 	str.w	r1, [sl]
 8011410:	b1ed      	cbz	r5, 801144e <__gethex+0x12a>
 8011412:	f1bb 0f00 	cmp.w	fp, #0
 8011416:	bf0c      	ite	eq
 8011418:	2506      	moveq	r5, #6
 801141a:	2500      	movne	r5, #0
 801141c:	4628      	mov	r0, r5
 801141e:	b005      	add	sp, #20
 8011420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011424:	2500      	movs	r5, #0
 8011426:	462c      	mov	r4, r5
 8011428:	e7b0      	b.n	801138c <__gethex+0x68>
 801142a:	2c00      	cmp	r4, #0
 801142c:	d1c7      	bne.n	80113be <__gethex+0x9a>
 801142e:	4627      	mov	r7, r4
 8011430:	e7c7      	b.n	80113c2 <__gethex+0x9e>
 8011432:	464e      	mov	r6, r9
 8011434:	462f      	mov	r7, r5
 8011436:	2501      	movs	r5, #1
 8011438:	e7c3      	b.n	80113c2 <__gethex+0x9e>
 801143a:	2400      	movs	r4, #0
 801143c:	1cb1      	adds	r1, r6, #2
 801143e:	e7cc      	b.n	80113da <__gethex+0xb6>
 8011440:	2401      	movs	r4, #1
 8011442:	e7fb      	b.n	801143c <__gethex+0x118>
 8011444:	fb03 0002 	mla	r0, r3, r2, r0
 8011448:	e7ce      	b.n	80113e8 <__gethex+0xc4>
 801144a:	4631      	mov	r1, r6
 801144c:	e7de      	b.n	801140c <__gethex+0xe8>
 801144e:	eba6 0309 	sub.w	r3, r6, r9
 8011452:	3b01      	subs	r3, #1
 8011454:	4629      	mov	r1, r5
 8011456:	2b07      	cmp	r3, #7
 8011458:	dc0a      	bgt.n	8011470 <__gethex+0x14c>
 801145a:	9801      	ldr	r0, [sp, #4]
 801145c:	f7fd fc8e 	bl	800ed7c <_Balloc>
 8011460:	4604      	mov	r4, r0
 8011462:	b940      	cbnz	r0, 8011476 <__gethex+0x152>
 8011464:	4b5c      	ldr	r3, [pc, #368]	@ (80115d8 <__gethex+0x2b4>)
 8011466:	4602      	mov	r2, r0
 8011468:	21e4      	movs	r1, #228	@ 0xe4
 801146a:	485c      	ldr	r0, [pc, #368]	@ (80115dc <__gethex+0x2b8>)
 801146c:	f7fc fdc4 	bl	800dff8 <__assert_func>
 8011470:	3101      	adds	r1, #1
 8011472:	105b      	asrs	r3, r3, #1
 8011474:	e7ef      	b.n	8011456 <__gethex+0x132>
 8011476:	f100 0a14 	add.w	sl, r0, #20
 801147a:	2300      	movs	r3, #0
 801147c:	4655      	mov	r5, sl
 801147e:	469b      	mov	fp, r3
 8011480:	45b1      	cmp	r9, r6
 8011482:	d337      	bcc.n	80114f4 <__gethex+0x1d0>
 8011484:	f845 bb04 	str.w	fp, [r5], #4
 8011488:	eba5 050a 	sub.w	r5, r5, sl
 801148c:	10ad      	asrs	r5, r5, #2
 801148e:	6125      	str	r5, [r4, #16]
 8011490:	4658      	mov	r0, fp
 8011492:	f7fd fd65 	bl	800ef60 <__hi0bits>
 8011496:	016d      	lsls	r5, r5, #5
 8011498:	f8d8 6000 	ldr.w	r6, [r8]
 801149c:	1a2d      	subs	r5, r5, r0
 801149e:	42b5      	cmp	r5, r6
 80114a0:	dd54      	ble.n	801154c <__gethex+0x228>
 80114a2:	1bad      	subs	r5, r5, r6
 80114a4:	4629      	mov	r1, r5
 80114a6:	4620      	mov	r0, r4
 80114a8:	f7fe f8f1 	bl	800f68e <__any_on>
 80114ac:	4681      	mov	r9, r0
 80114ae:	b178      	cbz	r0, 80114d0 <__gethex+0x1ac>
 80114b0:	1e6b      	subs	r3, r5, #1
 80114b2:	1159      	asrs	r1, r3, #5
 80114b4:	f003 021f 	and.w	r2, r3, #31
 80114b8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80114bc:	f04f 0901 	mov.w	r9, #1
 80114c0:	fa09 f202 	lsl.w	r2, r9, r2
 80114c4:	420a      	tst	r2, r1
 80114c6:	d003      	beq.n	80114d0 <__gethex+0x1ac>
 80114c8:	454b      	cmp	r3, r9
 80114ca:	dc36      	bgt.n	801153a <__gethex+0x216>
 80114cc:	f04f 0902 	mov.w	r9, #2
 80114d0:	4629      	mov	r1, r5
 80114d2:	4620      	mov	r0, r4
 80114d4:	f7ff febf 	bl	8011256 <rshift>
 80114d8:	442f      	add	r7, r5
 80114da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80114de:	42bb      	cmp	r3, r7
 80114e0:	da42      	bge.n	8011568 <__gethex+0x244>
 80114e2:	9801      	ldr	r0, [sp, #4]
 80114e4:	4621      	mov	r1, r4
 80114e6:	f7fd fc89 	bl	800edfc <_Bfree>
 80114ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80114ec:	2300      	movs	r3, #0
 80114ee:	6013      	str	r3, [r2, #0]
 80114f0:	25a3      	movs	r5, #163	@ 0xa3
 80114f2:	e793      	b.n	801141c <__gethex+0xf8>
 80114f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80114f8:	2a2e      	cmp	r2, #46	@ 0x2e
 80114fa:	d012      	beq.n	8011522 <__gethex+0x1fe>
 80114fc:	2b20      	cmp	r3, #32
 80114fe:	d104      	bne.n	801150a <__gethex+0x1e6>
 8011500:	f845 bb04 	str.w	fp, [r5], #4
 8011504:	f04f 0b00 	mov.w	fp, #0
 8011508:	465b      	mov	r3, fp
 801150a:	7830      	ldrb	r0, [r6, #0]
 801150c:	9303      	str	r3, [sp, #12]
 801150e:	f7ff fef4 	bl	80112fa <__hexdig_fun>
 8011512:	9b03      	ldr	r3, [sp, #12]
 8011514:	f000 000f 	and.w	r0, r0, #15
 8011518:	4098      	lsls	r0, r3
 801151a:	ea4b 0b00 	orr.w	fp, fp, r0
 801151e:	3304      	adds	r3, #4
 8011520:	e7ae      	b.n	8011480 <__gethex+0x15c>
 8011522:	45b1      	cmp	r9, r6
 8011524:	d8ea      	bhi.n	80114fc <__gethex+0x1d8>
 8011526:	492b      	ldr	r1, [pc, #172]	@ (80115d4 <__gethex+0x2b0>)
 8011528:	9303      	str	r3, [sp, #12]
 801152a:	2201      	movs	r2, #1
 801152c:	4630      	mov	r0, r6
 801152e:	f7fc fcb7 	bl	800dea0 <strncmp>
 8011532:	9b03      	ldr	r3, [sp, #12]
 8011534:	2800      	cmp	r0, #0
 8011536:	d1e1      	bne.n	80114fc <__gethex+0x1d8>
 8011538:	e7a2      	b.n	8011480 <__gethex+0x15c>
 801153a:	1ea9      	subs	r1, r5, #2
 801153c:	4620      	mov	r0, r4
 801153e:	f7fe f8a6 	bl	800f68e <__any_on>
 8011542:	2800      	cmp	r0, #0
 8011544:	d0c2      	beq.n	80114cc <__gethex+0x1a8>
 8011546:	f04f 0903 	mov.w	r9, #3
 801154a:	e7c1      	b.n	80114d0 <__gethex+0x1ac>
 801154c:	da09      	bge.n	8011562 <__gethex+0x23e>
 801154e:	1b75      	subs	r5, r6, r5
 8011550:	4621      	mov	r1, r4
 8011552:	9801      	ldr	r0, [sp, #4]
 8011554:	462a      	mov	r2, r5
 8011556:	f7fd fe61 	bl	800f21c <__lshift>
 801155a:	1b7f      	subs	r7, r7, r5
 801155c:	4604      	mov	r4, r0
 801155e:	f100 0a14 	add.w	sl, r0, #20
 8011562:	f04f 0900 	mov.w	r9, #0
 8011566:	e7b8      	b.n	80114da <__gethex+0x1b6>
 8011568:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801156c:	42bd      	cmp	r5, r7
 801156e:	dd6f      	ble.n	8011650 <__gethex+0x32c>
 8011570:	1bed      	subs	r5, r5, r7
 8011572:	42ae      	cmp	r6, r5
 8011574:	dc34      	bgt.n	80115e0 <__gethex+0x2bc>
 8011576:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801157a:	2b02      	cmp	r3, #2
 801157c:	d022      	beq.n	80115c4 <__gethex+0x2a0>
 801157e:	2b03      	cmp	r3, #3
 8011580:	d024      	beq.n	80115cc <__gethex+0x2a8>
 8011582:	2b01      	cmp	r3, #1
 8011584:	d115      	bne.n	80115b2 <__gethex+0x28e>
 8011586:	42ae      	cmp	r6, r5
 8011588:	d113      	bne.n	80115b2 <__gethex+0x28e>
 801158a:	2e01      	cmp	r6, #1
 801158c:	d10b      	bne.n	80115a6 <__gethex+0x282>
 801158e:	9a02      	ldr	r2, [sp, #8]
 8011590:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011594:	6013      	str	r3, [r2, #0]
 8011596:	2301      	movs	r3, #1
 8011598:	6123      	str	r3, [r4, #16]
 801159a:	f8ca 3000 	str.w	r3, [sl]
 801159e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80115a0:	2562      	movs	r5, #98	@ 0x62
 80115a2:	601c      	str	r4, [r3, #0]
 80115a4:	e73a      	b.n	801141c <__gethex+0xf8>
 80115a6:	1e71      	subs	r1, r6, #1
 80115a8:	4620      	mov	r0, r4
 80115aa:	f7fe f870 	bl	800f68e <__any_on>
 80115ae:	2800      	cmp	r0, #0
 80115b0:	d1ed      	bne.n	801158e <__gethex+0x26a>
 80115b2:	9801      	ldr	r0, [sp, #4]
 80115b4:	4621      	mov	r1, r4
 80115b6:	f7fd fc21 	bl	800edfc <_Bfree>
 80115ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80115bc:	2300      	movs	r3, #0
 80115be:	6013      	str	r3, [r2, #0]
 80115c0:	2550      	movs	r5, #80	@ 0x50
 80115c2:	e72b      	b.n	801141c <__gethex+0xf8>
 80115c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	d1f3      	bne.n	80115b2 <__gethex+0x28e>
 80115ca:	e7e0      	b.n	801158e <__gethex+0x26a>
 80115cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d1dd      	bne.n	801158e <__gethex+0x26a>
 80115d2:	e7ee      	b.n	80115b2 <__gethex+0x28e>
 80115d4:	08012d0e 	.word	0x08012d0e
 80115d8:	08012ca4 	.word	0x08012ca4
 80115dc:	08012d44 	.word	0x08012d44
 80115e0:	1e6f      	subs	r7, r5, #1
 80115e2:	f1b9 0f00 	cmp.w	r9, #0
 80115e6:	d130      	bne.n	801164a <__gethex+0x326>
 80115e8:	b127      	cbz	r7, 80115f4 <__gethex+0x2d0>
 80115ea:	4639      	mov	r1, r7
 80115ec:	4620      	mov	r0, r4
 80115ee:	f7fe f84e 	bl	800f68e <__any_on>
 80115f2:	4681      	mov	r9, r0
 80115f4:	117a      	asrs	r2, r7, #5
 80115f6:	2301      	movs	r3, #1
 80115f8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80115fc:	f007 071f 	and.w	r7, r7, #31
 8011600:	40bb      	lsls	r3, r7
 8011602:	4213      	tst	r3, r2
 8011604:	4629      	mov	r1, r5
 8011606:	4620      	mov	r0, r4
 8011608:	bf18      	it	ne
 801160a:	f049 0902 	orrne.w	r9, r9, #2
 801160e:	f7ff fe22 	bl	8011256 <rshift>
 8011612:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011616:	1b76      	subs	r6, r6, r5
 8011618:	2502      	movs	r5, #2
 801161a:	f1b9 0f00 	cmp.w	r9, #0
 801161e:	d047      	beq.n	80116b0 <__gethex+0x38c>
 8011620:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011624:	2b02      	cmp	r3, #2
 8011626:	d015      	beq.n	8011654 <__gethex+0x330>
 8011628:	2b03      	cmp	r3, #3
 801162a:	d017      	beq.n	801165c <__gethex+0x338>
 801162c:	2b01      	cmp	r3, #1
 801162e:	d109      	bne.n	8011644 <__gethex+0x320>
 8011630:	f019 0f02 	tst.w	r9, #2
 8011634:	d006      	beq.n	8011644 <__gethex+0x320>
 8011636:	f8da 3000 	ldr.w	r3, [sl]
 801163a:	ea49 0903 	orr.w	r9, r9, r3
 801163e:	f019 0f01 	tst.w	r9, #1
 8011642:	d10e      	bne.n	8011662 <__gethex+0x33e>
 8011644:	f045 0510 	orr.w	r5, r5, #16
 8011648:	e032      	b.n	80116b0 <__gethex+0x38c>
 801164a:	f04f 0901 	mov.w	r9, #1
 801164e:	e7d1      	b.n	80115f4 <__gethex+0x2d0>
 8011650:	2501      	movs	r5, #1
 8011652:	e7e2      	b.n	801161a <__gethex+0x2f6>
 8011654:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011656:	f1c3 0301 	rsb	r3, r3, #1
 801165a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801165c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801165e:	2b00      	cmp	r3, #0
 8011660:	d0f0      	beq.n	8011644 <__gethex+0x320>
 8011662:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011666:	f104 0314 	add.w	r3, r4, #20
 801166a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801166e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011672:	f04f 0c00 	mov.w	ip, #0
 8011676:	4618      	mov	r0, r3
 8011678:	f853 2b04 	ldr.w	r2, [r3], #4
 801167c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011680:	d01b      	beq.n	80116ba <__gethex+0x396>
 8011682:	3201      	adds	r2, #1
 8011684:	6002      	str	r2, [r0, #0]
 8011686:	2d02      	cmp	r5, #2
 8011688:	f104 0314 	add.w	r3, r4, #20
 801168c:	d13c      	bne.n	8011708 <__gethex+0x3e4>
 801168e:	f8d8 2000 	ldr.w	r2, [r8]
 8011692:	3a01      	subs	r2, #1
 8011694:	42b2      	cmp	r2, r6
 8011696:	d109      	bne.n	80116ac <__gethex+0x388>
 8011698:	1171      	asrs	r1, r6, #5
 801169a:	2201      	movs	r2, #1
 801169c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80116a0:	f006 061f 	and.w	r6, r6, #31
 80116a4:	fa02 f606 	lsl.w	r6, r2, r6
 80116a8:	421e      	tst	r6, r3
 80116aa:	d13a      	bne.n	8011722 <__gethex+0x3fe>
 80116ac:	f045 0520 	orr.w	r5, r5, #32
 80116b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80116b2:	601c      	str	r4, [r3, #0]
 80116b4:	9b02      	ldr	r3, [sp, #8]
 80116b6:	601f      	str	r7, [r3, #0]
 80116b8:	e6b0      	b.n	801141c <__gethex+0xf8>
 80116ba:	4299      	cmp	r1, r3
 80116bc:	f843 cc04 	str.w	ip, [r3, #-4]
 80116c0:	d8d9      	bhi.n	8011676 <__gethex+0x352>
 80116c2:	68a3      	ldr	r3, [r4, #8]
 80116c4:	459b      	cmp	fp, r3
 80116c6:	db17      	blt.n	80116f8 <__gethex+0x3d4>
 80116c8:	6861      	ldr	r1, [r4, #4]
 80116ca:	9801      	ldr	r0, [sp, #4]
 80116cc:	3101      	adds	r1, #1
 80116ce:	f7fd fb55 	bl	800ed7c <_Balloc>
 80116d2:	4681      	mov	r9, r0
 80116d4:	b918      	cbnz	r0, 80116de <__gethex+0x3ba>
 80116d6:	4b1a      	ldr	r3, [pc, #104]	@ (8011740 <__gethex+0x41c>)
 80116d8:	4602      	mov	r2, r0
 80116da:	2184      	movs	r1, #132	@ 0x84
 80116dc:	e6c5      	b.n	801146a <__gethex+0x146>
 80116de:	6922      	ldr	r2, [r4, #16]
 80116e0:	3202      	adds	r2, #2
 80116e2:	f104 010c 	add.w	r1, r4, #12
 80116e6:	0092      	lsls	r2, r2, #2
 80116e8:	300c      	adds	r0, #12
 80116ea:	f7ff fd83 	bl	80111f4 <memcpy>
 80116ee:	4621      	mov	r1, r4
 80116f0:	9801      	ldr	r0, [sp, #4]
 80116f2:	f7fd fb83 	bl	800edfc <_Bfree>
 80116f6:	464c      	mov	r4, r9
 80116f8:	6923      	ldr	r3, [r4, #16]
 80116fa:	1c5a      	adds	r2, r3, #1
 80116fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011700:	6122      	str	r2, [r4, #16]
 8011702:	2201      	movs	r2, #1
 8011704:	615a      	str	r2, [r3, #20]
 8011706:	e7be      	b.n	8011686 <__gethex+0x362>
 8011708:	6922      	ldr	r2, [r4, #16]
 801170a:	455a      	cmp	r2, fp
 801170c:	dd0b      	ble.n	8011726 <__gethex+0x402>
 801170e:	2101      	movs	r1, #1
 8011710:	4620      	mov	r0, r4
 8011712:	f7ff fda0 	bl	8011256 <rshift>
 8011716:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801171a:	3701      	adds	r7, #1
 801171c:	42bb      	cmp	r3, r7
 801171e:	f6ff aee0 	blt.w	80114e2 <__gethex+0x1be>
 8011722:	2501      	movs	r5, #1
 8011724:	e7c2      	b.n	80116ac <__gethex+0x388>
 8011726:	f016 061f 	ands.w	r6, r6, #31
 801172a:	d0fa      	beq.n	8011722 <__gethex+0x3fe>
 801172c:	4453      	add	r3, sl
 801172e:	f1c6 0620 	rsb	r6, r6, #32
 8011732:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011736:	f7fd fc13 	bl	800ef60 <__hi0bits>
 801173a:	42b0      	cmp	r0, r6
 801173c:	dbe7      	blt.n	801170e <__gethex+0x3ea>
 801173e:	e7f0      	b.n	8011722 <__gethex+0x3fe>
 8011740:	08012ca4 	.word	0x08012ca4

08011744 <L_shift>:
 8011744:	f1c2 0208 	rsb	r2, r2, #8
 8011748:	0092      	lsls	r2, r2, #2
 801174a:	b570      	push	{r4, r5, r6, lr}
 801174c:	f1c2 0620 	rsb	r6, r2, #32
 8011750:	6843      	ldr	r3, [r0, #4]
 8011752:	6804      	ldr	r4, [r0, #0]
 8011754:	fa03 f506 	lsl.w	r5, r3, r6
 8011758:	432c      	orrs	r4, r5
 801175a:	40d3      	lsrs	r3, r2
 801175c:	6004      	str	r4, [r0, #0]
 801175e:	f840 3f04 	str.w	r3, [r0, #4]!
 8011762:	4288      	cmp	r0, r1
 8011764:	d3f4      	bcc.n	8011750 <L_shift+0xc>
 8011766:	bd70      	pop	{r4, r5, r6, pc}

08011768 <__match>:
 8011768:	b530      	push	{r4, r5, lr}
 801176a:	6803      	ldr	r3, [r0, #0]
 801176c:	3301      	adds	r3, #1
 801176e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011772:	b914      	cbnz	r4, 801177a <__match+0x12>
 8011774:	6003      	str	r3, [r0, #0]
 8011776:	2001      	movs	r0, #1
 8011778:	bd30      	pop	{r4, r5, pc}
 801177a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801177e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011782:	2d19      	cmp	r5, #25
 8011784:	bf98      	it	ls
 8011786:	3220      	addls	r2, #32
 8011788:	42a2      	cmp	r2, r4
 801178a:	d0f0      	beq.n	801176e <__match+0x6>
 801178c:	2000      	movs	r0, #0
 801178e:	e7f3      	b.n	8011778 <__match+0x10>

08011790 <__hexnan>:
 8011790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011794:	680b      	ldr	r3, [r1, #0]
 8011796:	6801      	ldr	r1, [r0, #0]
 8011798:	115e      	asrs	r6, r3, #5
 801179a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801179e:	f013 031f 	ands.w	r3, r3, #31
 80117a2:	b087      	sub	sp, #28
 80117a4:	bf18      	it	ne
 80117a6:	3604      	addne	r6, #4
 80117a8:	2500      	movs	r5, #0
 80117aa:	1f37      	subs	r7, r6, #4
 80117ac:	4682      	mov	sl, r0
 80117ae:	4690      	mov	r8, r2
 80117b0:	9301      	str	r3, [sp, #4]
 80117b2:	f846 5c04 	str.w	r5, [r6, #-4]
 80117b6:	46b9      	mov	r9, r7
 80117b8:	463c      	mov	r4, r7
 80117ba:	9502      	str	r5, [sp, #8]
 80117bc:	46ab      	mov	fp, r5
 80117be:	784a      	ldrb	r2, [r1, #1]
 80117c0:	1c4b      	adds	r3, r1, #1
 80117c2:	9303      	str	r3, [sp, #12]
 80117c4:	b342      	cbz	r2, 8011818 <__hexnan+0x88>
 80117c6:	4610      	mov	r0, r2
 80117c8:	9105      	str	r1, [sp, #20]
 80117ca:	9204      	str	r2, [sp, #16]
 80117cc:	f7ff fd95 	bl	80112fa <__hexdig_fun>
 80117d0:	2800      	cmp	r0, #0
 80117d2:	d151      	bne.n	8011878 <__hexnan+0xe8>
 80117d4:	9a04      	ldr	r2, [sp, #16]
 80117d6:	9905      	ldr	r1, [sp, #20]
 80117d8:	2a20      	cmp	r2, #32
 80117da:	d818      	bhi.n	801180e <__hexnan+0x7e>
 80117dc:	9b02      	ldr	r3, [sp, #8]
 80117de:	459b      	cmp	fp, r3
 80117e0:	dd13      	ble.n	801180a <__hexnan+0x7a>
 80117e2:	454c      	cmp	r4, r9
 80117e4:	d206      	bcs.n	80117f4 <__hexnan+0x64>
 80117e6:	2d07      	cmp	r5, #7
 80117e8:	dc04      	bgt.n	80117f4 <__hexnan+0x64>
 80117ea:	462a      	mov	r2, r5
 80117ec:	4649      	mov	r1, r9
 80117ee:	4620      	mov	r0, r4
 80117f0:	f7ff ffa8 	bl	8011744 <L_shift>
 80117f4:	4544      	cmp	r4, r8
 80117f6:	d952      	bls.n	801189e <__hexnan+0x10e>
 80117f8:	2300      	movs	r3, #0
 80117fa:	f1a4 0904 	sub.w	r9, r4, #4
 80117fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8011802:	f8cd b008 	str.w	fp, [sp, #8]
 8011806:	464c      	mov	r4, r9
 8011808:	461d      	mov	r5, r3
 801180a:	9903      	ldr	r1, [sp, #12]
 801180c:	e7d7      	b.n	80117be <__hexnan+0x2e>
 801180e:	2a29      	cmp	r2, #41	@ 0x29
 8011810:	d157      	bne.n	80118c2 <__hexnan+0x132>
 8011812:	3102      	adds	r1, #2
 8011814:	f8ca 1000 	str.w	r1, [sl]
 8011818:	f1bb 0f00 	cmp.w	fp, #0
 801181c:	d051      	beq.n	80118c2 <__hexnan+0x132>
 801181e:	454c      	cmp	r4, r9
 8011820:	d206      	bcs.n	8011830 <__hexnan+0xa0>
 8011822:	2d07      	cmp	r5, #7
 8011824:	dc04      	bgt.n	8011830 <__hexnan+0xa0>
 8011826:	462a      	mov	r2, r5
 8011828:	4649      	mov	r1, r9
 801182a:	4620      	mov	r0, r4
 801182c:	f7ff ff8a 	bl	8011744 <L_shift>
 8011830:	4544      	cmp	r4, r8
 8011832:	d936      	bls.n	80118a2 <__hexnan+0x112>
 8011834:	f1a8 0204 	sub.w	r2, r8, #4
 8011838:	4623      	mov	r3, r4
 801183a:	f853 1b04 	ldr.w	r1, [r3], #4
 801183e:	f842 1f04 	str.w	r1, [r2, #4]!
 8011842:	429f      	cmp	r7, r3
 8011844:	d2f9      	bcs.n	801183a <__hexnan+0xaa>
 8011846:	1b3b      	subs	r3, r7, r4
 8011848:	f023 0303 	bic.w	r3, r3, #3
 801184c:	3304      	adds	r3, #4
 801184e:	3401      	adds	r4, #1
 8011850:	3e03      	subs	r6, #3
 8011852:	42b4      	cmp	r4, r6
 8011854:	bf88      	it	hi
 8011856:	2304      	movhi	r3, #4
 8011858:	4443      	add	r3, r8
 801185a:	2200      	movs	r2, #0
 801185c:	f843 2b04 	str.w	r2, [r3], #4
 8011860:	429f      	cmp	r7, r3
 8011862:	d2fb      	bcs.n	801185c <__hexnan+0xcc>
 8011864:	683b      	ldr	r3, [r7, #0]
 8011866:	b91b      	cbnz	r3, 8011870 <__hexnan+0xe0>
 8011868:	4547      	cmp	r7, r8
 801186a:	d128      	bne.n	80118be <__hexnan+0x12e>
 801186c:	2301      	movs	r3, #1
 801186e:	603b      	str	r3, [r7, #0]
 8011870:	2005      	movs	r0, #5
 8011872:	b007      	add	sp, #28
 8011874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011878:	3501      	adds	r5, #1
 801187a:	2d08      	cmp	r5, #8
 801187c:	f10b 0b01 	add.w	fp, fp, #1
 8011880:	dd06      	ble.n	8011890 <__hexnan+0x100>
 8011882:	4544      	cmp	r4, r8
 8011884:	d9c1      	bls.n	801180a <__hexnan+0x7a>
 8011886:	2300      	movs	r3, #0
 8011888:	f844 3c04 	str.w	r3, [r4, #-4]
 801188c:	2501      	movs	r5, #1
 801188e:	3c04      	subs	r4, #4
 8011890:	6822      	ldr	r2, [r4, #0]
 8011892:	f000 000f 	and.w	r0, r0, #15
 8011896:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801189a:	6020      	str	r0, [r4, #0]
 801189c:	e7b5      	b.n	801180a <__hexnan+0x7a>
 801189e:	2508      	movs	r5, #8
 80118a0:	e7b3      	b.n	801180a <__hexnan+0x7a>
 80118a2:	9b01      	ldr	r3, [sp, #4]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d0dd      	beq.n	8011864 <__hexnan+0xd4>
 80118a8:	f1c3 0320 	rsb	r3, r3, #32
 80118ac:	f04f 32ff 	mov.w	r2, #4294967295
 80118b0:	40da      	lsrs	r2, r3
 80118b2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80118b6:	4013      	ands	r3, r2
 80118b8:	f846 3c04 	str.w	r3, [r6, #-4]
 80118bc:	e7d2      	b.n	8011864 <__hexnan+0xd4>
 80118be:	3f04      	subs	r7, #4
 80118c0:	e7d0      	b.n	8011864 <__hexnan+0xd4>
 80118c2:	2004      	movs	r0, #4
 80118c4:	e7d5      	b.n	8011872 <__hexnan+0xe2>

080118c6 <__ascii_mbtowc>:
 80118c6:	b082      	sub	sp, #8
 80118c8:	b901      	cbnz	r1, 80118cc <__ascii_mbtowc+0x6>
 80118ca:	a901      	add	r1, sp, #4
 80118cc:	b142      	cbz	r2, 80118e0 <__ascii_mbtowc+0x1a>
 80118ce:	b14b      	cbz	r3, 80118e4 <__ascii_mbtowc+0x1e>
 80118d0:	7813      	ldrb	r3, [r2, #0]
 80118d2:	600b      	str	r3, [r1, #0]
 80118d4:	7812      	ldrb	r2, [r2, #0]
 80118d6:	1e10      	subs	r0, r2, #0
 80118d8:	bf18      	it	ne
 80118da:	2001      	movne	r0, #1
 80118dc:	b002      	add	sp, #8
 80118de:	4770      	bx	lr
 80118e0:	4610      	mov	r0, r2
 80118e2:	e7fb      	b.n	80118dc <__ascii_mbtowc+0x16>
 80118e4:	f06f 0001 	mvn.w	r0, #1
 80118e8:	e7f8      	b.n	80118dc <__ascii_mbtowc+0x16>

080118ea <_realloc_r>:
 80118ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118ee:	4607      	mov	r7, r0
 80118f0:	4614      	mov	r4, r2
 80118f2:	460d      	mov	r5, r1
 80118f4:	b921      	cbnz	r1, 8011900 <_realloc_r+0x16>
 80118f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80118fa:	4611      	mov	r1, r2
 80118fc:	f7fb b902 	b.w	800cb04 <_malloc_r>
 8011900:	b92a      	cbnz	r2, 801190e <_realloc_r+0x24>
 8011902:	f7fd f9f1 	bl	800ece8 <_free_r>
 8011906:	4625      	mov	r5, r4
 8011908:	4628      	mov	r0, r5
 801190a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801190e:	f000 f8dd 	bl	8011acc <_malloc_usable_size_r>
 8011912:	4284      	cmp	r4, r0
 8011914:	4606      	mov	r6, r0
 8011916:	d802      	bhi.n	801191e <_realloc_r+0x34>
 8011918:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801191c:	d8f4      	bhi.n	8011908 <_realloc_r+0x1e>
 801191e:	4621      	mov	r1, r4
 8011920:	4638      	mov	r0, r7
 8011922:	f7fb f8ef 	bl	800cb04 <_malloc_r>
 8011926:	4680      	mov	r8, r0
 8011928:	b908      	cbnz	r0, 801192e <_realloc_r+0x44>
 801192a:	4645      	mov	r5, r8
 801192c:	e7ec      	b.n	8011908 <_realloc_r+0x1e>
 801192e:	42b4      	cmp	r4, r6
 8011930:	4622      	mov	r2, r4
 8011932:	4629      	mov	r1, r5
 8011934:	bf28      	it	cs
 8011936:	4632      	movcs	r2, r6
 8011938:	f7ff fc5c 	bl	80111f4 <memcpy>
 801193c:	4629      	mov	r1, r5
 801193e:	4638      	mov	r0, r7
 8011940:	f7fd f9d2 	bl	800ece8 <_free_r>
 8011944:	e7f1      	b.n	801192a <_realloc_r+0x40>
	...

08011948 <_strtoul_l.isra.0>:
 8011948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801194c:	4e34      	ldr	r6, [pc, #208]	@ (8011a20 <_strtoul_l.isra.0+0xd8>)
 801194e:	4686      	mov	lr, r0
 8011950:	460d      	mov	r5, r1
 8011952:	4628      	mov	r0, r5
 8011954:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011958:	5d37      	ldrb	r7, [r6, r4]
 801195a:	f017 0708 	ands.w	r7, r7, #8
 801195e:	d1f8      	bne.n	8011952 <_strtoul_l.isra.0+0xa>
 8011960:	2c2d      	cmp	r4, #45	@ 0x2d
 8011962:	d110      	bne.n	8011986 <_strtoul_l.isra.0+0x3e>
 8011964:	782c      	ldrb	r4, [r5, #0]
 8011966:	2701      	movs	r7, #1
 8011968:	1c85      	adds	r5, r0, #2
 801196a:	f033 0010 	bics.w	r0, r3, #16
 801196e:	d115      	bne.n	801199c <_strtoul_l.isra.0+0x54>
 8011970:	2c30      	cmp	r4, #48	@ 0x30
 8011972:	d10d      	bne.n	8011990 <_strtoul_l.isra.0+0x48>
 8011974:	7828      	ldrb	r0, [r5, #0]
 8011976:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801197a:	2858      	cmp	r0, #88	@ 0x58
 801197c:	d108      	bne.n	8011990 <_strtoul_l.isra.0+0x48>
 801197e:	786c      	ldrb	r4, [r5, #1]
 8011980:	3502      	adds	r5, #2
 8011982:	2310      	movs	r3, #16
 8011984:	e00a      	b.n	801199c <_strtoul_l.isra.0+0x54>
 8011986:	2c2b      	cmp	r4, #43	@ 0x2b
 8011988:	bf04      	itt	eq
 801198a:	782c      	ldrbeq	r4, [r5, #0]
 801198c:	1c85      	addeq	r5, r0, #2
 801198e:	e7ec      	b.n	801196a <_strtoul_l.isra.0+0x22>
 8011990:	2b00      	cmp	r3, #0
 8011992:	d1f6      	bne.n	8011982 <_strtoul_l.isra.0+0x3a>
 8011994:	2c30      	cmp	r4, #48	@ 0x30
 8011996:	bf14      	ite	ne
 8011998:	230a      	movne	r3, #10
 801199a:	2308      	moveq	r3, #8
 801199c:	f04f 38ff 	mov.w	r8, #4294967295
 80119a0:	2600      	movs	r6, #0
 80119a2:	fbb8 f8f3 	udiv	r8, r8, r3
 80119a6:	fb03 f908 	mul.w	r9, r3, r8
 80119aa:	ea6f 0909 	mvn.w	r9, r9
 80119ae:	4630      	mov	r0, r6
 80119b0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80119b4:	f1bc 0f09 	cmp.w	ip, #9
 80119b8:	d810      	bhi.n	80119dc <_strtoul_l.isra.0+0x94>
 80119ba:	4664      	mov	r4, ip
 80119bc:	42a3      	cmp	r3, r4
 80119be:	dd1e      	ble.n	80119fe <_strtoul_l.isra.0+0xb6>
 80119c0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80119c4:	d007      	beq.n	80119d6 <_strtoul_l.isra.0+0x8e>
 80119c6:	4580      	cmp	r8, r0
 80119c8:	d316      	bcc.n	80119f8 <_strtoul_l.isra.0+0xb0>
 80119ca:	d101      	bne.n	80119d0 <_strtoul_l.isra.0+0x88>
 80119cc:	45a1      	cmp	r9, r4
 80119ce:	db13      	blt.n	80119f8 <_strtoul_l.isra.0+0xb0>
 80119d0:	fb00 4003 	mla	r0, r0, r3, r4
 80119d4:	2601      	movs	r6, #1
 80119d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80119da:	e7e9      	b.n	80119b0 <_strtoul_l.isra.0+0x68>
 80119dc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80119e0:	f1bc 0f19 	cmp.w	ip, #25
 80119e4:	d801      	bhi.n	80119ea <_strtoul_l.isra.0+0xa2>
 80119e6:	3c37      	subs	r4, #55	@ 0x37
 80119e8:	e7e8      	b.n	80119bc <_strtoul_l.isra.0+0x74>
 80119ea:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80119ee:	f1bc 0f19 	cmp.w	ip, #25
 80119f2:	d804      	bhi.n	80119fe <_strtoul_l.isra.0+0xb6>
 80119f4:	3c57      	subs	r4, #87	@ 0x57
 80119f6:	e7e1      	b.n	80119bc <_strtoul_l.isra.0+0x74>
 80119f8:	f04f 36ff 	mov.w	r6, #4294967295
 80119fc:	e7eb      	b.n	80119d6 <_strtoul_l.isra.0+0x8e>
 80119fe:	1c73      	adds	r3, r6, #1
 8011a00:	d106      	bne.n	8011a10 <_strtoul_l.isra.0+0xc8>
 8011a02:	2322      	movs	r3, #34	@ 0x22
 8011a04:	f8ce 3000 	str.w	r3, [lr]
 8011a08:	4630      	mov	r0, r6
 8011a0a:	b932      	cbnz	r2, 8011a1a <_strtoul_l.isra.0+0xd2>
 8011a0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a10:	b107      	cbz	r7, 8011a14 <_strtoul_l.isra.0+0xcc>
 8011a12:	4240      	negs	r0, r0
 8011a14:	2a00      	cmp	r2, #0
 8011a16:	d0f9      	beq.n	8011a0c <_strtoul_l.isra.0+0xc4>
 8011a18:	b106      	cbz	r6, 8011a1c <_strtoul_l.isra.0+0xd4>
 8011a1a:	1e69      	subs	r1, r5, #1
 8011a1c:	6011      	str	r1, [r2, #0]
 8011a1e:	e7f5      	b.n	8011a0c <_strtoul_l.isra.0+0xc4>
 8011a20:	08012ab5 	.word	0x08012ab5

08011a24 <_strtoul_r>:
 8011a24:	f7ff bf90 	b.w	8011948 <_strtoul_l.isra.0>

08011a28 <__ascii_wctomb>:
 8011a28:	4603      	mov	r3, r0
 8011a2a:	4608      	mov	r0, r1
 8011a2c:	b141      	cbz	r1, 8011a40 <__ascii_wctomb+0x18>
 8011a2e:	2aff      	cmp	r2, #255	@ 0xff
 8011a30:	d904      	bls.n	8011a3c <__ascii_wctomb+0x14>
 8011a32:	228a      	movs	r2, #138	@ 0x8a
 8011a34:	601a      	str	r2, [r3, #0]
 8011a36:	f04f 30ff 	mov.w	r0, #4294967295
 8011a3a:	4770      	bx	lr
 8011a3c:	700a      	strb	r2, [r1, #0]
 8011a3e:	2001      	movs	r0, #1
 8011a40:	4770      	bx	lr

08011a42 <_raise_r>:
 8011a42:	291f      	cmp	r1, #31
 8011a44:	b538      	push	{r3, r4, r5, lr}
 8011a46:	4605      	mov	r5, r0
 8011a48:	460c      	mov	r4, r1
 8011a4a:	d904      	bls.n	8011a56 <_raise_r+0x14>
 8011a4c:	2316      	movs	r3, #22
 8011a4e:	6003      	str	r3, [r0, #0]
 8011a50:	f04f 30ff 	mov.w	r0, #4294967295
 8011a54:	bd38      	pop	{r3, r4, r5, pc}
 8011a56:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011a58:	b112      	cbz	r2, 8011a60 <_raise_r+0x1e>
 8011a5a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011a5e:	b94b      	cbnz	r3, 8011a74 <_raise_r+0x32>
 8011a60:	4628      	mov	r0, r5
 8011a62:	f000 f831 	bl	8011ac8 <_getpid_r>
 8011a66:	4622      	mov	r2, r4
 8011a68:	4601      	mov	r1, r0
 8011a6a:	4628      	mov	r0, r5
 8011a6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a70:	f000 b818 	b.w	8011aa4 <_kill_r>
 8011a74:	2b01      	cmp	r3, #1
 8011a76:	d00a      	beq.n	8011a8e <_raise_r+0x4c>
 8011a78:	1c59      	adds	r1, r3, #1
 8011a7a:	d103      	bne.n	8011a84 <_raise_r+0x42>
 8011a7c:	2316      	movs	r3, #22
 8011a7e:	6003      	str	r3, [r0, #0]
 8011a80:	2001      	movs	r0, #1
 8011a82:	e7e7      	b.n	8011a54 <_raise_r+0x12>
 8011a84:	2100      	movs	r1, #0
 8011a86:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011a8a:	4620      	mov	r0, r4
 8011a8c:	4798      	blx	r3
 8011a8e:	2000      	movs	r0, #0
 8011a90:	e7e0      	b.n	8011a54 <_raise_r+0x12>
	...

08011a94 <raise>:
 8011a94:	4b02      	ldr	r3, [pc, #8]	@ (8011aa0 <raise+0xc>)
 8011a96:	4601      	mov	r1, r0
 8011a98:	6818      	ldr	r0, [r3, #0]
 8011a9a:	f7ff bfd2 	b.w	8011a42 <_raise_r>
 8011a9e:	bf00      	nop
 8011aa0:	20000020 	.word	0x20000020

08011aa4 <_kill_r>:
 8011aa4:	b538      	push	{r3, r4, r5, lr}
 8011aa6:	4d07      	ldr	r5, [pc, #28]	@ (8011ac4 <_kill_r+0x20>)
 8011aa8:	2300      	movs	r3, #0
 8011aaa:	4604      	mov	r4, r0
 8011aac:	4608      	mov	r0, r1
 8011aae:	4611      	mov	r1, r2
 8011ab0:	602b      	str	r3, [r5, #0]
 8011ab2:	f7f1 ff3d 	bl	8003930 <_kill>
 8011ab6:	1c43      	adds	r3, r0, #1
 8011ab8:	d102      	bne.n	8011ac0 <_kill_r+0x1c>
 8011aba:	682b      	ldr	r3, [r5, #0]
 8011abc:	b103      	cbz	r3, 8011ac0 <_kill_r+0x1c>
 8011abe:	6023      	str	r3, [r4, #0]
 8011ac0:	bd38      	pop	{r3, r4, r5, pc}
 8011ac2:	bf00      	nop
 8011ac4:	20006480 	.word	0x20006480

08011ac8 <_getpid_r>:
 8011ac8:	f7f1 bf2a 	b.w	8003920 <_getpid>

08011acc <_malloc_usable_size_r>:
 8011acc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011ad0:	1f18      	subs	r0, r3, #4
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	bfbc      	itt	lt
 8011ad6:	580b      	ldrlt	r3, [r1, r0]
 8011ad8:	18c0      	addlt	r0, r0, r3
 8011ada:	4770      	bx	lr

08011adc <asinf>:
 8011adc:	b508      	push	{r3, lr}
 8011ade:	ed2d 8b02 	vpush	{d8}
 8011ae2:	eeb0 8a40 	vmov.f32	s16, s0
 8011ae6:	f000 f84f 	bl	8011b88 <__ieee754_asinf>
 8011aea:	eeb4 8a48 	vcmp.f32	s16, s16
 8011aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011af2:	eef0 8a40 	vmov.f32	s17, s0
 8011af6:	d615      	bvs.n	8011b24 <asinf+0x48>
 8011af8:	eeb0 0a48 	vmov.f32	s0, s16
 8011afc:	f000 f83a 	bl	8011b74 <fabsf>
 8011b00:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011b04:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b0c:	dd0a      	ble.n	8011b24 <asinf+0x48>
 8011b0e:	f7fc fa33 	bl	800df78 <__errno>
 8011b12:	ecbd 8b02 	vpop	{d8}
 8011b16:	2321      	movs	r3, #33	@ 0x21
 8011b18:	6003      	str	r3, [r0, #0]
 8011b1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011b1e:	4804      	ldr	r0, [pc, #16]	@ (8011b30 <asinf+0x54>)
 8011b20:	f7fc ba58 	b.w	800dfd4 <nanf>
 8011b24:	eeb0 0a68 	vmov.f32	s0, s17
 8011b28:	ecbd 8b02 	vpop	{d8}
 8011b2c:	bd08      	pop	{r3, pc}
 8011b2e:	bf00      	nop
 8011b30:	08012c27 	.word	0x08012c27

08011b34 <atan2f>:
 8011b34:	f000 b90c 	b.w	8011d50 <__ieee754_atan2f>

08011b38 <sqrtf>:
 8011b38:	b508      	push	{r3, lr}
 8011b3a:	ed2d 8b02 	vpush	{d8}
 8011b3e:	eeb0 8a40 	vmov.f32	s16, s0
 8011b42:	f000 f81e 	bl	8011b82 <__ieee754_sqrtf>
 8011b46:	eeb4 8a48 	vcmp.f32	s16, s16
 8011b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b4e:	d60c      	bvs.n	8011b6a <sqrtf+0x32>
 8011b50:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8011b70 <sqrtf+0x38>
 8011b54:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b5c:	d505      	bpl.n	8011b6a <sqrtf+0x32>
 8011b5e:	f7fc fa0b 	bl	800df78 <__errno>
 8011b62:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011b66:	2321      	movs	r3, #33	@ 0x21
 8011b68:	6003      	str	r3, [r0, #0]
 8011b6a:	ecbd 8b02 	vpop	{d8}
 8011b6e:	bd08      	pop	{r3, pc}
 8011b70:	00000000 	.word	0x00000000

08011b74 <fabsf>:
 8011b74:	ee10 3a10 	vmov	r3, s0
 8011b78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011b7c:	ee00 3a10 	vmov	s0, r3
 8011b80:	4770      	bx	lr

08011b82 <__ieee754_sqrtf>:
 8011b82:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8011b86:	4770      	bx	lr

08011b88 <__ieee754_asinf>:
 8011b88:	b538      	push	{r3, r4, r5, lr}
 8011b8a:	ee10 5a10 	vmov	r5, s0
 8011b8e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8011b92:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8011b96:	ed2d 8b04 	vpush	{d8-d9}
 8011b9a:	d10c      	bne.n	8011bb6 <__ieee754_asinf+0x2e>
 8011b9c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8011d10 <__ieee754_asinf+0x188>
 8011ba0:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8011d14 <__ieee754_asinf+0x18c>
 8011ba4:	ee60 7a27 	vmul.f32	s15, s0, s15
 8011ba8:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011bac:	eeb0 0a67 	vmov.f32	s0, s15
 8011bb0:	ecbd 8b04 	vpop	{d8-d9}
 8011bb4:	bd38      	pop	{r3, r4, r5, pc}
 8011bb6:	d904      	bls.n	8011bc2 <__ieee754_asinf+0x3a>
 8011bb8:	ee70 7a40 	vsub.f32	s15, s0, s0
 8011bbc:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8011bc0:	e7f6      	b.n	8011bb0 <__ieee754_asinf+0x28>
 8011bc2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8011bc6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8011bca:	d20b      	bcs.n	8011be4 <__ieee754_asinf+0x5c>
 8011bcc:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8011bd0:	d252      	bcs.n	8011c78 <__ieee754_asinf+0xf0>
 8011bd2:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8011d18 <__ieee754_asinf+0x190>
 8011bd6:	ee70 7a27 	vadd.f32	s15, s0, s15
 8011bda:	eef4 7ae8 	vcmpe.f32	s15, s17
 8011bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011be2:	dce5      	bgt.n	8011bb0 <__ieee754_asinf+0x28>
 8011be4:	f7ff ffc6 	bl	8011b74 <fabsf>
 8011be8:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8011bec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011bf0:	ee28 8a27 	vmul.f32	s16, s16, s15
 8011bf4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011d1c <__ieee754_asinf+0x194>
 8011bf8:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8011d20 <__ieee754_asinf+0x198>
 8011bfc:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8011d24 <__ieee754_asinf+0x19c>
 8011c00:	eea8 7a27 	vfma.f32	s14, s16, s15
 8011c04:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8011d28 <__ieee754_asinf+0x1a0>
 8011c08:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011c0c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8011d2c <__ieee754_asinf+0x1a4>
 8011c10:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011c14:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8011d30 <__ieee754_asinf+0x1a8>
 8011c18:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011c1c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8011d34 <__ieee754_asinf+0x1ac>
 8011c20:	eea7 9a88 	vfma.f32	s18, s15, s16
 8011c24:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8011d38 <__ieee754_asinf+0x1b0>
 8011c28:	eee8 7a07 	vfma.f32	s15, s16, s14
 8011c2c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8011d3c <__ieee754_asinf+0x1b4>
 8011c30:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011c34:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8011d40 <__ieee754_asinf+0x1b8>
 8011c38:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011c3c:	eeb0 0a48 	vmov.f32	s0, s16
 8011c40:	eee7 8a88 	vfma.f32	s17, s15, s16
 8011c44:	f7ff ff9d 	bl	8011b82 <__ieee754_sqrtf>
 8011c48:	4b3e      	ldr	r3, [pc, #248]	@ (8011d44 <__ieee754_asinf+0x1bc>)
 8011c4a:	ee29 9a08 	vmul.f32	s18, s18, s16
 8011c4e:	429c      	cmp	r4, r3
 8011c50:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8011c54:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8011c58:	d93d      	bls.n	8011cd6 <__ieee754_asinf+0x14e>
 8011c5a:	eea0 0a06 	vfma.f32	s0, s0, s12
 8011c5e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8011d48 <__ieee754_asinf+0x1c0>
 8011c62:	eee0 7a26 	vfma.f32	s15, s0, s13
 8011c66:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8011d14 <__ieee754_asinf+0x18c>
 8011c6a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011c6e:	2d00      	cmp	r5, #0
 8011c70:	bfd8      	it	le
 8011c72:	eeb1 0a40 	vnegle.f32	s0, s0
 8011c76:	e79b      	b.n	8011bb0 <__ieee754_asinf+0x28>
 8011c78:	ee60 7a00 	vmul.f32	s15, s0, s0
 8011c7c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8011d20 <__ieee754_asinf+0x198>
 8011c80:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8011d1c <__ieee754_asinf+0x194>
 8011c84:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8011d34 <__ieee754_asinf+0x1ac>
 8011c88:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011c8c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8011d28 <__ieee754_asinf+0x1a0>
 8011c90:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011c94:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8011d2c <__ieee754_asinf+0x1a4>
 8011c98:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011c9c:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8011d30 <__ieee754_asinf+0x1a8>
 8011ca0:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011ca4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8011d24 <__ieee754_asinf+0x19c>
 8011ca8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011cac:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8011d38 <__ieee754_asinf+0x1b0>
 8011cb0:	eee7 6a86 	vfma.f32	s13, s15, s12
 8011cb4:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8011d3c <__ieee754_asinf+0x1b4>
 8011cb8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8011cbc:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8011d40 <__ieee754_asinf+0x1b8>
 8011cc0:	eee6 6a27 	vfma.f32	s13, s12, s15
 8011cc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011cc8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8011ccc:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8011cd0:	eea0 0a27 	vfma.f32	s0, s0, s15
 8011cd4:	e76c      	b.n	8011bb0 <__ieee754_asinf+0x28>
 8011cd6:	ee10 3a10 	vmov	r3, s0
 8011cda:	f36f 030b 	bfc	r3, #0, #12
 8011cde:	ee07 3a10 	vmov	s14, r3
 8011ce2:	eea7 8a47 	vfms.f32	s16, s14, s14
 8011ce6:	ee70 5a00 	vadd.f32	s11, s0, s0
 8011cea:	ee30 0a07 	vadd.f32	s0, s0, s14
 8011cee:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011d10 <__ieee754_asinf+0x188>
 8011cf2:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8011cf6:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8011d4c <__ieee754_asinf+0x1c4>
 8011cfa:	eee5 7a66 	vfms.f32	s15, s10, s13
 8011cfe:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8011d02:	eeb0 6a40 	vmov.f32	s12, s0
 8011d06:	eea7 6a66 	vfms.f32	s12, s14, s13
 8011d0a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8011d0e:	e7ac      	b.n	8011c6a <__ieee754_asinf+0xe2>
 8011d10:	b33bbd2e 	.word	0xb33bbd2e
 8011d14:	3fc90fdb 	.word	0x3fc90fdb
 8011d18:	7149f2ca 	.word	0x7149f2ca
 8011d1c:	3a4f7f04 	.word	0x3a4f7f04
 8011d20:	3811ef08 	.word	0x3811ef08
 8011d24:	3e2aaaab 	.word	0x3e2aaaab
 8011d28:	bd241146 	.word	0xbd241146
 8011d2c:	3e4e0aa8 	.word	0x3e4e0aa8
 8011d30:	bea6b090 	.word	0xbea6b090
 8011d34:	3d9dc62e 	.word	0x3d9dc62e
 8011d38:	bf303361 	.word	0xbf303361
 8011d3c:	4001572d 	.word	0x4001572d
 8011d40:	c019d139 	.word	0xc019d139
 8011d44:	3f799999 	.word	0x3f799999
 8011d48:	333bbd2e 	.word	0x333bbd2e
 8011d4c:	3f490fdb 	.word	0x3f490fdb

08011d50 <__ieee754_atan2f>:
 8011d50:	ee10 2a90 	vmov	r2, s1
 8011d54:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8011d58:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011d5c:	b510      	push	{r4, lr}
 8011d5e:	eef0 7a40 	vmov.f32	s15, s0
 8011d62:	d806      	bhi.n	8011d72 <__ieee754_atan2f+0x22>
 8011d64:	ee10 0a10 	vmov	r0, s0
 8011d68:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8011d6c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011d70:	d904      	bls.n	8011d7c <__ieee754_atan2f+0x2c>
 8011d72:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8011d76:	eeb0 0a67 	vmov.f32	s0, s15
 8011d7a:	bd10      	pop	{r4, pc}
 8011d7c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8011d80:	d103      	bne.n	8011d8a <__ieee754_atan2f+0x3a>
 8011d82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d86:	f000 b883 	b.w	8011e90 <atanf>
 8011d8a:	1794      	asrs	r4, r2, #30
 8011d8c:	f004 0402 	and.w	r4, r4, #2
 8011d90:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8011d94:	b943      	cbnz	r3, 8011da8 <__ieee754_atan2f+0x58>
 8011d96:	2c02      	cmp	r4, #2
 8011d98:	d05e      	beq.n	8011e58 <__ieee754_atan2f+0x108>
 8011d9a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8011e6c <__ieee754_atan2f+0x11c>
 8011d9e:	2c03      	cmp	r4, #3
 8011da0:	bf08      	it	eq
 8011da2:	eef0 7a47 	vmoveq.f32	s15, s14
 8011da6:	e7e6      	b.n	8011d76 <__ieee754_atan2f+0x26>
 8011da8:	b941      	cbnz	r1, 8011dbc <__ieee754_atan2f+0x6c>
 8011daa:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8011e70 <__ieee754_atan2f+0x120>
 8011dae:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8011e74 <__ieee754_atan2f+0x124>
 8011db2:	2800      	cmp	r0, #0
 8011db4:	bfa8      	it	ge
 8011db6:	eef0 7a47 	vmovge.f32	s15, s14
 8011dba:	e7dc      	b.n	8011d76 <__ieee754_atan2f+0x26>
 8011dbc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011dc0:	d110      	bne.n	8011de4 <__ieee754_atan2f+0x94>
 8011dc2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011dc6:	f104 34ff 	add.w	r4, r4, #4294967295
 8011dca:	d107      	bne.n	8011ddc <__ieee754_atan2f+0x8c>
 8011dcc:	2c02      	cmp	r4, #2
 8011dce:	d846      	bhi.n	8011e5e <__ieee754_atan2f+0x10e>
 8011dd0:	4b29      	ldr	r3, [pc, #164]	@ (8011e78 <__ieee754_atan2f+0x128>)
 8011dd2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011dd6:	edd3 7a00 	vldr	s15, [r3]
 8011dda:	e7cc      	b.n	8011d76 <__ieee754_atan2f+0x26>
 8011ddc:	2c02      	cmp	r4, #2
 8011dde:	d841      	bhi.n	8011e64 <__ieee754_atan2f+0x114>
 8011de0:	4b26      	ldr	r3, [pc, #152]	@ (8011e7c <__ieee754_atan2f+0x12c>)
 8011de2:	e7f6      	b.n	8011dd2 <__ieee754_atan2f+0x82>
 8011de4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011de8:	d0df      	beq.n	8011daa <__ieee754_atan2f+0x5a>
 8011dea:	1a5b      	subs	r3, r3, r1
 8011dec:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8011df0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8011df4:	da1a      	bge.n	8011e2c <__ieee754_atan2f+0xdc>
 8011df6:	2a00      	cmp	r2, #0
 8011df8:	da01      	bge.n	8011dfe <__ieee754_atan2f+0xae>
 8011dfa:	313c      	adds	r1, #60	@ 0x3c
 8011dfc:	db19      	blt.n	8011e32 <__ieee754_atan2f+0xe2>
 8011dfe:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8011e02:	f7ff feb7 	bl	8011b74 <fabsf>
 8011e06:	f000 f843 	bl	8011e90 <atanf>
 8011e0a:	eef0 7a40 	vmov.f32	s15, s0
 8011e0e:	2c01      	cmp	r4, #1
 8011e10:	d012      	beq.n	8011e38 <__ieee754_atan2f+0xe8>
 8011e12:	2c02      	cmp	r4, #2
 8011e14:	d017      	beq.n	8011e46 <__ieee754_atan2f+0xf6>
 8011e16:	2c00      	cmp	r4, #0
 8011e18:	d0ad      	beq.n	8011d76 <__ieee754_atan2f+0x26>
 8011e1a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8011e80 <__ieee754_atan2f+0x130>
 8011e1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011e22:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8011e84 <__ieee754_atan2f+0x134>
 8011e26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e2a:	e7a4      	b.n	8011d76 <__ieee754_atan2f+0x26>
 8011e2c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8011e74 <__ieee754_atan2f+0x124>
 8011e30:	e7ed      	b.n	8011e0e <__ieee754_atan2f+0xbe>
 8011e32:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8011e88 <__ieee754_atan2f+0x138>
 8011e36:	e7ea      	b.n	8011e0e <__ieee754_atan2f+0xbe>
 8011e38:	ee17 3a90 	vmov	r3, s15
 8011e3c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011e40:	ee07 3a90 	vmov	s15, r3
 8011e44:	e797      	b.n	8011d76 <__ieee754_atan2f+0x26>
 8011e46:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8011e80 <__ieee754_atan2f+0x130>
 8011e4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011e4e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8011e84 <__ieee754_atan2f+0x134>
 8011e52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011e56:	e78e      	b.n	8011d76 <__ieee754_atan2f+0x26>
 8011e58:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8011e84 <__ieee754_atan2f+0x134>
 8011e5c:	e78b      	b.n	8011d76 <__ieee754_atan2f+0x26>
 8011e5e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8011e8c <__ieee754_atan2f+0x13c>
 8011e62:	e788      	b.n	8011d76 <__ieee754_atan2f+0x26>
 8011e64:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011e88 <__ieee754_atan2f+0x138>
 8011e68:	e785      	b.n	8011d76 <__ieee754_atan2f+0x26>
 8011e6a:	bf00      	nop
 8011e6c:	c0490fdb 	.word	0xc0490fdb
 8011e70:	bfc90fdb 	.word	0xbfc90fdb
 8011e74:	3fc90fdb 	.word	0x3fc90fdb
 8011e78:	08012efc 	.word	0x08012efc
 8011e7c:	08012ef0 	.word	0x08012ef0
 8011e80:	33bbbd2e 	.word	0x33bbbd2e
 8011e84:	40490fdb 	.word	0x40490fdb
 8011e88:	00000000 	.word	0x00000000
 8011e8c:	3f490fdb 	.word	0x3f490fdb

08011e90 <atanf>:
 8011e90:	b538      	push	{r3, r4, r5, lr}
 8011e92:	ee10 5a10 	vmov	r5, s0
 8011e96:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8011e9a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8011e9e:	eef0 7a40 	vmov.f32	s15, s0
 8011ea2:	d310      	bcc.n	8011ec6 <atanf+0x36>
 8011ea4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8011ea8:	d904      	bls.n	8011eb4 <atanf+0x24>
 8011eaa:	ee70 7a00 	vadd.f32	s15, s0, s0
 8011eae:	eeb0 0a67 	vmov.f32	s0, s15
 8011eb2:	bd38      	pop	{r3, r4, r5, pc}
 8011eb4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8011fec <atanf+0x15c>
 8011eb8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8011ff0 <atanf+0x160>
 8011ebc:	2d00      	cmp	r5, #0
 8011ebe:	bfc8      	it	gt
 8011ec0:	eef0 7a47 	vmovgt.f32	s15, s14
 8011ec4:	e7f3      	b.n	8011eae <atanf+0x1e>
 8011ec6:	4b4b      	ldr	r3, [pc, #300]	@ (8011ff4 <atanf+0x164>)
 8011ec8:	429c      	cmp	r4, r3
 8011eca:	d810      	bhi.n	8011eee <atanf+0x5e>
 8011ecc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8011ed0:	d20a      	bcs.n	8011ee8 <atanf+0x58>
 8011ed2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011ff8 <atanf+0x168>
 8011ed6:	ee30 7a07 	vadd.f32	s14, s0, s14
 8011eda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011ede:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8011ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ee6:	dce2      	bgt.n	8011eae <atanf+0x1e>
 8011ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8011eec:	e013      	b.n	8011f16 <atanf+0x86>
 8011eee:	f7ff fe41 	bl	8011b74 <fabsf>
 8011ef2:	4b42      	ldr	r3, [pc, #264]	@ (8011ffc <atanf+0x16c>)
 8011ef4:	429c      	cmp	r4, r3
 8011ef6:	d84f      	bhi.n	8011f98 <atanf+0x108>
 8011ef8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8011efc:	429c      	cmp	r4, r3
 8011efe:	d841      	bhi.n	8011f84 <atanf+0xf4>
 8011f00:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8011f04:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011f08:	eea0 7a27 	vfma.f32	s14, s0, s15
 8011f0c:	2300      	movs	r3, #0
 8011f0e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011f12:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011f16:	1c5a      	adds	r2, r3, #1
 8011f18:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8011f1c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8012000 <atanf+0x170>
 8011f20:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8012004 <atanf+0x174>
 8011f24:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8012008 <atanf+0x178>
 8011f28:	ee66 6a06 	vmul.f32	s13, s12, s12
 8011f2c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8011f30:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 801200c <atanf+0x17c>
 8011f34:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011f38:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8012010 <atanf+0x180>
 8011f3c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011f40:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012014 <atanf+0x184>
 8011f44:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011f48:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8012018 <atanf+0x188>
 8011f4c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011f50:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801201c <atanf+0x18c>
 8011f54:	eea6 5a87 	vfma.f32	s10, s13, s14
 8011f58:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8012020 <atanf+0x190>
 8011f5c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011f60:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8012024 <atanf+0x194>
 8011f64:	eea7 5a26 	vfma.f32	s10, s14, s13
 8011f68:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8012028 <atanf+0x198>
 8011f6c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8011f70:	ee27 7a26 	vmul.f32	s14, s14, s13
 8011f74:	eea5 7a86 	vfma.f32	s14, s11, s12
 8011f78:	ee27 7a87 	vmul.f32	s14, s15, s14
 8011f7c:	d121      	bne.n	8011fc2 <atanf+0x132>
 8011f7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011f82:	e794      	b.n	8011eae <atanf+0x1e>
 8011f84:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011f88:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011f8c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011f90:	2301      	movs	r3, #1
 8011f92:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011f96:	e7be      	b.n	8011f16 <atanf+0x86>
 8011f98:	4b24      	ldr	r3, [pc, #144]	@ (801202c <atanf+0x19c>)
 8011f9a:	429c      	cmp	r4, r3
 8011f9c:	d80b      	bhi.n	8011fb6 <atanf+0x126>
 8011f9e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8011fa2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011fa6:	eea0 7a27 	vfma.f32	s14, s0, s15
 8011faa:	2302      	movs	r3, #2
 8011fac:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011fb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011fb4:	e7af      	b.n	8011f16 <atanf+0x86>
 8011fb6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011fba:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011fbe:	2303      	movs	r3, #3
 8011fc0:	e7a9      	b.n	8011f16 <atanf+0x86>
 8011fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8012030 <atanf+0x1a0>)
 8011fc4:	491b      	ldr	r1, [pc, #108]	@ (8012034 <atanf+0x1a4>)
 8011fc6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011fca:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011fce:	edd3 6a00 	vldr	s13, [r3]
 8011fd2:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011fd6:	2d00      	cmp	r5, #0
 8011fd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011fdc:	edd2 7a00 	vldr	s15, [r2]
 8011fe0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011fe4:	bfb8      	it	lt
 8011fe6:	eef1 7a67 	vneglt.f32	s15, s15
 8011fea:	e760      	b.n	8011eae <atanf+0x1e>
 8011fec:	bfc90fdb 	.word	0xbfc90fdb
 8011ff0:	3fc90fdb 	.word	0x3fc90fdb
 8011ff4:	3edfffff 	.word	0x3edfffff
 8011ff8:	7149f2ca 	.word	0x7149f2ca
 8011ffc:	3f97ffff 	.word	0x3f97ffff
 8012000:	3c8569d7 	.word	0x3c8569d7
 8012004:	3d4bda59 	.word	0x3d4bda59
 8012008:	bd6ef16b 	.word	0xbd6ef16b
 801200c:	3d886b35 	.word	0x3d886b35
 8012010:	3dba2e6e 	.word	0x3dba2e6e
 8012014:	3e124925 	.word	0x3e124925
 8012018:	3eaaaaab 	.word	0x3eaaaaab
 801201c:	bd15a221 	.word	0xbd15a221
 8012020:	bd9d8795 	.word	0xbd9d8795
 8012024:	bde38e38 	.word	0xbde38e38
 8012028:	be4ccccd 	.word	0xbe4ccccd
 801202c:	401bffff 	.word	0x401bffff
 8012030:	08012f18 	.word	0x08012f18
 8012034:	08012f08 	.word	0x08012f08

08012038 <_init>:
 8012038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801203a:	bf00      	nop
 801203c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801203e:	bc08      	pop	{r3}
 8012040:	469e      	mov	lr, r3
 8012042:	4770      	bx	lr

08012044 <_fini>:
 8012044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012046:	bf00      	nop
 8012048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801204a:	bc08      	pop	{r3}
 801204c:	469e      	mov	lr, r3
 801204e:	4770      	bx	lr
