git clone --depth 1 --no-tags https://github.com/psuggate/freega.git f:/verilog_sva_gh_scraper/data/full_repos/691837768
git clone --depth 1 --no-tags https://github.com/akarxxx1030/pes_karatsuba_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/687333180
git clone --depth 1 --no-tags https://github.com/NesRod/Laboratorios_Digital.git f:/verilog_sva_gh_scraper/data/full_repos/685351013
git clone --depth 1 --no-tags https://github.com/EchoArchipelago/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/688760165
git clone --depth 1 --no-tags https://github.com/AD-lite24/Computer-Architechture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/685463871
git clone --depth 1 --no-tags https://github.com/anaglodariu/BeverageMachine.git f:/verilog_sva_gh_scraper/data/full_repos/687050278
git clone --depth 1 --no-tags https://github.com/vaishbv/pes_comparator.git f:/verilog_sva_gh_scraper/data/full_repos/687268049
git clone --depth 1 --no-tags https://github.com/Devid123349/32-bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/685656637
git clone --depth 1 --no-tags https://github.com/ShilpaResearch15/ModuloSquarer.git f:/verilog_sva_gh_scraper/data/full_repos/686901452
git clone --depth 1 --no-tags https://github.com/weirdo367/work_space.git f:/verilog_sva_gh_scraper/data/full_repos/686948772
git clone --depth 1 --no-tags https://github.com/UltramarineW/MIPS-CPU-SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/687081496
git clone --depth 1 --no-tags https://github.com/MohamedEmad34/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/687366692
git clone --depth 1 --no-tags https://github.com/shreyakotagal/pes_graycode.git f:/verilog_sva_gh_scraper/data/full_repos/685896551
git clone --depth 1 --no-tags https://github.com/kushal2710/pes_car_ps.git f:/verilog_sva_gh_scraper/data/full_repos/685910048
git clone --depth 1 --no-tags https://github.com/Lo-kesh4/PES_bfloat_adder.git f:/verilog_sva_gh_scraper/data/full_repos/685895620
git clone --depth 1 --no-tags https://github.com/Tawfeeq2507/pes_ringcounter.git f:/verilog_sva_gh_scraper/data/full_repos/685897540
git clone --depth 1 --no-tags https://github.com/Khaja01/pes_add.git f:/verilog_sva_gh_scraper/data/full_repos/685894189
git clone --depth 1 --no-tags https://github.com/daniels6738/ProjetoArqMIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/686348732
git clone --depth 1 --no-tags https://github.com/bhartidharm/Floating-Point.git f:/verilog_sva_gh_scraper/data/full_repos/685537382
git clone --depth 1 --no-tags https://github.com/Tiago-o-Oliveira/Mips-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/686654827
git clone --depth 1 --no-tags https://github.com/eyemann/pes_wm.git f:/verilog_sva_gh_scraper/data/full_repos/686232987
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/HALF_ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/685596758
git clone --depth 1 --no-tags https://github.com/amalnr96/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/688035757
git clone --depth 1 --no-tags https://github.com/jirunmin/-.git f:/verilog_sva_gh_scraper/data/full_repos/688740045
git clone --depth 1 --no-tags https://github.com/BassantAhmedElbakry/Up_Down_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/688444580
git clone --depth 1 --no-tags https://github.com/jlo-tech/Subleq.git f:/verilog_sva_gh_scraper/data/full_repos/689759411
git clone --depth 1 --no-tags https://github.com/lnikol00/image-resizing.git f:/verilog_sva_gh_scraper/data/full_repos/689782891
git clone --depth 1 --no-tags https://github.com/joe-ben-pierce/cse320_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/689484847
git clone --depth 1 --no-tags https://github.com/Gyanam01/CRC_Coding-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/691539694
git clone --depth 1 --no-tags https://github.com/saveenk50/HDL_Bits.git f:/verilog_sva_gh_scraper/data/full_repos/691404345
git clone --depth 1 --no-tags https://github.com/YashChavda777/SR-Latch.git f:/verilog_sva_gh_scraper/data/full_repos/692493284
git clone --depth 1 --no-tags https://github.com/dinokang/Async_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/691892697
git clone --depth 1 --no-tags https://github.com/xiayu87/nocgen-dyn.git f:/verilog_sva_gh_scraper/data/full_repos/689877026
git clone --depth 1 --no-tags https://github.com/HellRain57/verilog_tasks.git f:/verilog_sva_gh_scraper/data/full_repos/691918926
git clone --depth 1 --no-tags https://github.com/KKiranR/Pes_pd.git f:/verilog_sva_gh_scraper/data/full_repos/691981186
git clone --depth 1 --no-tags https://github.com/Jedi1308/ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/691858390
git clone --depth 1 --no-tags https://github.com/efabless/EF_PSRAM_CTRL_V2.git f:/verilog_sva_gh_scraper/data/full_repos/686239063
git clone --depth 1 --no-tags https://github.com/abhi-ab19/Digital-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/685153969
git clone --depth 1 --no-tags https://github.com/chandermani209/Traffic_light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/685197199
git clone --depth 1 --no-tags https://github.com/MelvinMo/HDL_Course_Archive.git f:/verilog_sva_gh_scraper/data/full_repos/684912213
git clone --depth 1 --no-tags https://github.com/ANKURJUEE/processor_designing.git f:/verilog_sva_gh_scraper/data/full_repos/685262010
git clone --depth 1 --no-tags https://github.com/LeoLiangjianbin/caravel_project_0.git f:/verilog_sva_gh_scraper/data/full_repos/685411210
git clone --depth 1 --no-tags https://github.com/tkuwheel/robot_experiment_homework.git f:/verilog_sva_gh_scraper/data/full_repos/688844794
git clone --depth 1 --no-tags https://github.com/GodDa0227/ICLab_2021.git f:/verilog_sva_gh_scraper/data/full_repos/691114129
git clone --depth 1 --no-tags https://github.com/MahmoudSZahran/BASICS.git f:/verilog_sva_gh_scraper/data/full_repos/691146030
git clone --depth 1 --no-tags https://github.com/jy3736/hdl2023fall-pub.git f:/verilog_sva_gh_scraper/data/full_repos/688350978
git clone --depth 1 --no-tags https://github.com/YucehanDemir/Basys3-ile-Servo-Kontrolu.git f:/verilog_sva_gh_scraper/data/full_repos/690167762
git clone --depth 1 --no-tags https://github.com/anuragranga/Multiplier_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/690177260
git clone --depth 1 --no-tags https://github.com/AshitSahu0212/Design_of_a_vending_machine_using_Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/690190575
git clone --depth 1 --no-tags https://github.com/anthonymillerr/CMPE125.git f:/verilog_sva_gh_scraper/data/full_repos/685838328
git clone --depth 1 --no-tags https://github.com/VardhanSuroshi/Vedic-Multiplier-From-RTL2GDS.git f:/verilog_sva_gh_scraper/data/full_repos/687122463
git clone --depth 1 --no-tags https://github.com/stefanioja/MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/689081383
git clone --depth 1 --no-tags https://github.com/jellic23/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/689356679
git clone --depth 1 --no-tags https://github.com/Vinit5893/HDL_Bits.git f:/verilog_sva_gh_scraper/data/full_repos/687130555
git clone --depth 1 --no-tags https://github.com/Mr-Sheep/CS233-MISC.git f:/verilog_sva_gh_scraper/data/full_repos/688663082
git clone --depth 1 --no-tags https://github.com/mahiru23/FPGA_Eatbean.git f:/verilog_sva_gh_scraper/data/full_repos/685972963
git clone --depth 1 --no-tags https://github.com/efabless/EF_ADCS1008NC.git f:/verilog_sva_gh_scraper/data/full_repos/686992802
git clone --depth 1 --no-tags https://github.com/will-hut/Prototypical.git f:/verilog_sva_gh_scraper/data/full_repos/692256614
git clone --depth 1 --no-tags https://github.com/hank09901/112_Spring_DSD.git f:/verilog_sva_gh_scraper/data/full_repos/692424757
git clone --depth 1 --no-tags https://github.com/dishak14/pes_4bcounter.git f:/verilog_sva_gh_scraper/data/full_repos/685895482
git clone --depth 1 --no-tags https://github.com/devinatkin/tt05-cookiemonster.git f:/verilog_sva_gh_scraper/data/full_repos/691353454
git clone --depth 1 --no-tags https://github.com/wsl5300/Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/692517026
git clone --depth 1 --no-tags https://github.com/Sharathsv08/32-bit-carry-look-ahead-adder.git f:/verilog_sva_gh_scraper/data/full_repos/690390166
git clone --depth 1 --no-tags https://github.com/AshitSahu0212/MIPS_based_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/690154559
git clone --depth 1 --no-tags https://github.com/sunnywindow/DS18B20.git f:/verilog_sva_gh_scraper/data/full_repos/690552611
git clone --depth 1 --no-tags https://github.com/Talha-Moghul/VerilogFundamentals.git f:/verilog_sva_gh_scraper/data/full_repos/690544932
git clone --depth 1 --no-tags https://github.com/sunnywindow/FSM_vendring.git f:/verilog_sva_gh_scraper/data/full_repos/690534689
git clone --depth 1 --no-tags https://github.com/geotrieu/rad-sim-adder-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/690293535
git clone --depth 1 --no-tags https://github.com/KONETISUPRIYA/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/685381414
git clone --depth 1 --no-tags https://github.com/mattyCharitan/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/685484626
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/fulladder_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/685363963
git clone --depth 1 --no-tags https://github.com/f-hal/fft-4-tt.git f:/verilog_sva_gh_scraper/data/full_repos/685599567
git clone --depth 1 --no-tags https://github.com/harshasus/Sure-trust-G9-VLSI-FRONT-END-course.git f:/verilog_sva_gh_scraper/data/full_repos/685634608
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_transmit_v2.git f:/verilog_sva_gh_scraper/data/full_repos/685712413
git clone --depth 1 --no-tags https://github.com/Jingzhi-cyber/Central-Processing-Unit-design-and-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/686008089
git clone --depth 1 --no-tags https://github.com/Sbj3333/pes_freq_divider.git f:/verilog_sva_gh_scraper/data/full_repos/685903483
git clone --depth 1 --no-tags https://github.com/Karthik-6362/pes_alu.git f:/verilog_sva_gh_scraper/data/full_repos/685896126
git clone --depth 1 --no-tags https://github.com/vandhana01/pes_3bit_rc.git f:/verilog_sva_gh_scraper/data/full_repos/687336963
git clone --depth 1 --no-tags https://github.com/Pavan2280/pes_binary_to_gray.git f:/verilog_sva_gh_scraper/data/full_repos/687516395
git clone --depth 1 --no-tags https://github.com/amandeep2326/PWM-Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/687668351
git clone --depth 1 --no-tags https://github.com/AbdullahMahmoudGhazal/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/687684875
git clone --depth 1 --no-tags https://github.com/PJM0213/Verilog_FULLADDER.git f:/verilog_sva_gh_scraper/data/full_repos/684860006
git clone --depth 1 --no-tags https://github.com/Khalid-Hesham/UART_RX.git f:/verilog_sva_gh_scraper/data/full_repos/686458310
git clone --depth 1 --no-tags https://github.com/Mplaban/MIN-Execution-Unit-RTL-.git f:/verilog_sva_gh_scraper/data/full_repos/687139179
git clone --depth 1 --no-tags https://github.com/ariya954/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/686254929
git clone --depth 1 --no-tags https://github.com/verilogmayur/basicverilog.git f:/verilog_sva_gh_scraper/data/full_repos/686417804
git clone --depth 1 --no-tags https://github.com/pitt-photonics/caravel_repo.git f:/verilog_sva_gh_scraper/data/full_repos/686434104
git clone --depth 1 --no-tags https://github.com/Howie354/ARBITER.git f:/verilog_sva_gh_scraper/data/full_repos/690081456
git clone --depth 1 --no-tags https://github.com/Gauravmk343/Hardware-Implementation-UART-communication-protocol-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/688427112
git clone --depth 1 --no-tags https://github.com/MosTransistor/loop_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/689008903
git clone --depth 1 --no-tags https://github.com/anjalish05/Processor-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/692018874
git clone --depth 1 --no-tags https://github.com/yassershokr/Traffic_Light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/691177654
git clone --depth 1 --no-tags https://github.com/SALAHEAG/AI.git f:/verilog_sva_gh_scraper/data/full_repos/691236574
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/my_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/690893265
git clone --depth 1 --no-tags https://github.com/TarunkumarKondala/Name-scroller.git f:/verilog_sva_gh_scraper/data/full_repos/689542647
git clone --depth 1 --no-tags https://github.com/chloewangmeow/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/692442716
git clone --depth 1 --no-tags https://github.com/p-medeiros/Sap1_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/692038818
git clone --depth 1 --no-tags https://github.com/Gurusatwik/SAP1-processor.git f:/verilog_sva_gh_scraper/data/full_repos/687376935
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/moore.git f:/verilog_sva_gh_scraper/data/full_repos/689655081
git clone --depth 1 --no-tags https://github.com/yasmincsme/TEC498_CONTROLADOR.git f:/verilog_sva_gh_scraper/data/full_repos/691208377
