Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: MEM_reg[11][29]/Q
    (Clocked by sysclk R)
Endpoint: MEM_reg[15][29]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1457.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 43.0)
Data arrival time: 408.7
Slack: 1048.3
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     16    68,    0                       
clk_gate_MEM_reg[11]_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32    68,   66  /PD_TOP        (1.10)
MEM_reg[11][29]/CK->Q    DFF_X1                  rf     91.2     91.2     91.2      0.0      0.0      1.6      9.8      2    68,   66  /PD_TOP        (1.10)
i_32_0_378/B2->ZN        AOI22_X4                fr    140.3     49.1     49.1      0.0     14.0      0.8      4.7      1    68,   66  /PD_TOP        (1.10)
i_32_0_379/A4->ZN        NAND4_X4                rf    173.0     32.7     32.7      0.0     25.4      0.9      3.5      1    68,   66  /PD_TOP        (1.10)
i_32_0_380/A->ZN         AOI221_X2               fr    254.3     81.3     81.3      0.0     14.8      0.9      4.5      1    68,   66  /PD_TOP        (1.10)
i_32_0_384/A1->ZN        NAND4_X4                rf    299.6     45.3     45.3      0.0     48.9      5.4     13.7      2    68,   66  /PD_TOP        (1.10)
i_29/A->Z                TBUF_X8                 ff    342.9     43.3     42.9      0.4     23.4     13.2     23.4      2    83,   86  /PD_TOP        (1.10)
i_32_0_385/B1->ZN        OAI22_X4                fr    383.2     40.3     39.0      1.3      8.7      0.7      5.0      1    68,   66  /PD_TOP        (1.10)
i_32_0_386/A1->ZN        NOR2_X4*                rf    408.3     25.1     25.1      0.0     31.0     11.8     30.0     16    68,   66  /PD_TOP        (1.10)
MEM_reg[15][29]/D        DFF_X1                   f    408.7      0.4               0.4     15.3                             68,   66  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: addr1[1]
    (Clocked by rtDefaultClock R)
Endpoint: MEM_reg[15][29]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1457.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 43.0)
Data arrival time: 1130.8
Slack: 326.2
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
addr1[1]                 {set_input_delay}        f    700.0    700.0    700.0                        9.0     23.1      4    68,  136                       
i_32_0_11/A2->ZN         NAND2_X4                fr    762.0     62.0     60.6      1.4    100.0      2.4     19.1      4    68,   66  /PD_TOP        (1.10)
i_32_0_19/A2->ZN         NOR2_X4*                rf    816.9     54.9     54.9      0.0     17.5     28.8    153.8     33    68,   66  /PD_TOP        (1.10)
i_32_0_378/B1->ZN        AOI22_X4                fr    862.4     45.5     44.4      1.1     15.3      0.8      4.7      1    68,   66  /PD_TOP        (1.10)
i_32_0_379/A4->ZN        NAND4_X4                rf    895.1     32.7     32.7      0.0     25.4      0.9      3.5      1    68,   66  /PD_TOP        (1.10)
i_32_0_380/A->ZN         AOI221_X2               fr    976.4     81.3     81.3      0.0     14.8      0.9      4.5      1    68,   66  /PD_TOP        (1.10)
i_32_0_384/A1->ZN        NAND4_X4                rf   1021.7     45.3     45.3      0.0     48.9      5.4     13.7      2    68,   66  /PD_TOP        (1.10)
i_29/A->Z                TBUF_X8                 ff   1065.0     43.3     42.9      0.4     23.4     13.2     23.4      2    83,   86  /PD_TOP        (1.10)
i_32_0_385/B1->ZN        OAI22_X4                fr   1105.3     40.3     39.0      1.3      8.7      0.7      5.0      1    68,   66  /PD_TOP        (1.10)
i_32_0_386/A1->ZN        NOR2_X4*                rf   1130.4     25.1     25.1      0.0     31.0     11.8     30.0     16    68,   66  /PD_TOP        (1.10)
MEM_reg[15][29]/D        DFF_X1                   f   1130.8      0.4               0.4     15.3                             68,   66  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: addr1[1]
    (Clocked by rtDefaultClock R)
Endpoint: data1[29]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 1350.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 150.0)
Data arrival time: 1068.0
Slack: 282.0
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
addr1[1]                 {set_input_delay}        f    700.0    700.0    700.0                        9.0     23.1      4    68,  136                       
i_32_0_11/A2->ZN         NAND2_X4                fr    762.0     62.0     60.6      1.4    100.0      2.4     19.1      4    68,   66  /PD_TOP        (1.10)
i_32_0_19/A2->ZN         NOR2_X4*                rf    816.9     54.9     54.9      0.0     17.5     28.8    153.8     33    68,   66  /PD_TOP        (1.10)
i_32_0_378/B1->ZN        AOI22_X4                fr    862.4     45.5     44.4      1.1     15.3      0.8      4.7      1    68,   66  /PD_TOP        (1.10)
i_32_0_379/A4->ZN        NAND4_X4                rf    895.1     32.7     32.7      0.0     25.4      0.9      3.5      1    68,   66  /PD_TOP        (1.10)
i_32_0_380/A->ZN         AOI221_X2               fr    976.4     81.3     81.3      0.0     14.8      0.9      4.5      1    68,   66  /PD_TOP        (1.10)
i_32_0_384/A1->ZN        NAND4_X4                rf   1021.7     45.3     45.3      0.0     48.9      5.4     13.7      2    68,   66  /PD_TOP        (1.10)
i_29/A->Z                TBUF_X8                 ff   1065.0     43.3     42.9      0.4     23.4     13.2     23.4      2    83,   86  /PD_TOP        (1.10)
data1[29]                                         f   1068.0      3.0               3.0      8.7                             67,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: MEM_reg[11][29]/Q
    (Clocked by sysclk R)
Endpoint: data1[29]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1350.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 150.0)
Data arrival time: 345.9
Slack: 1004.1
Logic depth: 5
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     16    68,    0                       
clk_gate_MEM_reg[11]_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32    68,   66  /PD_TOP        (1.10)
MEM_reg[11][29]/CK->Q    DFF_X1                  rf     91.2     91.2     91.2      0.0      0.0      1.6      9.8      2    68,   66  /PD_TOP        (1.10)
i_32_0_378/B2->ZN        AOI22_X4                fr    140.3     49.1     49.1      0.0     14.0      0.8      4.7      1    68,   66  /PD_TOP        (1.10)
i_32_0_379/A4->ZN        NAND4_X4                rf    173.0     32.7     32.7      0.0     25.4      0.9      3.5      1    68,   66  /PD_TOP        (1.10)
i_32_0_380/A->ZN         AOI221_X2               fr    254.3     81.3     81.3      0.0     14.8      0.9      4.5      1    68,   66  /PD_TOP        (1.10)
i_32_0_384/A1->ZN        NAND4_X4                rf    299.6     45.3     45.3      0.0     48.9      5.4     13.7      2    68,   66  /PD_TOP        (1.10)
i_29/A->Z                TBUF_X8                 ff    342.9     43.3     42.9      0.4     23.4     13.2     23.4      2    83,   86  /PD_TOP        (1.10)
data1[29]                                         f    345.9      3.0               3.0      8.7                             67,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
