Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 01:51:45 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.282        0.000                      0                 1547        0.068        0.000                      0                 1547       54.305        0.000                       0                   570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.282        0.000                      0                 1543        0.068        0.000                      0                 1543       54.305        0.000                       0                   570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.011        0.000                      0                    4        1.212        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.041ns  (logic 59.980ns (58.210%)  route 43.062ns (41.790%))
  Logic Levels:           318  (CARRY4=285 LUT2=1 LUT3=24 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.847   105.883    sm/M_alum_out[0]
    SLICE_X45Y7          LUT5 (Prop_lut5_I4_O)        0.118   106.001 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           1.101   107.102    sm/brams/override_address[0]
    SLICE_X49Y4          LUT4 (Prop_lut4_I2_O)        0.356   107.458 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.725   108.183    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.465    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.465    
                         arrival time                        -108.183    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.540ns  (logic 59.878ns (57.831%)  route 43.662ns (42.169%))
  Logic Levels:           319  (CARRY4=285 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.088   106.124    sm/M_alum_out[0]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124   106.248 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.606   106.855    sm/D_states_q[1]_i_16_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124   106.979 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.873   107.851    sm/D_states_q[1]_i_4_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124   107.975 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.706   108.682    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X35Y19         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433   115.949    sm/clk
    SLICE_X35Y19         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)       -0.105   115.996    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        115.996    
                         arrival time                        -108.682    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.418ns  (logic 59.878ns (57.899%)  route 43.540ns (42.101%))
  Logic Levels:           319  (CARRY4=285 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.088   106.124    sm/M_alum_out[0]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124   106.248 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.606   106.855    sm/D_states_q[1]_i_16_n_0
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124   106.979 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.882   107.860    sm/D_states_q[1]_i_4_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124   107.984 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.575   108.559    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X35Y19         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433   115.949    sm/clk
    SLICE_X35Y19         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)       -0.103   115.998    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        115.998    
                         arrival time                        -108.560    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.508ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.458ns  (logic 60.108ns (58.099%)  route 43.350ns (41.901%))
  Logic Levels:           319  (CARRY4=285 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.120   106.156    sm/M_alum_out[0]
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.150   106.306 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.435   106.741    sm/D_states_q[3]_i_10_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I4_O)        0.328   107.069 f  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.783   107.852    sm/D_states_q[3]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124   107.976 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.623   108.600    sm/D_states_d__0[3]
    SLICE_X37Y18         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.435   115.951    sm/clk
    SLICE_X37Y18         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X37Y18         FDSE (Setup_fdse_C_D)       -0.067   116.108    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.108    
                         arrival time                        -108.600    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.003ns  (logic 59.950ns (58.202%)  route 43.053ns (41.798%))
  Logic Levels:           318  (CARRY4=285 LUT2=1 LUT3=24 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.847   105.883    sm/M_alum_out[0]
    SLICE_X45Y7          LUT5 (Prop_lut5_I4_O)        0.118   106.001 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           1.101   107.102    sm/brams/override_address[0]
    SLICE_X49Y4          LUT4 (Prop_lut4_I0_O)        0.326   107.428 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.716   108.145    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.145    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.347ns  (logic 60.106ns (58.159%)  route 43.241ns (41.841%))
  Logic Levels:           319  (CARRY4=285 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.104   106.140    sm/M_alum_out[0]
    SLICE_X36Y18         LUT5 (Prop_lut5_I2_O)        0.150   106.290 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.462   106.752    sm/D_states_q[4]_i_13_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.326   107.078 f  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.701   107.779    sm/D_states_q[4]_i_5_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124   107.903 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.585   108.488    sm/D_states_d__0[4]
    SLICE_X38Y21         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433   115.949    sm/clk
    SLICE_X38Y21         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X38Y21         FDSE (Setup_fdse_C_D)       -0.058   116.115    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.115    
                         arrival time                        -108.489    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.891ns  (logic 60.106ns (58.417%)  route 42.785ns (41.583%))
  Logic Levels:           319  (CARRY4=285 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.107   106.143    sm/M_alum_out[0]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.150   106.293 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.701   106.994    sm/D_states_q[4]_i_8_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.326   107.320 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.589   107.909    sm/D_states_q[1]_i_5_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124   108.033 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.033    sm/D_states_d__0[1]
    SLICE_X34Y19         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433   115.949    sm/clk
    SLICE_X34Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.081   116.182    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.182    
                         arrival time                        -108.033    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.314ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.678ns  (logic 60.106ns (58.538%)  route 42.572ns (41.462%))
  Logic Levels:           319  (CARRY4=285 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.107   106.143    sm/M_alum_out[0]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.150   106.293 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.480   106.773    sm/D_states_q[4]_i_8_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.326   107.099 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.596   107.695    sm/D_states_q[2]_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   107.819 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.819    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433   115.949    sm/clk
    SLICE_X33Y21         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.032   116.133    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -107.819    
  -------------------------------------------------------------------
                         slack                                  8.314    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.675ns  (logic 60.106ns (58.540%)  route 42.569ns (41.460%))
  Logic Levels:           319  (CARRY4=285 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.107   106.143    sm/M_alum_out[0]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.150   106.293 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.480   106.773    sm/D_states_q[4]_i_8_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.326   107.099 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.593   107.692    sm/D_states_q[2]_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   107.816 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.816    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433   115.949    sm/clk
    SLICE_X33Y21         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031   116.132    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.132    
                         arrival time                        -107.816    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.541ns  (logic 60.074ns (58.585%)  route 42.467ns (41.415%))
  Logic Levels:           319  (CARRY4=285 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.557     5.141    sm/clk
    SLICE_X41Y17         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         1.826     7.423    sm/D_states_q[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.150     7.573 f  sm/ram_reg_i_172/O
                         net (fo=1, routed)           1.096     8.669    sm/ram_reg_i_172_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.326     8.995 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.699     9.694    sm/ram_reg_i_148_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.818 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          0.964    10.782    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.906 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.202    12.108    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152    12.260 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.875    13.135    sm/M_alum_a[31]
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.348    13.483 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.483    alum/S[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.015 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.015    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.129 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.129    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.243 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.243    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.357 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.357    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.471    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.585    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.699    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.813    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.084 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.021    16.105    alum/temp_out0[31]
    SLICE_X47Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.934 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.934    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.048 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.162 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.162    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.276 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.276    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.390 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.390    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.504 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.504    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.618 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.732 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.732    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.889 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.895    18.784    alum/temp_out0[30]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    19.113 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.113    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.646 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.646    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.763    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.997    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.114    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.231    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.348 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.348    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.465 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.622 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    21.601    alum/temp_out0[29]
    SLICE_X45Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.389 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.389    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.503    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.731    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.845 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.845    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.959 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.959    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.073 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.073    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.187 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.187    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.344 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.998    24.342    alum/temp_out0[28]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.127 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.127    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.241 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.241    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.355 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.355    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.469 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.811    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.925 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.082 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.925    27.007    alum/temp_out0[27]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.807 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.924 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.924    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.041 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.041    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.158    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.275    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.392    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.509 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.509    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.626 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.626    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.783 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    29.918    alum/temp_out0[26]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.706 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.706    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.820 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.820    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.934 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.934    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.048 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.048    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.162 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.162    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.276 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.276    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.390 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.504 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.504    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.661 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.075    32.736    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.065 r  alum/D_registers_q[7][24]_i_49/O
                         net (fo=1, routed)           0.000    33.065    alum/D_registers_q[7][24]_i_49_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.598 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.715 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.715    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.832 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.832    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.949 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.949    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.066 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.066    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.183 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.183    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.300 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.457 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.992    35.449    alum/temp_out0[24]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.781    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.331    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.445    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.559    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.673    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.787    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.286 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.039    38.325    alum/temp_out0[23]
    SLICE_X39Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.110 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.110    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.224 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.224    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.338 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.338    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.452 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.452    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.566 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.680 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.680    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.794 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.794    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.908 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.908    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.065 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.361    41.425    alum/temp_out0[22]
    SLICE_X52Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.225 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.225    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.342 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.342    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.459 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.459    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.576 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.576    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.693 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.693    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.810 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.810    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.927 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.927    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.044 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.044    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.201 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.210    44.411    alum/temp_out0[21]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    44.743 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.743    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.293 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.293    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.407 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.407    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.521 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.521    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.635 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.635    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.749 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.863 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.863    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.977 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.977    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.091 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.197    47.445    alum/temp_out0[20]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    47.774 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.774    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.307 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.307    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.424 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.424    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.541 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.541    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.658 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.658    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.775 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.892 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.892    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.009 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.009    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.126 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.126    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.283 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.971    50.255    alum/temp_out0[19]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    50.587 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.587    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.137 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.479 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.479    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.593 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.593    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.707 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.707    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.935 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.935    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.092 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.087    53.178    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.963 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.761    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.918 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.137    56.055    alum/temp_out0[17]
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.329    56.384 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.384    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.934 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.504    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.618 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.618    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.732 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.732    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.889 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.143    59.033    alum/temp_out0[16]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.329    59.362 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.362    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.912 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.912    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.026    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.140 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.140    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.254 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.254    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.368 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.368    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.482 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.482    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.596 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.596    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.710 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.710    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.867 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.947    61.814    alum/temp_out0[15]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    62.143 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.143    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.676 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.676    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.793 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.793    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.910 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.910    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.027 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.027    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.144 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.261 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.378 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.378    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.495 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.495    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.652 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.898    64.550    alum/temp_out0[14]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.332    64.882 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.432 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.432    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.546 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.546    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.660 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.660    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.774 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.774    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.888 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.888    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.002 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.002    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.116 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.116    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.230 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.230    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.387 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.998    67.385    alum/temp_out0[13]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.714 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.714    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.264 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.264    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.378 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.492 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.492    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.606 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.606    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.720 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.720    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.834 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.834    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.948 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.948    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.062 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.062    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.219 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.872    70.091    alum/temp_out0[12]
    SLICE_X32Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.420 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.420    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.970 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.970    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.084 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.084    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.198 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.198    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.312 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.312    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.426 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.540 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.540    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.654 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.654    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.768    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.925 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.105    73.030    alum/temp_out0[11]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.329    73.359 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.359    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.909 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.909    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.023 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.023    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.137 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.137    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.251 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.365 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.479 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.479    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.593 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.864 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.124    75.988    alum/temp_out0[10]
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.329    76.317 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.317    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.850 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.967 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.967    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.084 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.084    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.201 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.318 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.318    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.435 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.435    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.552 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.552    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.669 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.669    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.826 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.961    78.787    alum/temp_out0[9]
    SLICE_X38Y4          LUT3 (Prop_lut3_I0_O)        0.332    79.119 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.119    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.652 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.652    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.769 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.769    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.003 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.003    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.120 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.120    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.237 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.237    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.354 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.354    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.471 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.471    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.628 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.732    alum/temp_out0[8]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.064 r  alum/D_registers_q[7][3]_i_166/O
                         net (fo=1, routed)           0.000    82.064    alum/D_registers_q[7][3]_i_166_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.596 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.596    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.710 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.710    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.824 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.824    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.938 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.938    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.052 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.052    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.166 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.166    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.280 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.280    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.437 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.995    84.432    alum/temp_out0[7]
    SLICE_X37Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.217 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.217    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.331 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.331    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.559 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.559    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.673 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.673    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.787 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.787    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.901 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.901    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.015 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.172 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.158    87.331    alum/temp_out0[6]
    SLICE_X40Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.660 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    88.058 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.058    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.172 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.172    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.400 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.400    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.514 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.514    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.628 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.628    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.742 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.742    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.856 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.856    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.013 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.050    90.063    alum/temp_out0[5]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.095    92.992    alum/temp_out0[4]
    SLICE_X42Y1          LUT3 (Prop_lut3_I0_O)        0.329    93.321 r  alum/D_registers_q[7][3]_i_147/O
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q[7][3]_i_147_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    93.834 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.834    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.951 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.951    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.068 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.068    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.185 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.185    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.302 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.302    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.419 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.419    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.536 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.536    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.693 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.922    95.615    alum/temp_out0[3]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.947 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.947    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.497 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.497    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.611 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.611    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.725 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.725    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.839 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.839    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.953 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.953    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.067 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.067    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.181 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.295 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.295    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.452 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.052    98.505    alum/temp_out0[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.834 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.834    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.367 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.484 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.601 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.601    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.718 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.835 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.952 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.952    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.069 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.069    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.186 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.186    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.343 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.836   101.179    alum/temp_out0[1]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.332   101.511 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.511    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.061 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.061    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.175 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.175    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.289 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.289    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.403 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.403    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.517 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.517    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.631 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.631    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.745 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.745    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.859 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.859    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.016 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.566   103.582    sm/temp_out0[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.911 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   104.375    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.499 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.414   104.912    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.183   106.220    sm/M_alum_out[0]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.118   106.338 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.436   106.774    sm/D_states_q[2]_i_19_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.326   107.100 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.458   107.558    sm/D_states_q[2]_i_6_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124   107.682 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.682    sm/D_states_d__0[2]
    SLICE_X33Y21         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433   115.949    sm/clk
    SLICE_X33Y21         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.029   116.130    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.130    
                         arrival time                        -107.682    
  -------------------------------------------------------------------
                         slack                                  8.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.281%)  route 0.270ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.559     1.503    sr2/clk
    SLICE_X29Y15         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.914    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.846    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.281%)  route 0.270ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.559     1.503    sr2/clk
    SLICE_X29Y15         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.914    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.846    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.281%)  route 0.270ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.559     1.503    sr2/clk
    SLICE_X29Y15         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.914    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.846    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.281%)  route 0.270ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.559     1.503    sr2/clk
    SLICE_X29Y15         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.914    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.846    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            gameclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.015%)  route 0.262ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.558     1.502    gamecounter/clk
    SLICE_X28Y16         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  gamecounter/D_ctr_q_reg[20]/Q
                         net (fo=4, routed)           0.262     1.904    gameclk/S[0]
    SLICE_X37Y21         FDRE                                         r  gameclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.820     2.010    gameclk/clk
    SLICE_X37Y21         FDRE                                         r  gameclk/D_last_q_reg/C
                         clock pessimism             -0.251     1.759    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.070     1.829    gameclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.066%)  route 0.285ns (66.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sr1/clk
    SLICE_X29Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.933    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.066%)  route 0.285ns (66.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sr1/clk
    SLICE_X29Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.933    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.066%)  route 0.285ns (66.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sr1/clk
    SLICE_X29Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.933    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.066%)  route 0.285ns (66.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sr1/clk
    SLICE_X29Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.933    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.644%)  route 0.284ns (63.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.559     1.503    sr2/clk
    SLICE_X30Y15         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.950    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y13   D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y15   D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y0    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y4    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y6    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y6    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y6    L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.011ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.704ns (12.594%)  route 4.886ns (87.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X33Y18         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.137     6.731    sm/D_states_q_reg[0]_rep_1
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.855 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           2.831     9.686    sm/D_stage_q[3]_i_3_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.810 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.918    10.728    fifo_reset_cond/AS[0]
    SLICE_X41Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    fifo_reset_cond/clk
    SLICE_X41Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X41Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.739    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.739    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                105.011    

Slack (MET) :             105.011ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.704ns (12.594%)  route 4.886ns (87.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X33Y18         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.137     6.731    sm/D_states_q_reg[0]_rep_1
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.855 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           2.831     9.686    sm/D_stage_q[3]_i_3_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.810 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.918    10.728    fifo_reset_cond/AS[0]
    SLICE_X41Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    fifo_reset_cond/clk
    SLICE_X41Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X41Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.739    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.739    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                105.011    

Slack (MET) :             105.011ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.704ns (12.594%)  route 4.886ns (87.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X33Y18         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.137     6.731    sm/D_states_q_reg[0]_rep_1
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.855 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           2.831     9.686    sm/D_stage_q[3]_i_3_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.810 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.918    10.728    fifo_reset_cond/AS[0]
    SLICE_X41Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    fifo_reset_cond/clk
    SLICE_X41Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X41Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.739    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.739    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                105.011    

Slack (MET) :             105.011ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.704ns (12.594%)  route 4.886ns (87.406%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.554     5.138    sm/clk
    SLICE_X33Y18         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.137     6.731    sm/D_states_q_reg[0]_rep_1
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.855 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           2.831     9.686    sm/D_stage_q[3]_i_3_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.810 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.918    10.728    fifo_reset_cond/AS[0]
    SLICE_X41Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    fifo_reset_cond/clk
    SLICE_X41Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X41Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.739    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.739    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                105.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.209ns (18.593%)  route 0.915ns (81.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    sm/clk
    SLICE_X42Y18         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDSE (Prop_fdse_C_Q)         0.164     1.664 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.535     2.199    sm/D_states_q[7]
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.244 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.380     2.624    fifo_reset_cond/AS[0]
    SLICE_X41Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    fifo_reset_cond/clk
    SLICE_X41Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.412    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.209ns (18.593%)  route 0.915ns (81.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    sm/clk
    SLICE_X42Y18         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDSE (Prop_fdse_C_Q)         0.164     1.664 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.535     2.199    sm/D_states_q[7]
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.244 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.380     2.624    fifo_reset_cond/AS[0]
    SLICE_X41Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    fifo_reset_cond/clk
    SLICE_X41Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.412    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.209ns (18.593%)  route 0.915ns (81.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    sm/clk
    SLICE_X42Y18         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDSE (Prop_fdse_C_Q)         0.164     1.664 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.535     2.199    sm/D_states_q[7]
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.244 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.380     2.624    fifo_reset_cond/AS[0]
    SLICE_X41Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    fifo_reset_cond/clk
    SLICE_X41Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.412    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.209ns (18.593%)  route 0.915ns (81.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    sm/clk
    SLICE_X42Y18         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDSE (Prop_fdse_C_Q)         0.164     1.664 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.535     2.199    sm/D_states_q[7]
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.244 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.380     2.624    fifo_reset_cond/AS[0]
    SLICE_X41Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    fifo_reset_cond/clk
    SLICE_X41Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.412    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  1.212    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.529ns  (logic 11.801ns (31.444%)  route 25.728ns (68.556%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT3=7 LUT4=1 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.819     7.426    L_reg/M_sm_pac[8]
    SLICE_X58Y6          LUT3 (Prop_lut3_I2_O)        0.152     7.578 r  L_reg/L_373e8451_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.013     8.591    L_reg/L_373e8451_remainder0_carry_i_21_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.923 r  L_reg/L_373e8451_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.161    10.083    L_reg/L_373e8451_remainder0_carry__0_i_9_n_0
    SLICE_X59Y6          LUT2 (Prop_lut2_I1_O)        0.154    10.237 f  L_reg/L_373e8451_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.911    L_reg/L_373e8451_remainder0_carry_i_15_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I3_O)        0.327    11.238 r  L_reg/L_373e8451_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.459    12.698    L_reg/L_373e8451_remainder0_carry_i_8_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I0_O)        0.124    12.822 r  L_reg/L_373e8451_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.516    13.338    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.723 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.723    aseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.945 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.098    15.043    L_reg/L_373e8451_remainder0[4]
    SLICE_X62Y6          LUT3 (Prop_lut3_I0_O)        0.327    15.370 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.377    15.747    L_reg/i__carry__1_i_14_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.332    16.079 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.592    16.671    L_reg/i__carry__1_i_15_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.821 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.004    17.825    L_reg/i__carry__1_i_9_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.179 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    19.027    L_reg/i__carry_i_19_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    19.381 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.809    20.190    L_reg/i__carry_i_11_n_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.332    20.522 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.854    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.361 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.361    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.583 f  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.935    22.518    L_reg/L_373e8451_remainder0_inferred__1/i__carry__1[0]
    SLICE_X65Y3          LUT3 (Prop_lut3_I2_O)        0.327    22.845 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.311    24.156    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I2_O)        0.354    24.510 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.563    25.073    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.399 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.824    26.223    L_reg/i__carry_i_14_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I3_O)        0.124    26.347 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.997    27.344    L_reg/i__carry_i_13_n_0
    SLICE_X63Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.496 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    28.296    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X64Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.622 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.155 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.155    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.272 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.272    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.491 f  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.140    30.631    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.295    30.926 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.743    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.867 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    32.689    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.813 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    33.630    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.754 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.821    34.575    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I2_O)        0.146    34.721 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.180    38.901    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    42.680 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.680    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.000ns  (logic 12.351ns (33.382%)  route 24.649ns (66.618%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.504     8.173    L_reg/M_sm_pbc[6]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  L_reg/L_373e8451_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.824     9.121    L_reg/L_373e8451_remainder0_carry_i_24__0_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.245 f  L_reg/L_373e8451_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.253    10.497    L_reg/L_373e8451_remainder0_carry_i_12__0_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.152    10.649 f  L_reg/L_373e8451_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.645    11.294    L_reg/L_373e8451_remainder0_carry_i_20__0_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.374    11.668 r  L_reg/L_373e8451_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.570    12.238    L_reg/L_373e8451_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.566 r  L_reg/L_373e8451_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.566    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.116 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    bseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.338 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.050    14.388    L_reg/L_373e8451_remainder0_1[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.327    14.715 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.861    15.576    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.332    15.908 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.936    16.845    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.152    16.997 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.699    17.696    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I4_O)        0.360    18.056 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.006    19.062    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.416 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.126    20.542    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.868 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    21.200    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.720 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.837 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.837    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.160 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.023    23.183    L_reg/L_373e8451_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.306    23.489 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.279    23.768    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.892 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.087    24.979    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I0_O)        0.153    25.132 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.151    26.283    L_reg/i__carry_i_13__1_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.355    26.638 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.969    27.607    L_reg/i__carry_i_23__1_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.933 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.660    28.593    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.150    28.743 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.637    29.380    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.326    29.706 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.706    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.256 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.256    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.370 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.592 f  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.450    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.299    31.749 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.622    32.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.494 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    33.303    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.124    33.427 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.956    34.384    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124    34.508 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.024    35.532    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I2_O)        0.154    35.686 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.768    38.454    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    42.151 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.151    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.992ns  (logic 11.567ns (31.270%)  route 25.425ns (68.730%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT3=7 LUT4=1 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.819     7.426    L_reg/M_sm_pac[8]
    SLICE_X58Y6          LUT3 (Prop_lut3_I2_O)        0.152     7.578 r  L_reg/L_373e8451_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.013     8.591    L_reg/L_373e8451_remainder0_carry_i_21_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.923 r  L_reg/L_373e8451_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.161    10.083    L_reg/L_373e8451_remainder0_carry__0_i_9_n_0
    SLICE_X59Y6          LUT2 (Prop_lut2_I1_O)        0.154    10.237 f  L_reg/L_373e8451_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.911    L_reg/L_373e8451_remainder0_carry_i_15_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I3_O)        0.327    11.238 r  L_reg/L_373e8451_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.459    12.698    L_reg/L_373e8451_remainder0_carry_i_8_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I0_O)        0.124    12.822 r  L_reg/L_373e8451_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.516    13.338    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.723 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.723    aseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.945 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.098    15.043    L_reg/L_373e8451_remainder0[4]
    SLICE_X62Y6          LUT3 (Prop_lut3_I0_O)        0.327    15.370 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.377    15.747    L_reg/i__carry__1_i_14_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.332    16.079 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.592    16.671    L_reg/i__carry__1_i_15_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.821 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.004    17.825    L_reg/i__carry__1_i_9_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.179 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    19.027    L_reg/i__carry_i_19_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    19.381 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.809    20.190    L_reg/i__carry_i_11_n_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.332    20.522 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.854    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.361 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.361    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.583 f  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.935    22.518    L_reg/L_373e8451_remainder0_inferred__1/i__carry__1[0]
    SLICE_X65Y3          LUT3 (Prop_lut3_I2_O)        0.327    22.845 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.311    24.156    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I2_O)        0.354    24.510 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.563    25.073    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.399 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.824    26.223    L_reg/i__carry_i_14_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I3_O)        0.124    26.347 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.997    27.344    L_reg/i__carry_i_13_n_0
    SLICE_X63Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.496 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    28.296    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X64Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.622 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.155 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.155    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.272 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.272    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.491 f  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.140    30.631    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.295    30.926 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.743    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.867 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    32.689    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.813 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    33.630    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.754 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.821    34.575    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y1          LUT4 (Prop_lut4_I0_O)        0.124    34.699 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.876    38.575    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.143 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.143    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.880ns  (logic 12.134ns (32.901%)  route 24.746ns (67.099%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.504     8.173    L_reg/M_sm_pbc[6]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  L_reg/L_373e8451_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.824     9.121    L_reg/L_373e8451_remainder0_carry_i_24__0_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.245 f  L_reg/L_373e8451_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.253    10.497    L_reg/L_373e8451_remainder0_carry_i_12__0_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.152    10.649 f  L_reg/L_373e8451_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.645    11.294    L_reg/L_373e8451_remainder0_carry_i_20__0_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.374    11.668 r  L_reg/L_373e8451_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.570    12.238    L_reg/L_373e8451_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.566 r  L_reg/L_373e8451_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.566    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.116 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    bseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.338 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.050    14.388    L_reg/L_373e8451_remainder0_1[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.327    14.715 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.861    15.576    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.332    15.908 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.936    16.845    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.152    16.997 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.699    17.696    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I4_O)        0.360    18.056 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.006    19.062    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.416 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.126    20.542    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.868 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    21.200    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.720 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.837 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.837    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.160 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.023    23.183    L_reg/L_373e8451_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.306    23.489 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.279    23.768    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.892 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.087    24.979    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I0_O)        0.153    25.132 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.151    26.283    L_reg/i__carry_i_13__1_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.355    26.638 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.969    27.607    L_reg/i__carry_i_23__1_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.933 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.660    28.593    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.150    28.743 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.637    29.380    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.326    29.706 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.706    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.256 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.256    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.370 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.592 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.450    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.299    31.749 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.622    32.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    33.303    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.124    33.427 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    34.248    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I4_O)        0.124    34.372 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.989    35.361    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.485 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.037    38.522    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    42.032 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.032    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.871ns  (logic 11.572ns (31.386%)  route 25.299ns (68.614%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT3=7 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.819     7.426    L_reg/M_sm_pac[8]
    SLICE_X58Y6          LUT3 (Prop_lut3_I2_O)        0.152     7.578 r  L_reg/L_373e8451_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.013     8.591    L_reg/L_373e8451_remainder0_carry_i_21_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.923 r  L_reg/L_373e8451_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.161    10.083    L_reg/L_373e8451_remainder0_carry__0_i_9_n_0
    SLICE_X59Y6          LUT2 (Prop_lut2_I1_O)        0.154    10.237 f  L_reg/L_373e8451_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.911    L_reg/L_373e8451_remainder0_carry_i_15_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I3_O)        0.327    11.238 r  L_reg/L_373e8451_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.459    12.698    L_reg/L_373e8451_remainder0_carry_i_8_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I0_O)        0.124    12.822 r  L_reg/L_373e8451_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.516    13.338    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.723 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.723    aseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.945 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.098    15.043    L_reg/L_373e8451_remainder0[4]
    SLICE_X62Y6          LUT3 (Prop_lut3_I0_O)        0.327    15.370 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.377    15.747    L_reg/i__carry__1_i_14_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.332    16.079 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.592    16.671    L_reg/i__carry__1_i_15_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.821 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.004    17.825    L_reg/i__carry__1_i_9_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.179 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    19.027    L_reg/i__carry_i_19_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    19.381 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.809    20.190    L_reg/i__carry_i_11_n_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.332    20.522 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.854    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.361 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.361    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.583 f  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.935    22.518    L_reg/L_373e8451_remainder0_inferred__1/i__carry__1[0]
    SLICE_X65Y3          LUT3 (Prop_lut3_I2_O)        0.327    22.845 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.311    24.156    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I2_O)        0.354    24.510 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.563    25.073    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.399 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.824    26.223    L_reg/i__carry_i_14_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I3_O)        0.124    26.347 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.997    27.344    L_reg/i__carry_i_13_n_0
    SLICE_X63Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.496 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    28.296    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X64Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.622 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.155 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.155    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.272 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.272    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.491 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.140    30.631    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.295    30.926 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.743    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.867 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.684    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.808 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.664    33.471    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.595 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.696    34.291    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I0_O)        0.124    34.415 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.034    38.450    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    42.023 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.023    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.704ns  (logic 12.361ns (33.677%)  route 24.343ns (66.323%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.504     8.173    L_reg/M_sm_pbc[6]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  L_reg/L_373e8451_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.824     9.121    L_reg/L_373e8451_remainder0_carry_i_24__0_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.245 f  L_reg/L_373e8451_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.253    10.497    L_reg/L_373e8451_remainder0_carry_i_12__0_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.152    10.649 f  L_reg/L_373e8451_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.645    11.294    L_reg/L_373e8451_remainder0_carry_i_20__0_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.374    11.668 r  L_reg/L_373e8451_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.570    12.238    L_reg/L_373e8451_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.566 r  L_reg/L_373e8451_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.566    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.116 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    bseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.338 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.050    14.388    L_reg/L_373e8451_remainder0_1[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.327    14.715 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.861    15.576    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.332    15.908 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.936    16.845    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.152    16.997 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.699    17.696    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I4_O)        0.360    18.056 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.006    19.062    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.416 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.126    20.542    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.868 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    21.200    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.720 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.837 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.837    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.160 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.023    23.183    L_reg/L_373e8451_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.306    23.489 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.279    23.768    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.892 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.087    24.979    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I0_O)        0.153    25.132 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.151    26.283    L_reg/i__carry_i_13__1_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.355    26.638 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.969    27.607    L_reg/i__carry_i_23__1_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.933 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.660    28.593    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.150    28.743 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.637    29.380    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.326    29.706 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.706    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.256 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.256    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.370 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.592 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.450    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.299    31.749 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.622    32.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    33.303    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.124    33.427 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    34.248    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I4_O)        0.124    34.372 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.949    35.321    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.152    35.473 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.673    38.146    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.855 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.855    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.567ns  (logic 12.406ns (33.926%)  route 24.161ns (66.074%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.504     8.173    L_reg/M_sm_pbc[6]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  L_reg/L_373e8451_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.824     9.121    L_reg/L_373e8451_remainder0_carry_i_24__0_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.245 f  L_reg/L_373e8451_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.253    10.497    L_reg/L_373e8451_remainder0_carry_i_12__0_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.152    10.649 f  L_reg/L_373e8451_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.645    11.294    L_reg/L_373e8451_remainder0_carry_i_20__0_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.374    11.668 r  L_reg/L_373e8451_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.570    12.238    L_reg/L_373e8451_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.566 r  L_reg/L_373e8451_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.566    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.116 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    bseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.338 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.050    14.388    L_reg/L_373e8451_remainder0_1[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.327    14.715 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.861    15.576    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.332    15.908 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.936    16.845    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.152    16.997 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.699    17.696    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I4_O)        0.360    18.056 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.006    19.062    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.416 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.126    20.542    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.868 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    21.200    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.720 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.837 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.837    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.160 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.023    23.183    L_reg/L_373e8451_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.306    23.489 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.279    23.768    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.892 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.087    24.979    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I0_O)        0.153    25.132 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.151    26.283    L_reg/i__carry_i_13__1_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.355    26.638 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.969    27.607    L_reg/i__carry_i_23__1_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.933 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.660    28.593    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.150    28.743 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.637    29.380    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.326    29.706 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.706    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.256 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.256    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.370 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.592 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.450    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.299    31.749 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.622    32.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    33.303    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.124    33.427 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    34.248    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I4_O)        0.124    34.372 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.952    35.324    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I1_O)        0.152    35.476 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.489    37.964    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.718 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.718    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.535ns  (logic 12.138ns (33.223%)  route 24.397ns (66.777%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.504     8.173    L_reg/M_sm_pbc[6]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  L_reg/L_373e8451_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.824     9.121    L_reg/L_373e8451_remainder0_carry_i_24__0_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.245 f  L_reg/L_373e8451_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.253    10.497    L_reg/L_373e8451_remainder0_carry_i_12__0_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.152    10.649 f  L_reg/L_373e8451_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.645    11.294    L_reg/L_373e8451_remainder0_carry_i_20__0_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.374    11.668 r  L_reg/L_373e8451_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.570    12.238    L_reg/L_373e8451_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.566 r  L_reg/L_373e8451_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.566    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.116 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    bseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.338 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.050    14.388    L_reg/L_373e8451_remainder0_1[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.327    14.715 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.861    15.576    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.332    15.908 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.936    16.845    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.152    16.997 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.699    17.696    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I4_O)        0.360    18.056 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.006    19.062    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.416 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.126    20.542    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.868 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    21.200    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.720 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.837 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.837    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.160 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.023    23.183    L_reg/L_373e8451_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.306    23.489 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.279    23.768    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.892 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.087    24.979    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I0_O)        0.153    25.132 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.151    26.283    L_reg/i__carry_i_13__1_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.355    26.638 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.969    27.607    L_reg/i__carry_i_23__1_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.933 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.660    28.593    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.150    28.743 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.637    29.380    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.326    29.706 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.706    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.256 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.256    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.370 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.592 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.450    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.299    31.749 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.622    32.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.494 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    33.303    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.124    33.427 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.820    34.248    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I4_O)        0.124    34.372 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.952    35.324    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I2_O)        0.124    35.448 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.725    38.173    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.687 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.687    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.389ns  (logic 12.169ns (33.442%)  route 24.220ns (66.558%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          2.504     8.173    L_reg/M_sm_pbc[6]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.124     8.297 f  L_reg/L_373e8451_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.824     9.121    L_reg/L_373e8451_remainder0_carry_i_24__0_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.245 f  L_reg/L_373e8451_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.253    10.497    L_reg/L_373e8451_remainder0_carry_i_12__0_n_0
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.152    10.649 f  L_reg/L_373e8451_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.645    11.294    L_reg/L_373e8451_remainder0_carry_i_20__0_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.374    11.668 r  L_reg/L_373e8451_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.570    12.238    L_reg/L_373e8451_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.566 r  L_reg/L_373e8451_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.566    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.116 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    bseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.338 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.050    14.388    L_reg/L_373e8451_remainder0_1[4]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.327    14.715 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.861    15.576    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I4_O)        0.332    15.908 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.936    16.845    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.152    16.997 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.699    17.696    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I4_O)        0.360    18.056 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.006    19.062    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.354    19.416 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.126    20.542    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.868 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    21.200    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.720 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.720    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.837 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.837    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.160 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.023    23.183    L_reg/L_373e8451_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.306    23.489 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.279    23.768    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.892 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.087    24.979    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I0_O)        0.153    25.132 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.151    26.283    L_reg/i__carry_i_13__1_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.355    26.638 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.969    27.607    L_reg/i__carry_i_23__1_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.933 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.660    28.593    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.150    28.743 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.637    29.380    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.326    29.706 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.706    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.256 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.256    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.370 r  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.370    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.592 f  bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    31.450    bseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.299    31.749 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.622    32.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.494 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    33.303    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I1_O)        0.124    33.427 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.956    34.384    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124    34.508 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.024    35.532    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y12         LUT4 (Prop_lut4_I2_O)        0.124    35.656 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.339    37.995    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.540 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.540    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.322ns  (logic 11.764ns (32.388%)  route 24.558ns (67.612%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT3=6 LUT4=1 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.819     7.426    L_reg/M_sm_pac[8]
    SLICE_X58Y6          LUT3 (Prop_lut3_I2_O)        0.152     7.578 r  L_reg/L_373e8451_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.013     8.591    L_reg/L_373e8451_remainder0_carry_i_21_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I1_O)        0.332     8.923 r  L_reg/L_373e8451_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.161    10.083    L_reg/L_373e8451_remainder0_carry__0_i_9_n_0
    SLICE_X59Y6          LUT2 (Prop_lut2_I1_O)        0.154    10.237 f  L_reg/L_373e8451_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.911    L_reg/L_373e8451_remainder0_carry_i_15_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I3_O)        0.327    11.238 r  L_reg/L_373e8451_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.459    12.698    L_reg/L_373e8451_remainder0_carry_i_8_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I0_O)        0.124    12.822 r  L_reg/L_373e8451_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.516    13.338    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.723 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.723    aseg_driver/decimal_renderer/L_373e8451_remainder0_carry_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.945 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.098    15.043    L_reg/L_373e8451_remainder0[4]
    SLICE_X62Y6          LUT3 (Prop_lut3_I0_O)        0.327    15.370 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.377    15.747    L_reg/i__carry__1_i_14_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.332    16.079 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.592    16.671    L_reg/i__carry__1_i_15_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.821 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.004    17.825    L_reg/i__carry__1_i_9_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.354    18.179 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    19.027    L_reg/i__carry_i_19_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    19.381 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.809    20.190    L_reg/i__carry_i_11_n_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.332    20.522 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.854    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.361 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.361    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.583 f  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.935    22.518    L_reg/L_373e8451_remainder0_inferred__1/i__carry__1[0]
    SLICE_X65Y3          LUT3 (Prop_lut3_I2_O)        0.327    22.845 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.311    24.156    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I2_O)        0.354    24.510 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.563    25.073    L_reg/i__carry_i_25_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.399 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.824    26.223    L_reg/i__carry_i_14_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I3_O)        0.124    26.347 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.997    27.344    L_reg/i__carry_i_13_n_0
    SLICE_X63Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.496 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    28.296    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X64Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.622 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.155 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.155    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.272 r  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.272    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.491 f  aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.140    30.631    aseg_driver/decimal_renderer/L_373e8451_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.295    30.926 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.743    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.867 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.684    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.808 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.664    33.471    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.595 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.846    34.441    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y1          LUT4 (Prop_lut4_I0_O)        0.152    34.593 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.143    37.737    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    41.474 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.474    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.360ns (62.444%)  route 0.818ns (37.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.590     1.534    display/clk
    SLICE_X59Y14         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=7, routed)           0.818     2.493    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.712 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.712    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.373ns (61.278%)  route 0.868ns (38.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.591     1.535    display/clk
    SLICE_X62Y14         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          0.868     2.543    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.775 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.775    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.350ns (59.015%)  route 0.937ns (40.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.590     1.534    display/clk
    SLICE_X61Y14         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.937     2.612    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.820 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.820    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.383ns (58.431%)  route 0.984ns (41.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.590     1.534    display/clk
    SLICE_X61Y13         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.984     2.659    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.900 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.900    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.454ns (59.885%)  route 0.974ns (40.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    bseg_driver/ctr/clk
    SLICE_X64Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.360     2.061    bseg_driver/ctr/S[1]
    SLICE_X65Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.106 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.614     2.720    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.965 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.965    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.386ns (56.901%)  route 1.049ns (43.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.590     1.534    display/clk
    SLICE_X59Y14         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=9, routed)           1.049     2.724    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.969 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.969    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.456ns (59.849%)  route 0.977ns (40.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    bseg_driver/ctr/clk
    SLICE_X64Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.378     2.079    bseg_driver/ctr/S[0]
    SLICE_X65Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.124 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.723    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.970 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.970    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.494ns (60.740%)  route 0.966ns (39.260%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    bseg_driver/ctr/clk
    SLICE_X64Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.701 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.378     2.079    bseg_driver/ctr/S[0]
    SLICE_X65Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.124 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.711    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.996 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.996    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.369ns (55.499%)  route 1.097ns (44.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.590     1.534    display/clk
    SLICE_X59Y14         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=13, routed)          1.097     2.772    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     4.000 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.000    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.163ns  (logic 1.643ns (31.818%)  route 3.521ns (68.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.592    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.447     5.163    reset_cond/M_reset_cond_in
    SLICE_X45Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445     4.850    reset_cond/clk
    SLICE_X45Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.824ns  (logic 1.643ns (34.053%)  route 3.182ns (65.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.592    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.108     4.824    reset_cond/M_reset_cond_in
    SLICE_X35Y5          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.444     4.849    reset_cond/clk
    SLICE_X35Y5          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.824ns  (logic 1.643ns (34.053%)  route 3.182ns (65.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.592    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.108     4.824    reset_cond/M_reset_cond_in
    SLICE_X35Y5          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.444     4.849    reset_cond/clk
    SLICE_X35Y5          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.797ns  (logic 1.643ns (34.246%)  route 3.154ns (65.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.592    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.716 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.081     4.797    reset_cond/M_reset_cond_in
    SLICE_X37Y6          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445     4.850    reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.237ns  (logic 1.640ns (38.707%)  route 2.597ns (61.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.597     4.113    forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.237 r  forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.237    forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X42Y33         FDRE                                         r  forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.440     4.845    forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/clk
    SLICE_X42Y33         FDRE                                         r  forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_829262646[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.223ns  (logic 1.624ns (38.464%)  route 2.598ns (61.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.598     4.099    forLoop_idx_0_829262646[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.223 r  forLoop_idx_0_829262646[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.223    forLoop_idx_0_829262646[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X38Y32         FDRE                                         r  forLoop_idx_0_829262646[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.437     4.842    forLoop_idx_0_829262646[1].cond_butt_dirs/sync/clk
    SLICE_X38Y32         FDRE                                         r  forLoop_idx_0_829262646[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_829262646[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.630ns (40.944%)  route 2.351ns (59.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.351     3.858    forLoop_idx_0_829262646[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.982 r  forLoop_idx_0_829262646[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.982    forLoop_idx_0_829262646[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_829262646[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.431     4.836    forLoop_idx_0_829262646[0].cond_butt_dirs/sync/clk
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_829262646[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_829262646[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.975ns  (logic 1.653ns (41.586%)  route 2.322ns (58.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.322     3.851    forLoop_idx_0_829262646[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.975 r  forLoop_idx_0_829262646[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.975    forLoop_idx_0_829262646[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_829262646[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430     4.835    forLoop_idx_0_829262646[3].cond_butt_dirs/sync/clk
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_829262646[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 1.639ns (41.588%)  route 2.301ns (58.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.301     3.816    forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.940 r  forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.940    forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y25         FDRE                                         r  forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.428     4.833    forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y25         FDRE                                         r  forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_829262646[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.347ns (30.194%)  route 0.802ns (69.806%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.802     1.103    forLoop_idx_0_829262646[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.148 r  forLoop_idx_0_829262646[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.148    forLoop_idx_0_829262646[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_829262646[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.819     2.009    forLoop_idx_0_829262646[2].cond_butt_dirs/sync/clk
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_829262646[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.330ns (27.103%)  route 0.887ns (72.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.172    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.217 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.217    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.836     2.026    cond_butt_next_play/sync/clk
    SLICE_X14Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_829262646[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.319ns (23.286%)  route 1.050ns (76.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.050     1.324    forLoop_idx_0_829262646[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.369 r  forLoop_idx_0_829262646[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.369    forLoop_idx_0_829262646[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_829262646[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.819     2.009    forLoop_idx_0_829262646[0].cond_butt_dirs/sync/clk
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_829262646[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.327ns (23.794%)  route 1.047ns (76.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.047     1.329    forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.374 r  forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.374    forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y25         FDRE                                         r  forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.816     2.006    forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y25         FDRE                                         r  forLoop_idx_0_313518971[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_829262646[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.341ns (24.804%)  route 1.035ns (75.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.035     1.331    forLoop_idx_0_829262646[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.376 r  forLoop_idx_0_829262646[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.376    forLoop_idx_0_829262646[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_829262646[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    forLoop_idx_0_829262646[3].cond_butt_dirs/sync/clk
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_829262646[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_829262646[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.313ns (21.409%)  route 1.148ns (78.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.148     1.416    forLoop_idx_0_829262646[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.461 r  forLoop_idx_0_829262646[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.461    forLoop_idx_0_829262646[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X38Y32         FDRE                                         r  forLoop_idx_0_829262646[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    forLoop_idx_0_829262646[1].cond_butt_dirs/sync/clk
    SLICE_X38Y32         FDRE                                         r  forLoop_idx_0_829262646[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.329ns (22.282%)  route 1.146ns (77.718%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.146     1.430    forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.475    forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X42Y33         FDRE                                         r  forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.826     2.016    forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/clk
    SLICE_X42Y33         FDRE                                         r  forLoop_idx_0_313518971[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.331ns (19.856%)  route 1.337ns (80.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.153    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.470     1.669    reset_cond/M_reset_cond_in
    SLICE_X37Y6          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    reset_cond/clk
    SLICE_X37Y6          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.331ns (19.595%)  route 1.360ns (80.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.153    reset_cond/butt_reset_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.492     1.691    reset_cond/M_reset_cond_in
    SLICE_X35Y5          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.831     2.021    reset_cond/clk
    SLICE_X35Y5          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





