#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jun  7 00:20:31 2025
# Process ID         : 1271735
# Current directory  : /home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1
# Command line       : vivado -log rom_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rom_test.tcl -notrace
# Log file           : /home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/rom_test.vdi
# Journal file       : /home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/vivado.jou
# Running On         : imad-B660M-DS3H-AX-DDR4
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13600KF
# CPU Frequency      : 5100.000 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 33475 MB
# Swap memory        : 68719 MB
# Total Virtual      : 102194 MB
# Available Virtual  : 95568 MB
#-----------------------------------------------------------
source rom_test.tcl -notrace
Command: link_design -top rom_test -part xczu2cg-sfvc784-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/udemy/vhdl_projects/rom_test/rom_test.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_m0'
INFO: [Project 1-454] Reading design checkpoint '/home/udemy/vhdl_projects/rom_test/rom_test.gen/sources_1/ip/rom_ip/rom_ip.dcp' for cell 'rom_ip_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2311.469 ; gain = 0.000 ; free physical = 16884 ; free virtual = 89851
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_m0 UUID: 9b8d8d67-0c62-5bf8-9df0-dc3561fac626 
Parsing XDC File [/home/udemy/vhdl_projects/rom_test/rom_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/U0'
Finished Parsing XDC File [/home/udemy/vhdl_projects/rom_test/rom_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/U0'
Parsing XDC File [/home/udemy/vhdl_projects/rom_test/rom_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/U0'
Finished Parsing XDC File [/home/udemy/vhdl_projects/rom_test/rom_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/U0'
Parsing XDC File [/home/udemy/vhdl_projects/rom_test/rom_test.srcs/constrs_1/new/rom.xdc]
Finished Parsing XDC File [/home/udemy/vhdl_projects/rom_test/rom_test.srcs/constrs_1/new/rom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.285 ; gain = 0.000 ; free physical = 16652 ; free virtual = 89619
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2659.285 ; gain = 1240.816 ; free physical = 16652 ; free virtual = 89619
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2797.832 ; gain = 138.547 ; free physical = 16594 ; free virtual = 89561

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d7ffc35e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3086.883 ; gain = 289.051 ; free physical = 16415 ; free virtual = 89382

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.500 ; gain = 0.000 ; free physical = 15972 ; free virtual = 88944
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:11]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/.Xil/Vivado-1271735-imad-B660M-DS3H-AX-DDR4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3442.500 ; gain = 0.000 ; free physical = 15982 ; free virtual = 88953
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1a2a727ac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953
Phase 1.1 Core Generation And Design Setup | Checksum: 1a2a727ac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1a2a727ac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953
Phase 1 Initialization | Checksum: 1a2a727ac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1a2a727ac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1a2a727ac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953
Phase 2 Timer Update And Timing Data Collection | Checksum: 1a2a727ac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 5 inverter(s) to 31 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_m0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 137001d9e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953
Retarget | Checksum: 137001d9e
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 150f8a04e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953
Constant propagation | Checksum: 150f8a04e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.500 ; gain = 0.000 ; free physical = 15982 ; free virtual = 88953
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.500 ; gain = 0.000 ; free physical = 15982 ; free virtual = 88953
Phase 5 Sweep | Checksum: 1b56f90b1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3442.500 ; gain = 24.781 ; free physical = 15982 ; free virtual = 88953
Sweep | Checksum: 1b56f90b1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 52 cells
INFO: [Opt 31-1021] In phase Sweep, 870 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1b56f90b1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3474.516 ; gain = 56.797 ; free physical = 15982 ; free virtual = 88953
BUFG optimization | Checksum: 1b56f90b1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b56f90b1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3474.516 ; gain = 56.797 ; free physical = 15982 ; free virtual = 88953
Shift Register Optimization | Checksum: 1b56f90b1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b56f90b1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3474.516 ; gain = 56.797 ; free physical = 15982 ; free virtual = 88953
Post Processing Netlist | Checksum: 1b56f90b1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: f927dfed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3474.516 ; gain = 56.797 ; free physical = 15982 ; free virtual = 88953

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3474.516 ; gain = 0.000 ; free physical = 15982 ; free virtual = 88953
Phase 9.2 Verifying Netlist Connectivity | Checksum: f927dfed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3474.516 ; gain = 56.797 ; free physical = 15982 ; free virtual = 88953
Phase 9 Finalization | Checksum: f927dfed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3474.516 ; gain = 56.797 ; free physical = 15982 ; free virtual = 88953
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              18  |                                             65  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              52  |                                            870  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f927dfed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3474.516 ; gain = 56.797 ; free physical = 15982 ; free virtual = 88953

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 14bb55843

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15885 ; free virtual = 88856
Ending Power Optimization Task | Checksum: 14bb55843

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3724.383 ; gain = 249.867 ; free physical = 15885 ; free virtual = 88856

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14bb55843

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15885 ; free virtual = 88856

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15885 ; free virtual = 88856
Ending Netlist Obfuscation Task | Checksum: 15f5c41af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15885 ; free virtual = 88856
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 3724.383 ; gain = 1065.098 ; free physical = 15885 ; free virtual = 88856
INFO: [Vivado 12-24828] Executing command : report_drc -file rom_test_drc_opted.rpt -pb rom_test_drc_opted.pb -rpx rom_test_drc_opted.rpx
Command: report_drc -file rom_test_drc_opted.rpt -pb rom_test_drc_opted.pb -rpx rom_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/rom_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15856 ; free virtual = 88827
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15856 ; free virtual = 88827
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15856 ; free virtual = 88827
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15852 ; free virtual = 88824
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15852 ; free virtual = 88824
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15852 ; free virtual = 88827
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15848 ; free virtual = 88826
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/rom_test_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15789 ; free virtual = 88768
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ee2194ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15789 ; free virtual = 88768
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.383 ; gain = 0.000 ; free physical = 15789 ; free virtual = 88768

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1622861f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4263.488 ; gain = 539.105 ; free physical = 15128 ; free virtual = 88108

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18d2f5d2b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4295.504 ; gain = 571.121 ; free physical = 15128 ; free virtual = 88108

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18d2f5d2b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4295.504 ; gain = 571.121 ; free physical = 15128 ; free virtual = 88108
Phase 1 Placer Initialization | Checksum: 18d2f5d2b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4295.504 ; gain = 571.121 ; free physical = 15128 ; free virtual = 88108

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b2950bc0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4295.504 ; gain = 571.121 ; free physical = 15137 ; free virtual = 88116

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1b2950bc0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4295.504 ; gain = 571.121 ; free physical = 15137 ; free virtual = 88116

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1b2950bc0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4445.488 ; gain = 721.105 ; free physical = 14959 ; free virtual = 87939

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 225c88ee5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4477.504 ; gain = 753.121 ; free physical = 14959 ; free virtual = 87939

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 225c88ee5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4477.504 ; gain = 753.121 ; free physical = 14959 ; free virtual = 87939
Phase 2.1.1 Partition Driven Placement | Checksum: 225c88ee5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4477.504 ; gain = 753.121 ; free physical = 14959 ; free virtual = 87939
Phase 2.1 Floorplanning | Checksum: 17047e6b9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4477.504 ; gain = 753.121 ; free physical = 14959 ; free virtual = 87939

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17047e6b9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4477.504 ; gain = 753.121 ; free physical = 14959 ; free virtual = 87939

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17047e6b9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4477.504 ; gain = 753.121 ; free physical = 14959 ; free virtual = 87939

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 16d8d6370

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15011 ; free virtual = 87991

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 16d8d6370

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15011 ; free virtual = 87991

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 100 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 47 nets or LUTs. Breaked 0 LUT, combined 47 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4512.512 ; gain = 0.000 ; free physical = 15013 ; free virtual = 87992

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             47  |                    47  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             47  |                    47  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 149fe3fd6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15012 ; free virtual = 87992
Phase 2.5 Global Place Phase2 | Checksum: fc2693af

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15011 ; free virtual = 87990
Phase 2 Global Placement | Checksum: fc2693af

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15011 ; free virtual = 87990

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c261c633

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15009 ; free virtual = 87988

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 147b85a6a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15008 ; free virtual = 87987

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 15381e207

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15015 ; free virtual = 87995

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 10e1c5b95

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15015 ; free virtual = 87994
Phase 3.3.2 Slice Area Swap | Checksum: 10e1c5b95

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15015 ; free virtual = 87994
Phase 3.3 Small Shape DP | Checksum: 103e8586b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15014 ; free virtual = 87994

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1fd805e66

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15014 ; free virtual = 87994

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 19776361d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15014 ; free virtual = 87994
Phase 3 Detail Placement | Checksum: 19776361d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15014 ; free virtual = 87994

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ae6ccb44

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=15.780 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c43d0e63

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4512.512 ; gain = 0.000 ; free physical = 15014 ; free virtual = 87993
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f793e786

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4512.512 ; gain = 0.000 ; free physical = 15014 ; free virtual = 87993
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ae6ccb44

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15014 ; free virtual = 87993

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.780. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ea4890f4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15014 ; free virtual = 87993

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15014 ; free virtual = 87993
Phase 4.1 Post Commit Optimization | Checksum: 1ea4890f4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 4512.512 ; gain = 788.129 ; free physical = 15014 ; free virtual = 87993
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14955 ; free virtual = 87935

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f9c188c5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 4525.488 ; gain = 801.105 ; free physical = 14956 ; free virtual = 87935

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f9c188c5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 4525.488 ; gain = 801.105 ; free physical = 14956 ; free virtual = 87935
Phase 4.3 Placer Reporting | Checksum: 1f9c188c5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 4525.488 ; gain = 801.105 ; free physical = 14956 ; free virtual = 87935

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14956 ; free virtual = 87935

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 4525.488 ; gain = 801.105 ; free physical = 14956 ; free virtual = 87935
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25199eb8f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 4525.488 ; gain = 801.105 ; free physical = 14956 ; free virtual = 87935
Ending Placer Task | Checksum: 1edaa9520

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 4525.488 ; gain = 801.105 ; free physical = 14956 ; free virtual = 87935
92 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 4525.488 ; gain = 801.105 ; free physical = 14956 ; free virtual = 87935
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file rom_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14940 ; free virtual = 87920
INFO: [Vivado 12-24828] Executing command : report_utilization -file rom_test_utilization_placed.rpt -pb rom_test_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file rom_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14917 ; free virtual = 87897
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14917 ; free virtual = 87897
Wrote PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14916 ; free virtual = 87898
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14916 ; free virtual = 87898
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14916 ; free virtual = 87899
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14916 ; free virtual = 87899
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14916 ; free virtual = 87901
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14916 ; free virtual = 87901
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/rom_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14896 ; free virtual = 87877
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 15.779 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14895 ; free virtual = 87877
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14895 ; free virtual = 87879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14895 ; free virtual = 87879
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14894 ; free virtual = 87879
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14894 ; free virtual = 87879
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14894 ; free virtual = 87882
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14894 ; free virtual = 87882
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/rom_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fcbe8202 ConstDB: 0 ShapeSum: 82c7336d RouteDB: 6e24dfb1
Nodegraph reading from file.  Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14888 ; free virtual = 87870
Post Restoration Checksum: NetGraph: f4ddf027 | NumContArr: acf344fc | Constraints: e6778233 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 34af1b1f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14890 ; free virtual = 87874

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 34af1b1f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14890 ; free virtual = 87874

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 34af1b1f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14890 ; free virtual = 87874

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 30d7609af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14890 ; free virtual = 87874

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2508a56e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14896 ; free virtual = 87880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.004 | TNS=0.000  | WHS=-0.140 | THS=-0.165 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00286071 %
  Global Horizontal Routing Utilization  = 0.000656685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2573
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2188
  Number of Partially Routed Nets     = 385
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2eec8812c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14896 ; free virtual = 87880

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2eec8812c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14896 ; free virtual = 87880

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a16b9342

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14896 ; free virtual = 87880
Phase 4 Initial Routing | Checksum: 14a4c810e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14896 ; free virtual = 87880

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 412
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.521 | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 337183956

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14900 ; free virtual = 87883

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 31275dec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14900 ; free virtual = 87883
Phase 5 Rip-up And Reroute | Checksum: 31275dec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14900 ; free virtual = 87883

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 340cdac48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14900 ; free virtual = 87883

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 340cdac48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14900 ; free virtual = 87883
Phase 6 Delay and Skew Optimization | Checksum: 340cdac48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14900 ; free virtual = 87883

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.521 | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 29f245d38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885
Phase 7 Post Hold Fix | Checksum: 29f245d38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.21793 %
  Global Horizontal Routing Utilization  = 0.310694 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 29f245d38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 29f245d38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29f245d38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 29f245d38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 29f245d38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.521 | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 29f245d38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885
Total Elapsed time in route_design: 2.82 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1363dd873

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1363dd873

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4525.488 ; gain = 0.000 ; free physical = 14902 ; free virtual = 87885

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file rom_test_drc_routed.rpt -pb rom_test_drc_routed.pb -rpx rom_test_drc_routed.rpx
Command: report_drc -file rom_test_drc_routed.rpt -pb rom_test_drc_routed.pb -rpx rom_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/rom_test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file rom_test_methodology_drc_routed.rpt -pb rom_test_methodology_drc_routed.pb -rpx rom_test_methodology_drc_routed.rpx
Command: report_methodology -file rom_test_methodology_drc_routed.rpt -pb rom_test_methodology_drc_routed.pb -rpx rom_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/rom_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file rom_test_timing_summary_routed.rpt -pb rom_test_timing_summary_routed.pb -rpx rom_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file rom_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file rom_test_route_status.rpt -pb rom_test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file rom_test_bus_skew_routed.rpt -pb rom_test_bus_skew_routed.pb -rpx rom_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file rom_test_power_routed.rpt -pb rom_test_power_summary_routed.pb -rpx rom_test_power_routed.rpx
Command: report_power -file rom_test_power_routed.rpt -pb rom_test_power_summary_routed.pb -rpx rom_test_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
134 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file rom_test_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4573.512 ; gain = 48.023 ; free physical = 14853 ; free virtual = 87840
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4573.512 ; gain = 0.000 ; free physical = 14853 ; free virtual = 87840
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4573.512 ; gain = 0.000 ; free physical = 14853 ; free virtual = 87842
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4573.512 ; gain = 0.000 ; free physical = 14853 ; free virtual = 87842
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4573.512 ; gain = 0.000 ; free physical = 14852 ; free virtual = 87843
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4573.512 ; gain = 0.000 ; free physical = 14852 ; free virtual = 87843
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4573.512 ; gain = 0.000 ; free physical = 14852 ; free virtual = 87846
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4573.512 ; gain = 0.000 ; free physical = 14852 ; free virtual = 87846
INFO: [Common 17-1381] The checkpoint '/home/udemy/vhdl_projects/rom_test/rom_test.runs/impl_1/rom_test_routed.dcp' has been generated.
Command: write_bitstream -force rom_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rom_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4573.512 ; gain = 0.000 ; free physical = 14882 ; free virtual = 87876
INFO: [Common 17-206] Exiting Vivado at Sat Jun  7 00:22:08 2025...
