database -open waves -into waves.shm -default
probe -create -shm :DUV:DATA_PATH:uins_ID :DUV:DATA_PATH:reset :DUV:DATA_PATH:MemWrite :DUV:DATA_PATH:instructionAddress :DUV:DATA_PATH:instruction_out :DUV:DATA_PATH:instruction_IF :DUV:DATA_PATH:dataAddress :DUV:DATA_PATH:data_o :DUV:DATA_PATH:data_i :DUV:DATA_PATH:clock :DUV:DATA_PATH:branchTarget :DUV:DATA_PATH:branch_decision :DUV:DATA_PATH:Data1_ID :DUV:DATA_PATH:Data2_ID :DUV:DATA_PATH:ALU:op1_s :DUV:DATA_PATH:ALU:op1_u :DUV:DATA_PATH:ALU:op2_s :DUV:DATA_PATH:ALU:op2_u :DUV:DATA_PATH:ALU:operand1 :DUV:DATA_PATH:ALU:operand2 :DUV:DATA_PATH:ALU:operation :DUV:DATA_PATH:ALU:pc :DUV:DATA_PATH:ALU:result :DUV:DATA_PATH:BranchDetection_unit:branch_decision :DUV:DATA_PATH:BranchDetection_unit:branch_prediction :DUV:DATA_PATH:BranchDetection_unit:bubble_branch_ID :DUV:DATA_PATH:BranchDetection_unit:Data1_ID :DUV:DATA_PATH:BranchDetection_unit:Data2_ID :DUV:DATA_PATH:BranchDetection_unit:instruction :DUV:DATA_PATH:IMM_DATA_EXTRACT:imm_data :DUV:DATA_PATH:IMM_DATA_EXTRACT:instruction :DUV:DATA_PATH:IMM_DATA_EXTRACT:instruction_f :DATA_MEMORY:clock :DATA_MEMORY:address :DATA_MEMORY:data_i :DATA_MEMORY:data_o :DATA_MEMORY:memoryArray :DATA_MEMORY:MemWrite :DUV:clock :DUV:data_i :DUV:data_o :DUV:dataAddress :DUV:instruction :DUV:instructionAddress :DUV:MemWrite :DUV:reset :DUV:CONTROL_PATH:clock :DUV:CONTROL_PATH:decodedFormat :DUV:CONTROL_PATH:decodedInstruction :DUV:CONTROL_PATH:funct3 :DUV:CONTROL_PATH:funct7 :DUV:CONTROL_PATH:instruction :DUV:CONTROL_PATH:opcode :DUV:CONTROL_PATH:reset :DUV:CONTROL_PATH:uins :DUV:DATA_PATH:uins_EX :DUV:DATA_PATH:uins_MEM :DUV:DATA_PATH:uins_WB :DUV:DATA_PATH:PROGRAM_COUNTER:ce :DUV:DATA_PATH:PROGRAM_COUNTER:clock :DUV:DATA_PATH:PROGRAM_COUNTER:d :DUV:DATA_PATH:PROGRAM_COUNTER:INIT_VALUE :DUV:DATA_PATH:PROGRAM_COUNTER:LENGTH :DUV:DATA_PATH:PROGRAM_COUNTER:q :DUV:DATA_PATH:PROGRAM_COUNTER:reset :DUV:DATA_PATH:Stage_ID:ce :DUV:DATA_PATH:Stage_ID:clock :DUV:DATA_PATH:Stage_ID:INIT :DUV:DATA_PATH:Stage_ID:instruction_in :DUV:DATA_PATH:Stage_ID:instruction_out :DUV:DATA_PATH:Stage_ID:pc_in :DUV:DATA_PATH:Stage_ID:pc_out :DUV:DATA_PATH:Stage_ID:reset :DUV:DATA_PATH:Stage_EX:clock :DUV:DATA_PATH:Stage_EX:imm_data_in :DUV:DATA_PATH:Stage_EX:imm_data_out :DUV:DATA_PATH:Stage_EX:INIT :DUV:DATA_PATH:Stage_EX:pc_in :DUV:DATA_PATH:Stage_EX:pc_out :DUV:DATA_PATH:Stage_EX:rd_in :DUV:DATA_PATH:Stage_EX:rd_out :DUV:DATA_PATH:Stage_EX:read_data_1_in :DUV:DATA_PATH:Stage_EX:read_data_1_out :DUV:DATA_PATH:Stage_EX:read_data_2_in :DUV:DATA_PATH:Stage_EX:read_data_2_out :DUV:DATA_PATH:Stage_EX:reset :DUV:DATA_PATH:Stage_EX:rs1_in :DUV:DATA_PATH:Stage_EX:rs1_out :DUV:DATA_PATH:Stage_EX:rs2_in :DUV:DATA_PATH:Stage_EX:rs2_out :DUV:DATA_PATH:Stage_EX:uins_in :DUV:DATA_PATH:Stage_EX:uins_out :DUV:DATA_PATH:Stage_MEM:alu_result_in :DUV:DATA_PATH:Stage_MEM:alu_result_out :DUV:DATA_PATH:Stage_MEM:clock :DUV:DATA_PATH:Stage_MEM:INIT :DUV:DATA_PATH:Stage_MEM:rd_in :DUV:DATA_PATH:Stage_MEM:rd_out :DUV:DATA_PATH:Stage_MEM:reset :DUV:DATA_PATH:Stage_MEM:uins_in :DUV:DATA_PATH:Stage_MEM:uins_out :DUV:DATA_PATH:Stage_MEM:write_data_in :DUV:DATA_PATH:Stage_MEM:write_data_out :DUV:DATA_PATH:Stage_WB:alu_result_in :DUV:DATA_PATH:Stage_WB:alu_result_out :DUV:DATA_PATH:Stage_WB:clock :DUV:DATA_PATH:Stage_WB:INIT :DUV:DATA_PATH:Stage_WB:rd_in :DUV:DATA_PATH:Stage_WB:rd_out :DUV:DATA_PATH:Stage_WB:read_data_in :DUV:DATA_PATH:Stage_WB:read_data_out :DUV:DATA_PATH:Stage_WB:reset :DUV:DATA_PATH:Stage_WB:uins_in :DUV:DATA_PATH:Stage_WB:uins_out :DUV:DATA_PATH:REGISTER_FILE:clock :DUV:DATA_PATH:REGISTER_FILE:readData1 :DUV:DATA_PATH:REGISTER_FILE:readData2 :DUV:DATA_PATH:REGISTER_FILE:readRegister1 :DUV:DATA_PATH:REGISTER_FILE:readRegister2 :DUV:DATA_PATH:REGISTER_FILE:reg :DUV:DATA_PATH:REGISTER_FILE:reset :DUV:DATA_PATH:REGISTER_FILE:write :DUV:DATA_PATH:REGISTER_FILE:writeData :DUV:DATA_PATH:REGISTER_FILE:writeEnable :DUV:DATA_PATH:REGISTER_FILE:writeRegister :DUV:DATA_PATH:Forwarding_unit:Forward1 :DUV:DATA_PATH:Forwarding_unit:Forward2 :DUV:DATA_PATH:Forwarding_unit:ForwardA :DUV:DATA_PATH:Forwarding_unit:ForwardB :DUV:DATA_PATH:Forwarding_unit:ForwardWb_A :DUV:DATA_PATH:Forwarding_unit:ForwardWb_B :DUV:DATA_PATH:Forwarding_unit:rd_stage_EX :DUV:DATA_PATH:Forwarding_unit:rd_stage_MEM :DUV:DATA_PATH:Forwarding_unit:rd_stage_WB :DUV:DATA_PATH:Forwarding_unit:RegWrite_stage_EX :DUV:DATA_PATH:Forwarding_unit:RegWrite_stage_MEM :DUV:DATA_PATH:Forwarding_unit:RegWrite_stage_WB :DUV:DATA_PATH:Forwarding_unit:rs1_stage_EX :DUV:DATA_PATH:Forwarding_unit:rs1_stage_ID :DUV:DATA_PATH:Forwarding_unit:rs2_stage_EX :DUV:DATA_PATH:Forwarding_unit:rs2_stage_ID :DUV:DATA_PATH:HazardDetection_unit:bubble_hazard_EX :DUV:DATA_PATH:HazardDetection_unit:ce :DUV:DATA_PATH:HazardDetection_unit:ce_pc :DUV:DATA_PATH:HazardDetection_unit:ce_stage_ID :DUV:DATA_PATH:HazardDetection_unit:MemToReg_EX :DUV:DATA_PATH:HazardDetection_unit:rs1_ID :DUV:DATA_PATH:HazardDetection_unit:rs2_ID :INSTRUCTION_MEMORY:clock :INSTRUCTION_MEMORY:address :INSTRUCTION_MEMORY:data_i :INSTRUCTION_MEMORY:data_o :INSTRUCTION_MEMORY:memoryArray :INSTRUCTION_MEMORY:MemWrite :DUV:DATA_PATH:decodedInstruction_IF
run 10ns
run 4000ns
exit
