Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/most recent fuck/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav
