{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681008558399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681008558404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 19:49:18 2023 " "Processing started: Sat Apr 08 19:49:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681008558404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008558404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008558404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1681008558646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681008558646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centerlight.sv 2 2 " "Found 2 design units, including 2 entities, in source file centerlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 centerlight " "Found entity 1: centerlight" {  } { { "centerlight.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/centerlight.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563701 ""} { "Info" "ISGN_ENTITY_NAME" "2 centerlight_testbench " "Found entity 2: centerlight_testbench" {  } { { "centerlight.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/centerlight.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normallight.sv 2 2 " "Found 2 design units, including 2 entities, in source file normallight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normallight " "Found entity 1: normallight" {  } { { "normallight.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/normallight.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563701 ""} { "Info" "ISGN_ENTITY_NAME" "2 normallight_testbench " "Found entity 2: normallight_testbench" {  } { { "normallight.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/normallight.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l DE1_SoC.sv(23) " "Verilog HDL Declaration information at DE1_SoC.sv(23): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/DE1_SoC.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681008563704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/DE1_SoC.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563704 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/DE1_SoC.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/clock_divider.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563704 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider_testbench " "Found entity 2: clock_divider_testbench" {  } { { "clock_divider.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/clock_divider.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block diagram " "Found entity 1: block diagram" {  } { { "block diagram.bdf" "" { Schematic "C:/Users/Aaron Hong/Downloads/ee469 lab1/block diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 2 2 " "Found 2 design units, including 2 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 userinput " "Found entity 1: userinput" {  } { { "userinput.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/userinput.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563707 ""} { "Info" "ISGN_ENTITY_NAME" "2 userinput_testbench " "Found entity 2: userinput_testbench" {  } { { "userinput.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/userinput.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meta.sv 2 2 " "Found 2 design units, including 2 entities, in source file meta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 meta " "Found entity 1: meta" {  } { { "meta.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/meta.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563707 ""} { "Info" "ISGN_ENTITY_NAME" "2 meta_testbench " "Found entity 2: meta_testbench" {  } { { "meta.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/meta.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/counter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563707 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/counter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/lfsr.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563707 ""} { "Info" "ISGN_ENTITY_NAME" "2 lfsr_testbench " "Found entity 2: lfsr_testbench" {  } { { "lfsr.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/lfsr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 2 2 " "Found 2 design units, including 2 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/comparator.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563710 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator_testbench " "Found entity 2: comparator_testbench" {  } { { "comparator.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/comparator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory.sv 2 2 " "Found 2 design units, including 2 entities, in source file victory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "victory.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/victory.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563710 ""} { "Info" "ISGN_ENTITY_NAME" "2 victory_testbench " "Found entity 2: victory_testbench" {  } { { "victory.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/victory.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(27) " "Verilog HDL warning at seg7.sv(27): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/seg7.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681008563710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/seg7.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563710 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/seg7.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/reg_file.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563713 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_testbench " "Found entity 2: reg_file_testbench" {  } { { "reg_file.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/reg_file.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563713 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_testbench " "Found entity 2: alu_testbench" {  } { { "alu.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder32.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder32 " "Found entity 1: fulladder32" {  } { { "fulladder32.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/fulladder32.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563713 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder4_testbench " "Found entity 2: fulladder4_testbench" {  } { { "fulladder32.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/fulladder32.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/fulladder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563716 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_testbench " "Found entity 2: fulladder_testbench" {  } { { "fulladder.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/fulladder.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681008563716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563716 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "b_mod alu.sv(8) " "Verilog HDL Module Declaration error at alu.sv(8): top module port \"b_mod\" is not found in the port list" {  } { { "alu.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv" 8 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1681008563718 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "b_mod alu.sv(22) " "Verilog HDL error at alu.sv(22): value cannot be assigned to input \"b_mod\"" {  } { { "alu.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv" 22 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681008563718 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "b_mod alu.sv(23) " "Verilog HDL error at alu.sv(23): value cannot be assigned to input \"b_mod\"" {  } { { "alu.sv" "" { Text "C:/Users/Aaron Hong/Downloads/ee469 lab1/alu.sv" 23 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681008563718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aaron Hong/Downloads/ee469 lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Aaron Hong/Downloads/ee469 lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563731 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681008563757 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 08 19:49:23 2023 " "Processing ended: Sat Apr 08 19:49:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681008563757 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681008563757 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681008563757 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008563757 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681008564363 ""}
