;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	JMP @62, #200
	CMP @121, 106
	ADD @-191, 126
	SPL <121, 106
	SUB #72, @200
	SPL <121, 106
	SPL <121, 106
	JMZ 12, #10
	SLT 12, @10
	SUB @-127, 100
	SUB @-127, 100
	MOV -101, <-39
	SLT 721, -10
	SLT 721, -10
	MOV -1, <-29
	SUB #72, @201
	MOV -6, <-20
	MOV -6, <-20
	SUB #12, @5
	SUB 12, @10
	SPL <121, 106
	MOV -7, <-20
	MOV -7, <-20
	CMP @121, 106
	JMP -1, @-29
	JMP -1, @-29
	CMP @-127, 100
	SUB @127, 106
	SUB @-127, 100
	CMP -207, <-120
	SUB -207, <-120
	CMP -207, <-120
	SUB -207, <-270
	SUB <-207, @-120
	SPL 0, #42
	SUB -207, <-120
	SUB @-127, 100
	SPL 0, #42
	SUB @121, 106
	SPL 0, #42
	SPL 0, #42
	SUB @-127, 100
	MOV -1, <-20
	SUB -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	JMP <-1, #-122
