

================================================================
== Vitis HLS Report for 'mp_mul_7_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:33:02 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_87 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln145_7_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145_7"   --->   Operation 16 'read' 'zext_ln145_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 17 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %a_offset"   --->   Operation 18 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 19 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 20 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 21 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 22 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 23 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 24 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_87" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_68_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_19 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 29 'load' 'j_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_19, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 30 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_19, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 31 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 32 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 33 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.57>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_19" [src/generic/fp_generic.c:145]   --->   Operation 34 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln145, i3 0" [src/generic/fp_generic.c:145]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i6 %shl_ln" [src/generic/fp_generic.c:145]   --->   Operation 36 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln145 = add i9 %zext_ln145, i9 %a_offset_read" [src/generic/fp_generic.c:145]   --->   Operation 37 'add' 'add_ln145' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln145, i32 3, i32 8" [src/generic/fp_generic.c:145]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln145_6 = zext i6 %lshr_ln" [src/generic/fp_generic.c:145]   --->   Operation 39 'zext' 'zext_ln145_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln145_6" [src/generic/fp_generic.c:145]   --->   Operation 40 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:145]   --->   Operation 41 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_19" [src/generic/fp_generic.c:145]   --->   Operation 42 'sub' 'sub_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln145_1 = add i4 %zext_ln145_7_read, i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 43 'add' 'add_ln145_1' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln145_8 = zext i4 %add_ln145_1" [src/generic/fp_generic.c:145]   --->   Operation 44 'zext' 'zext_ln145_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln145_8" [src/generic/fp_generic.c:145]   --->   Operation 45 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 46 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:145]   --->   Operation 47 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:145]   --->   Operation 48 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 49 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 50 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 51 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 52 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 53 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 54 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln105_71 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 55 'zext' 'zext_ln105_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 56 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_71, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_71, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 60 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 61 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_71, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 61 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 63 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_105 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 64 'trunc' 'trunc_ln106_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_71, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 65 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_106 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'trunc' 'trunc_ln106_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 67 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_107 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 68 'trunc' 'trunc_ln106_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 69 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 70 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 72 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_173" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_61 = zext i32 %trunc_ln106_105" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln123_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_61" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 76 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln123_62 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 77 'zext' 'zext_ln123_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_62, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 78 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 79 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 80 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_72 = zext i2 %tmp_174" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln106_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln106_73 = zext i32 %tmp_175" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 82 'zext' 'zext_ln106_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln106_74 = zext i32 %tmp_176" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 83 'zext' 'zext_ln106_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_107" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_72 = add i32 %trunc_ln106_107, i32 %tmp_175" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 85 'add' 'add_ln130_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_73" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 86 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130_61 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 87 'zext' 'zext_ln130_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln130_73 = add i33 %zext_ln106_74, i33 %zext_ln106_72" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 88 'add' 'add_ln130_73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_73" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 89 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln130_62 = zext i33 %add_ln130_73" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 90 'zext' 'zext_ln130_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_72" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 91 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (2.59ns)   --->   "%temp_34 = add i34 %zext_ln130_62, i34 %zext_ln130_61" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 92 'add' 'temp_34' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_34, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 93 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%v_87_load = load i64 %v_87" [src/generic/fp_generic.c:146]   --->   Operation 94 'load' 'v_87_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 95 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_177, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 96 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_178, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 97 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 98 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 99 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 100 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.52ns)   --->   "%v_123 = add i64 %or_ln, i64 %v_87_load" [src/generic/fp_generic.c:146]   --->   Operation 101 'add' 'v_123' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_123, i64 %shl_ln9" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 102 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_16 = xor i64 %shl_ln9, i64 %v_87_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 103 'xor' 'xor_ln105_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_16" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 104 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_17 = xor i64 %or_ln105, i64 %v_123" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 105 'xor' 'xor_ln105_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_17, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 106 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_72 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 107 'zext' 'zext_ln105_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 108 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 109 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln8, i64 %zext_ln105_72" [src/generic/fp_generic.c:147]   --->   Operation 110 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_123, i64 %v_87" [src/generic/fp_generic.c:140]   --->   Operation 111 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%u_68_out_load = load i64 %u_68_out" [src/generic/fp_generic.c:147]   --->   Operation 112 'load' 'u_68_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_68_out_load" [src/generic/fp_generic.c:147]   --->   Operation 113 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_68_out" [src/generic/fp_generic.c:140]   --->   Operation 114 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%v_87_load_2 = load i64 %v_87"   --->   Operation 134 'load' 'v_87_load_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_87_out, i64 %v_87_load_2"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 115 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 116 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 118 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_12)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 119 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_12)   --->   "%xor_ln147_10 = xor i64 %tempReg, i64 %u_68_out_load" [src/generic/fp_generic.c:147]   --->   Operation 120 'xor' 'xor_ln147_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_12)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_10" [src/generic/fp_generic.c:147]   --->   Operation 121 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 122 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_11 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 123 'xor' 'xor_ln147_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 124 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_11, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 125 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 126 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_12 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 127 'xor' 'xor_ln147_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_4 = or i64 %xor_ln147_12, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 128 'or' 'or_ln147_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_4, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 129 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 130 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 131 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 132 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 133 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_87_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_68_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_87                       (alloca                ) [ 01111111110]
j                          (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
zext_ln145_7_read          (read                  ) [ 01100000000]
i_read                     (read                  ) [ 00000000000]
a_offset_read              (read                  ) [ 01100000000]
indvars_iv31_read          (read                  ) [ 00000000000]
zext_ln143_read            (read                  ) [ 00000000000]
v_017_read                 (read                  ) [ 00000000000]
i_cast                     (zext                  ) [ 01100000000]
zext_ln143_cast            (zext                  ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j_19                       (load                  ) [ 01100000000]
icmp_ln144                 (icmp                  ) [ 01111111110]
add_ln144                  (add                   ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
trunc_ln145                (trunc                 ) [ 00000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000]
zext_ln145                 (zext                  ) [ 00000000000]
add_ln145                  (add                   ) [ 00000000000]
lshr_ln                    (partselect            ) [ 00000000000]
zext_ln145_6               (zext                  ) [ 00000000000]
PKB_addr                   (getelementptr         ) [ 01010000000]
sub_ln145                  (sub                   ) [ 00000000000]
add_ln145_1                (add                   ) [ 00000000000]
zext_ln145_8               (zext                  ) [ 00000000000]
b_addr                     (getelementptr         ) [ 01010000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01001000000]
b_load                     (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01001000000]
ah                         (partselect            ) [ 01001000000]
bh                         (partselect            ) [ 01001000000]
zext_ln105                 (zext                  ) [ 01000100000]
zext_ln110                 (zext                  ) [ 01000100000]
zext_ln105_71              (zext                  ) [ 01000100000]
zext_ln112                 (zext                  ) [ 01000100000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000011100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_105            (trunc                 ) [ 01000010000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_106            (trunc                 ) [ 01000010000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_107            (trunc                 ) [ 01000011000]
tmp_173                    (partselect            ) [ 01000010000]
tmp_175                    (partselect            ) [ 01000011000]
tmp_176                    (partselect            ) [ 01000011000]
tmp_177                    (partselect            ) [ 01000011100]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_61              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_62              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_174                    (partselect            ) [ 01000001000]
trunc_ln125                (trunc                 ) [ 01000001100]
zext_ln106_72              (zext                  ) [ 00000000000]
zext_ln106_73              (zext                  ) [ 00000000000]
zext_ln106_74              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130_72               (add                   ) [ 00000000000]
add_ln130                  (add                   ) [ 00000000000]
zext_ln130_61              (zext                  ) [ 00000000000]
add_ln130_73               (add                   ) [ 00000000000]
trunc_ln130                (trunc                 ) [ 00000000000]
zext_ln130_62              (zext                  ) [ 00000000000]
add_ln105                  (add                   ) [ 01000000100]
temp_34                    (add                   ) [ 00000000000]
tmp_178                    (partselect            ) [ 01000000100]
v_87_load                  (load                  ) [ 00000000000]
shl_ln9                    (bitconcatenate        ) [ 00000000000]
and_ln                     (bitconcatenate        ) [ 00000000000]
and_ln133_s                (bitconcatenate        ) [ 00000000000]
zext_ln133                 (zext                  ) [ 00000000000]
add_ln133                  (add                   ) [ 01000000011]
or_ln                      (bitconcatenate        ) [ 00000000000]
v_123                      (add                   ) [ 00000000000]
xor_ln105                  (xor                   ) [ 00000000000]
xor_ln105_16               (xor                   ) [ 00000000000]
or_ln105                   (or                    ) [ 00000000000]
xor_ln105_17               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_72              (zext                  ) [ 00000000000]
tmp_s                      (partselect            ) [ 00000000000]
or_ln8                     (bitconcatenate        ) [ 00000000000]
tempReg                    (add                   ) [ 01000000011]
store_ln140                (store                 ) [ 00000000000]
u_68_out_load              (load                  ) [ 01000000001]
v                          (add                   ) [ 01000000001]
store_ln140                (store                 ) [ 00000000000]
t_out_load                 (load                  ) [ 00000000000]
specpipeline_ln139         (specpipeline          ) [ 00000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 00000000000]
specloopname_ln144         (specloopname          ) [ 00000000000]
xor_ln147                  (xor                   ) [ 00000000000]
xor_ln147_10               (xor                   ) [ 00000000000]
or_ln147                   (or                    ) [ 00000000000]
bit_sel                    (bitselect             ) [ 00000000000]
xor_ln147_11               (xor                   ) [ 00000000000]
trunc_ln147                (trunc                 ) [ 00000000000]
xor_ln147_s                (bitconcatenate        ) [ 00000000000]
and_ln147                  (and                   ) [ 00000000000]
xor_ln147_12               (xor                   ) [ 00000000000]
or_ln147_4                 (or                    ) [ 00000000000]
tmp                        (bitselect             ) [ 00000000000]
zext_ln148                 (zext                  ) [ 00000000000]
u                          (add                   ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
v_87_load_2                (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="PKB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln145_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_87_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_87_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="u_68_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_68_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="t_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="v_87_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_87/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln145_7_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_7_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="a_offset_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvars_iv31_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln143_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="v_017_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="PKB_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="b_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln143_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln139_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln140_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln140_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln140_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_19_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_19/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln144_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln144_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln139_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln145_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="shl_ln_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln145_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln145_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="9" slack="1"/>
<pin id="255" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="lshr_ln_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="0" index="3" bw="5" slack="0"/>
<pin id="262" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln145_6_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_6/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln145_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="0" index="1" bw="4" slack="1"/>
<pin id="275" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln145_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln145_8_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_8/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="al_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="bl_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="ah_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="0" index="3" bw="7" slack="0"/>
<pin id="299" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="bh_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln105_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln110_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln105_71_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_71/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln112_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln106_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln106_105_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_105/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln106_106_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_106/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln106_107_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_107/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_173_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_173/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_175_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_175/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_176_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_176/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_177_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="0" index="2" bw="7" slack="0"/>
<pin id="384" dir="0" index="3" bw="7" slack="0"/>
<pin id="385" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_177/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln106_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln123_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln123_61_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_61/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln123_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln123_62_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="33" slack="0"/>
<pin id="407" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_62/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="temp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="33" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_174_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="34" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="0" index="3" bw="7" slack="0"/>
<pin id="420" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_174/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln125_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="34" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln106_72_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="1"/>
<pin id="431" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_72/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln106_73_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2"/>
<pin id="434" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_73/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln106_74_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2"/>
<pin id="437" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_74/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln130_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2"/>
<pin id="440" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln130_72_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2"/>
<pin id="443" dir="0" index="1" bw="32" slack="2"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_72/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln130_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln130_61_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="33" slack="0"/>
<pin id="453" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_61/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln130_73_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="2" slack="0"/>
<pin id="458" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_73/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln130_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="33" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln130_62_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="33" slack="0"/>
<pin id="467" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_62/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln105_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="temp_34_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="33" slack="0"/>
<pin id="477" dir="0" index="1" bw="33" slack="0"/>
<pin id="478" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_34/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_178_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="0" index="1" bw="34" slack="0"/>
<pin id="484" dir="0" index="2" bw="7" slack="0"/>
<pin id="485" dir="0" index="3" bw="7" slack="0"/>
<pin id="486" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_178/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="v_87_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="7"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_87_load/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="shl_ln9_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="2"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="3"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln133_s_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="34" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="1"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln133_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="34" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln133_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="34" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="2"/>
<pin id="528" dir="0" index="2" bw="32" slack="3"/>
<pin id="529" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="v_123_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_123/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="xor_ln105_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln105_16_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="0"/>
<pin id="546" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_16/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="or_ln105_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln105_17_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="0"/>
<pin id="557" dir="0" index="1" bw="64" slack="0"/>
<pin id="558" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_17/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="carry_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="0" index="2" bw="7" slack="0"/>
<pin id="565" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln105_72_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_72/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_s_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="64" slack="0"/>
<pin id="576" dir="0" index="2" bw="7" slack="0"/>
<pin id="577" dir="0" index="3" bw="7" slack="0"/>
<pin id="578" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln8_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="1"/>
<pin id="587" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln8/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tempReg_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln140_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="7"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="601" class="1004" name="u_68_out_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_68_out_load/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="v_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln140_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="0" index="1" bw="64" slack="0"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="t_out_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xor_ln147_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="1"/>
<pin id="622" dir="0" index="1" bw="64" slack="2"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln147_10_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="2"/>
<pin id="626" dir="0" index="1" bw="64" slack="1"/>
<pin id="627" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_10/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="or_ln147_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="0" index="1" bw="64" slack="0"/>
<pin id="631" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="bit_sel_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="2"/>
<pin id="637" dir="0" index="2" bw="7" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xor_ln147_11_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_11/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln147_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="2"/>
<pin id="649" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="xor_ln147_s_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="63" slack="0"/>
<pin id="654" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="and_ln147_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="0" index="1" bw="64" slack="2"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/10 "/>
</bind>
</comp>

<comp id="663" class="1004" name="xor_ln147_12_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="1"/>
<pin id="666" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_12/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln147_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="0" index="1" bw="64" slack="0"/>
<pin id="671" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_4/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="0" index="2" bw="7" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln148_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="u_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="4" slack="0"/>
<pin id="689" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="store_ln140_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="0" index="1" bw="4" slack="0"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="v_87_load_2_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="8"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_87_load_2/9 "/>
</bind>
</comp>

<comp id="702" class="1005" name="v_87_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_87 "/>
</bind>
</comp>

<comp id="710" class="1005" name="j_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="0"/>
<pin id="712" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="717" class="1005" name="zext_ln145_7_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="1"/>
<pin id="719" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_7_read "/>
</bind>
</comp>

<comp id="722" class="1005" name="a_offset_read_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="9" slack="1"/>
<pin id="724" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="727" class="1005" name="i_cast_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="1"/>
<pin id="729" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="732" class="1005" name="j_19_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="1"/>
<pin id="734" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_19 "/>
</bind>
</comp>

<comp id="738" class="1005" name="icmp_ln144_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="8"/>
<pin id="740" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="742" class="1005" name="PKB_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="1"/>
<pin id="744" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="b_addr_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="1"/>
<pin id="749" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="al_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="757" class="1005" name="bl_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="762" class="1005" name="ah_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="767" class="1005" name="bh_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="772" class="1005" name="zext_ln105_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="1"/>
<pin id="774" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="778" class="1005" name="zext_ln110_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="784" class="1005" name="zext_ln105_71_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_71 "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln112_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="1"/>
<pin id="792" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="796" class="1005" name="trunc_ln106_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="3"/>
<pin id="798" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="801" class="1005" name="trunc_ln106_105_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_105 "/>
</bind>
</comp>

<comp id="806" class="1005" name="trunc_ln106_106_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_106 "/>
</bind>
</comp>

<comp id="811" class="1005" name="trunc_ln106_107_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="2"/>
<pin id="813" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_107 "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_173_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_173 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_175_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="2"/>
<pin id="824" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_175 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_176_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="2"/>
<pin id="830" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_176 "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_177_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="3"/>
<pin id="835" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_177 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_174_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="1"/>
<pin id="840" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_174 "/>
</bind>
</comp>

<comp id="843" class="1005" name="trunc_ln125_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="2"/>
<pin id="845" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln105_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_178_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="2" slack="1"/>
<pin id="856" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_178 "/>
</bind>
</comp>

<comp id="859" class="1005" name="add_ln133_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="2"/>
<pin id="861" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="864" class="1005" name="tempReg_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="64" slack="1"/>
<pin id="866" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="873" class="1005" name="u_68_out_load_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="1"/>
<pin id="875" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_68_out_load "/>
</bind>
</comp>

<comp id="878" class="1005" name="v_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="1"/>
<pin id="880" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="92" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="190"><net_src comp="108" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="126" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="132" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="191" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="120" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="252" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="270"><net_src comp="257" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="289"><net_src comp="152" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="165" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="152" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="165" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="337"><net_src comp="171" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="175" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="179" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="183" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="171" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="179" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="175" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="183" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="54" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="390" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="56" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="409" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="449"><net_src comp="438" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="432" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="435" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="429" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="461" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="441" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="465" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="451" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="56" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="58" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="499"><net_src comp="60" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="48" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="62" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="48" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="518"><net_src comp="508" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="501" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="60" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="491" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="494" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="494" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="491" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="537" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="531" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="64" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="54" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="561" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="50" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="519" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="52" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="54" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="588"><net_src comp="60" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="573" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="569" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="531" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="18" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="18" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="20" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="632"><net_src comp="620" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="84" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="86" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="634" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="88" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="655"><net_src comp="90" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="641" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="647" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="628" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="658" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="64" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="54" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="616" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="20" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="698" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="705"><net_src comp="94" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="713"><net_src comp="98" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="720"><net_src comp="102" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="725"><net_src comp="114" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="730"><net_src comp="187" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="735"><net_src comp="217" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="741"><net_src comp="220" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="145" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="750"><net_src comp="158" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="755"><net_src comp="286" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="760"><net_src comp="290" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="765"><net_src comp="294" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="770"><net_src comp="304" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="775"><net_src comp="314" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="781"><net_src comp="319" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="787"><net_src comp="324" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="793"><net_src comp="329" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="799"><net_src comp="334" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="804"><net_src comp="338" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="809"><net_src comp="342" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="814"><net_src comp="346" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="820"><net_src comp="350" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="825"><net_src comp="360" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="831"><net_src comp="370" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="836"><net_src comp="380" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="841"><net_src comp="415" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="846"><net_src comp="425" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="852"><net_src comp="469" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="857"><net_src comp="481" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="862"><net_src comp="519" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="867"><net_src comp="590" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="871"><net_src comp="864" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="872"><net_src comp="864" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="876"><net_src comp="601" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="881"><net_src comp="605" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="663" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_87_out | {9 }
	Port: u_68_out | {1 9 }
	Port: t_out | {1 10 }
 - Input state : 
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : a_offset | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : PKB | {2 3 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : zext_ln145_7 | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : b | {2 3 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : u_68_out | {9 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_144_2 : t_out | {10 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_19 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		store_ln139 : 3
	State 2
		shl_ln : 1
		zext_ln145 : 2
		add_ln145 : 3
		lshr_ln : 4
		zext_ln145_6 : 5
		PKB_addr : 6
		PKB_load : 7
		add_ln145_1 : 1
		zext_ln145_8 : 2
		b_addr : 3
		b_load : 4
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_105 : 1
		trunc_ln106_106 : 1
		trunc_ln106_107 : 1
		tmp_173 : 1
		tmp_175 : 1
		tmp_176 : 1
		tmp_177 : 1
	State 6
		add_ln123 : 1
		zext_ln123_62 : 2
		temp : 3
		tmp_174 : 4
		trunc_ln125 : 4
	State 7
		add_ln130 : 1
		zext_ln130_61 : 2
		add_ln130_73 : 1
		trunc_ln130 : 2
		zext_ln130_62 : 2
		add_ln105 : 3
		temp_34 : 3
		tmp_178 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_123 : 1
		xor_ln105 : 2
		xor_ln105_16 : 1
		or_ln105 : 2
		xor_ln105_17 : 2
		carry : 2
		zext_ln105_72 : 3
		tmp_s : 3
		or_ln8 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 10
		xor_ln147_11 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_4 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_171          |    4    |   165   |    50   |
|    mul   |           grp_fu_175          |    4    |   165   |    50   |
|          |           grp_fu_179          |    4    |   165   |    50   |
|          |           grp_fu_183          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln144_fu_226       |    0    |    0    |    13   |
|          |        add_ln145_fu_252       |    0    |    0    |    14   |
|          |       add_ln145_1_fu_276      |    0    |    0    |    7    |
|          |        add_ln123_fu_399       |    0    |    0    |    39   |
|          |          temp_fu_409          |    0    |    0    |    40   |
|          |      add_ln130_72_fu_441      |    0    |    0    |    32   |
|          |        add_ln130_fu_445       |    0    |    0    |    39   |
|    add   |      add_ln130_73_fu_455      |    0    |    0    |    39   |
|          |        add_ln105_fu_469       |    0    |    0    |    32   |
|          |         temp_34_fu_475        |    0    |    0    |    40   |
|          |        add_ln133_fu_519       |    0    |    0    |    71   |
|          |          v_123_fu_531         |    0    |    0    |    71   |
|          |         tempReg_fu_590        |    0    |    0    |    71   |
|          |            v_fu_605           |    0    |    0    |    71   |
|          |            u_fu_686           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln105_fu_537       |    0    |    0    |    64   |
|          |      xor_ln105_16_fu_543      |    0    |    0    |    64   |
|          |      xor_ln105_17_fu_555      |    0    |    0    |    64   |
|    xor   |        xor_ln147_fu_620       |    0    |    0    |    64   |
|          |      xor_ln147_10_fu_624      |    0    |    0    |    64   |
|          |      xor_ln147_11_fu_641      |    0    |    0    |    2    |
|          |      xor_ln147_12_fu_663      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_549        |    0    |    0    |    64   |
|    or    |        or_ln147_fu_628        |    0    |    0    |    64   |
|          |       or_ln147_4_fu_668       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_658       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_220       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_272       |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|          | zext_ln145_7_read_read_fu_102 |    0    |    0    |    0    |
|          |       i_read_read_fu_108      |    0    |    0    |    0    |
|   read   |   a_offset_read_read_fu_114   |    0    |    0    |    0    |
|          | indvars_iv31_read_read_fu_120 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_126  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_132    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_138    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         i_cast_fu_187         |    0    |    0    |    0    |
|          |     zext_ln143_cast_fu_191    |    0    |    0    |    0    |
|          |       zext_ln145_fu_248       |    0    |    0    |    0    |
|          |      zext_ln145_6_fu_267      |    0    |    0    |    0    |
|          |      zext_ln145_8_fu_281      |    0    |    0    |    0    |
|          |       zext_ln105_fu_314       |    0    |    0    |    0    |
|          |       zext_ln110_fu_319       |    0    |    0    |    0    |
|          |      zext_ln105_71_fu_324     |    0    |    0    |    0    |
|          |       zext_ln112_fu_329       |    0    |    0    |    0    |
|          |       zext_ln106_fu_390       |    0    |    0    |    0    |
|   zext   |       zext_ln123_fu_393       |    0    |    0    |    0    |
|          |      zext_ln123_61_fu_396     |    0    |    0    |    0    |
|          |      zext_ln123_62_fu_405     |    0    |    0    |    0    |
|          |      zext_ln106_72_fu_429     |    0    |    0    |    0    |
|          |      zext_ln106_73_fu_432     |    0    |    0    |    0    |
|          |      zext_ln106_74_fu_435     |    0    |    0    |    0    |
|          |       zext_ln130_fu_438       |    0    |    0    |    0    |
|          |      zext_ln130_61_fu_451     |    0    |    0    |    0    |
|          |      zext_ln130_62_fu_465     |    0    |    0    |    0    |
|          |       zext_ln133_fu_515       |    0    |    0    |    0    |
|          |      zext_ln105_72_fu_569     |    0    |    0    |    0    |
|          |       zext_ln148_fu_682       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln145_fu_237      |    0    |    0    |    0    |
|          |           al_fu_286           |    0    |    0    |    0    |
|          |           bl_fu_290           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_334      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_105_fu_338    |    0    |    0    |    0    |
|          |     trunc_ln106_106_fu_342    |    0    |    0    |    0    |
|          |     trunc_ln106_107_fu_346    |    0    |    0    |    0    |
|          |       trunc_ln125_fu_425      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_461      |    0    |    0    |    0    |
|          |       trunc_ln147_fu_647      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_240         |    0    |    0    |    0    |
|          |         shl_ln9_fu_494        |    0    |    0    |    0    |
|          |         and_ln_fu_501         |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_s_fu_508      |    0    |    0    |    0    |
|          |          or_ln_fu_525         |    0    |    0    |    0    |
|          |         or_ln8_fu_583         |    0    |    0    |    0    |
|          |       xor_ln147_s_fu_650      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_257        |    0    |    0    |    0    |
|          |           ah_fu_294           |    0    |    0    |    0    |
|          |           bh_fu_304           |    0    |    0    |    0    |
|          |         tmp_173_fu_350        |    0    |    0    |    0    |
|partselect|         tmp_175_fu_360        |    0    |    0    |    0    |
|          |         tmp_176_fu_370        |    0    |    0    |    0    |
|          |         tmp_177_fu_380        |    0    |    0    |    0    |
|          |         tmp_174_fu_415        |    0    |    0    |    0    |
|          |         tmp_178_fu_481        |    0    |    0    |    0    |
|          |          tmp_s_fu_573         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_561         |    0    |    0    |    0    |
| bitselect|         bit_sel_fu_634        |    0    |    0    |    0    |
|          |           tmp_fu_674          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1454  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     PKB_addr_reg_742    |    6   |
|  a_offset_read_reg_722  |    9   |
|    add_ln105_reg_849    |   32   |
|    add_ln133_reg_859    |   64   |
|        ah_reg_762       |   32   |
|        al_reg_752       |   32   |
|      b_addr_reg_747     |    4   |
|        bh_reg_767       |   32   |
|        bl_reg_757       |   32   |
|      i_cast_reg_727     |    4   |
|    icmp_ln144_reg_738   |    1   |
|       j_19_reg_732      |    4   |
|        j_reg_710        |    4   |
|     tempReg_reg_864     |   64   |
|     tmp_173_reg_817     |   32   |
|     tmp_174_reg_838     |    2   |
|     tmp_175_reg_822     |   32   |
|     tmp_176_reg_828     |   32   |
|     tmp_177_reg_833     |   32   |
|     tmp_178_reg_854     |    2   |
| trunc_ln106_105_reg_801 |   32   |
| trunc_ln106_106_reg_806 |   32   |
| trunc_ln106_107_reg_811 |   32   |
|   trunc_ln106_reg_796   |   32   |
|   trunc_ln125_reg_843   |   32   |
|  u_68_out_load_reg_873  |   64   |
|       v_87_reg_702      |   64   |
|        v_reg_878        |   64   |
|  zext_ln105_71_reg_784  |   64   |
|    zext_ln105_reg_772   |   64   |
|    zext_ln110_reg_778   |   64   |
|    zext_ln112_reg_790   |   64   |
|zext_ln145_7_read_reg_717|    4   |
+-------------------------+--------+
|          Total          |  1064  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_152 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_165 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_171    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_171    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_175    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_175    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_179    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_179    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1454  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1064  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1724  |  1544  |
+-----------+--------+--------+--------+--------+
