// Seed: 64836976
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri  id_1
);
  assign id_3 = id_1 && id_1 + (-1);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_4 = 1;
endmodule
module module_2 (
    output uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    input wor id_9,
    output tri1 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output tri0 id_13,
    output wand id_14,
    input wire id_15,
    input tri0 id_16,
    input wor id_17
);
  wor id_19 = 1;
  module_0 modCall_1 (
      id_19,
      id_19
  );
endmodule
