/** \file dnx_data_pll.c
 * 
 * MODULE DEVICE DATA - PLL
 * 
 * Device Data
 * SW component that maintains per device data
 * For additional details about Device Data Component goto 'dnxc_data_mgmt.h'
 *        
 *     
 * 
 * AUTO-GENERATED BY AUTOCODER!
 * DO NOT EDIT THIS FILE!
 */
/* *INDENT-OFF* */
/*
 * $Copyright: (c) 2018 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 */
#ifdef BSL_LOG_MODULE
#error "BSL_LOG_MODULE redefined"
#endif
#define BSL_LOG_MODULE BSL_LS_BCMDNX_PLL
/**
 * \brief
 * Mark this file as device data internal file
 */
#define DNX_DATA_INTERNAL
/*
 * INCLUDE FILES:
 * {
 */
#include <soc/dnx/dnx_data/auto_generated/dnx_data_internal_pll.h>
/*
 * }
 */

/*
 * Extern per device attach function
 */
extern shr_error_e jer2_a0_data_pll_attach(
    int unit);
/*
 * SUBMODULE - GENERAL:
 * {
 */
/*
 * general init
 */
/**
 * \brief Set submodule data to default value per device type
 * 
 * \param [in] unit - Unit #
 * \param [out] submodule_data - pointer to submodule data
 * 
 * \return
 *     rv - see 'shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
dnx_data_pll_general_init(
    int unit,
    dnxc_data_submodule_t *submodule_data)
{
    SHR_FUNC_INIT_VARS(unit);

    submodule_data->name = "general";
    submodule_data->doc = "PLL general configurations.";
    /*
     * Features
     */
    submodule_data->nof_features = _dnx_data_pll_general_feature_nof;
    DNXC_DATA_ALLOC(submodule_data->features, dnxc_data_feature_t,  submodule_data->nof_features, "_dnxc_data pll general features");

    submodule_data->features[dnx_data_pll_general_ts_freq_lock].name = "ts_freq_lock";
    submodule_data->features[dnx_data_pll_general_ts_freq_lock].doc = "IEEE1588 DPLL mode";
    submodule_data->features[dnx_data_pll_general_ts_freq_lock].flags |= DNXC_DATA_F_FEATURE;

    submodule_data->features[dnx_data_pll_general_bs_enable].name = "bs_enable";
    submodule_data->features[dnx_data_pll_general_bs_enable].doc = "Broadsync clock enable";
    submodule_data->features[dnx_data_pll_general_bs_enable].flags |= DNXC_DATA_F_FEATURE;

    /*
     * Defines
     */
    submodule_data->nof_defines = _dnx_data_pll_general_define_nof;
    DNXC_DATA_ALLOC(submodule_data->defines, dnxc_data_define_t, submodule_data->nof_defines, "_dnxc_data pll general defines");

    submodule_data->defines[dnx_data_pll_general_define_pll1_ts_ch_0_mdiv].name = "pll1_ts_ch_0_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_pll1_ts_ch_0_mdiv].doc = "TymeSync PLL M-divider for channel 0.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll1_ts_ch_0_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll1_bs_ch_0_mdiv].name = "pll1_bs_ch_0_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_pll1_bs_ch_0_mdiv].doc = "BroadSync PLL M-divider for channel 0";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll1_bs_ch_0_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll1_ts_refclk_source_sel].name = "pll1_ts_refclk_source_sel";
    submodule_data->defines[dnx_data_pll_general_define_pll1_ts_refclk_source_sel].doc = "Reference clock select for TS PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll1_ts_refclk_source_sel].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll1_bs_refclk_source_sel].name = "pll1_bs_refclk_source_sel";
    submodule_data->defines[dnx_data_pll_general_define_pll1_bs_refclk_source_sel].doc = "Reference clock select for BS PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll1_bs_refclk_source_sel].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll1_ndiv_int].name = "pll1_ndiv_int";
    submodule_data->defines[dnx_data_pll_general_define_pll1_ndiv_int].doc = "N divider of PLL1";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll1_ndiv_int].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll1_ch_1_mdiv].name = "pll1_ch_1_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_pll1_ch_1_mdiv].doc = "M-divider for channel 1 of PLL1.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll1_ch_1_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll1_pdiv].name = "pll1_pdiv";
    submodule_data->defines[dnx_data_pll_general_define_pll1_pdiv].doc = "Pre divider of PLL1";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll1_pdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll1_output_cml_en].name = "pll1_output_cml_en";
    submodule_data->defines[dnx_data_pll_general_define_pll1_output_cml_en].doc = "Enable output output_cml of PLL1";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll1_output_cml_en].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll1_frefeff].name = "pll1_frefeff";
    submodule_data->defines[dnx_data_pll_general_define_pll1_frefeff].doc = "Effective reference frequency of PLL1";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll1_frefeff].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll3_vco_clock].name = "pll3_vco_clock";
    submodule_data->defines[dnx_data_pll_general_define_pll3_vco_clock].doc = "Frequency of the Voltage Control Oscilator of PLL3. Used to calculate Pdiv, Ndiv, Mdiv and the Effective Ferquency";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll3_vco_clock].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll3_kp].name = "pll3_kp";
    submodule_data->defines[dnx_data_pll_general_define_pll3_kp].doc = "KP parameter for PLL3 configuration.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll3_kp].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll3_ki].name = "pll3_ki";
    submodule_data->defines[dnx_data_pll_general_define_pll3_ki].doc = "Ki parameter for PLL3 configuration.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll3_ki].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll3_en_ctrl].name = "pll3_en_ctrl";
    submodule_data->defines[dnx_data_pll_general_define_pll3_en_ctrl].doc = "Enable control";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll3_en_ctrl].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll3_en_ctrl_byp].name = "pll3_en_ctrl_byp";
    submodule_data->defines[dnx_data_pll_general_define_pll3_en_ctrl_byp].doc = "Enable control for bypass mode";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll3_en_ctrl_byp].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll3_route_ctr_byp].name = "pll3_route_ctr_byp";
    submodule_data->defines[dnx_data_pll_general_define_pll3_route_ctr_byp].doc = "Value of route control field when using bypass.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll3_route_ctr_byp].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll3_ref_clock_125].name = "pll3_ref_clock_125";
    submodule_data->defines[dnx_data_pll_general_define_pll3_ref_clock_125].doc = "Value for 125MHz reference clock.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll3_ref_clock_125].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll3_ref_clock_156_25].name = "pll3_ref_clock_156_25";
    submodule_data->defines[dnx_data_pll_general_define_pll3_ref_clock_156_25].doc = "Value for 156MHz reference clock.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll3_ref_clock_156_25].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_pll3_ref_clock_312_5].name = "pll3_ref_clock_312_5";
    submodule_data->defines[dnx_data_pll_general_define_pll3_ref_clock_312_5].doc = "Value for 312MHz reference clock.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_pll3_ref_clock_312_5].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_1_mdiv].name = "nif_pll_ch_1_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_1_mdiv].doc = "M-divider for channel 1 of NIF PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_1_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_2_mdiv].name = "nif_pll_ch_2_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_2_mdiv].doc = "M-divider for channel 2 of NIF PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_2_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_3_mdiv].name = "nif_pll_ch_3_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_3_mdiv].doc = "M-divider for channel 3 of NIF PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_3_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_4_mdiv].name = "nif_pll_ch_4_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_4_mdiv].doc = "M-divider for channel 4 of NIF PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_4_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_5_mdiv].name = "nif_pll_ch_5_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_5_mdiv].doc = "M-divider for channel 5 of NIF PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_nif_pll_ch_5_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_1_mdiv].name = "fabric_pll_ch_1_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_1_mdiv].doc = "M-divider for channel 1 of FABRIC PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_1_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_2_mdiv].name = "fabric_pll_ch_2_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_2_mdiv].doc = "M-divider for channel 2 of FABRIC PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_2_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_3_mdiv].name = "fabric_pll_ch_3_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_3_mdiv].doc = "M-divider for channel 3 of FABRIC PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_3_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_4_mdiv].name = "fabric_pll_ch_4_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_4_mdiv].doc = "M-divider for channel 4 of FABRIC PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_4_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_5_mdiv].name = "fabric_pll_ch_5_mdiv";
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_5_mdiv].doc = "M-divider for channel 5 of FABRIC PLL.";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_fabric_pll_ch_5_mdiv].flags |= DNXC_DATA_F_DEFINE;

    submodule_data->defines[dnx_data_pll_general_define_ts_phase_initial_lo].name = "ts_phase_initial_lo";
    submodule_data->defines[dnx_data_pll_general_define_ts_phase_initial_lo].doc = "Initial phase values low 32";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_ts_phase_initial_lo].flags |= DNXC_DATA_F_NUMERIC;

    submodule_data->defines[dnx_data_pll_general_define_ts_phase_initial_hi].name = "ts_phase_initial_hi";
    submodule_data->defines[dnx_data_pll_general_define_ts_phase_initial_hi].doc = "Initial phase values high 32";
    /* Set data type flag */
    submodule_data->defines[dnx_data_pll_general_define_ts_phase_initial_hi].flags |= DNXC_DATA_F_NUMERIC;

    /*
     * Tables
     */
    submodule_data->nof_tables = _dnx_data_pll_general_table_nof;
    DNXC_DATA_ALLOC(submodule_data->tables, dnxc_data_table_t, submodule_data->nof_tables, "_dnxc_data pll general tables");

    /*
     * Table - nif_pll_cfg
     */
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].name = "nif_pll_cfg";
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].doc = "NIF PLL reference and output frequencies";
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].size_of_values = sizeof(dnx_data_pll_general_nif_pll_cfg_t);
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].entry_get = dnx_data_pll_general_nif_pll_cfg_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].nof_keys = 1;
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].keys[0].name = "pll_index";
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].keys[0].doc = "Index of NIF PLL (0 or 1)";

    /* Values */
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].nof_values = 2;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].values, dnxc_data_value_t, submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].nof_values, "_dnx_data_pll_general_table_nif_pll_cfg table values");
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].values[0].name = "in_freq";
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].values[0].type = "int";
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].values[0].doc = "Reference clock frequency for the NIF SerDeses.";
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].values[0].offset = UTILEX_OFFSETOF(dnx_data_pll_general_nif_pll_cfg_t, in_freq);
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].values[1].name = "out_freq";
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].values[1].type = "int";
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].values[1].doc = "Output clock frequency for the NIF SerDeses.";
    submodule_data->tables[dnx_data_pll_general_table_nif_pll_cfg].values[1].offset = UTILEX_OFFSETOF(dnx_data_pll_general_nif_pll_cfg_t, out_freq);

    /*
     * Table - fabric_pll_cfg
     */
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].name = "fabric_pll_cfg";
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].doc = "Fabric PLL reference and output frequencies";
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].flags |= DNXC_DATA_F_TABLE;
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].size_of_values = sizeof(dnx_data_pll_general_fabric_pll_cfg_t);
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].entry_get = dnx_data_pll_general_fabric_pll_cfg_entry_str_get;

    /* Keys */
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].nof_keys = 1;
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].keys[0].name = "pll_index";
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].keys[0].doc = "Index of Fabric PLL (0 or 1)";

    /* Values */
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].nof_values = 2;
    DNXC_DATA_ALLOC(submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].values, dnxc_data_value_t, submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].nof_values, "_dnx_data_pll_general_table_fabric_pll_cfg table values");
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].values[0].name = "in_freq";
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].values[0].type = "int";
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].values[0].doc = "Reference clock frequency for the Fabric SerDeses.";
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].values[0].offset = UTILEX_OFFSETOF(dnx_data_pll_general_fabric_pll_cfg_t, in_freq);
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].values[1].name = "out_freq";
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].values[1].type = "int";
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].values[1].doc = "Output clock frequency for the Fabric SerDeses.";
    submodule_data->tables[dnx_data_pll_general_table_fabric_pll_cfg].values[1].offset = UTILEX_OFFSETOF(dnx_data_pll_general_fabric_pll_cfg_t, out_freq);


exit:
    SHR_FUNC_EXIT;
}

/*
 * general features
 */
int
dnx_data_pll_general_feature_get(
    int unit,
    dnx_data_pll_general_feature_e feature)
{
    return dnxc_data_mgmt_feature_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, feature);
}

/*
 * general defines
 */
uint32
dnx_data_pll_general_pll1_ts_ch_0_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll1_ts_ch_0_mdiv);
}

uint32
dnx_data_pll_general_pll1_bs_ch_0_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll1_bs_ch_0_mdiv);
}

uint32
dnx_data_pll_general_pll1_ts_refclk_source_sel_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll1_ts_refclk_source_sel);
}

uint32
dnx_data_pll_general_pll1_bs_refclk_source_sel_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll1_bs_refclk_source_sel);
}

uint32
dnx_data_pll_general_pll1_ndiv_int_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll1_ndiv_int);
}

uint32
dnx_data_pll_general_pll1_ch_1_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll1_ch_1_mdiv);
}

uint32
dnx_data_pll_general_pll1_pdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll1_pdiv);
}

uint32
dnx_data_pll_general_pll1_output_cml_en_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll1_output_cml_en);
}

uint32
dnx_data_pll_general_pll1_frefeff_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll1_frefeff);
}

uint32
dnx_data_pll_general_pll3_vco_clock_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll3_vco_clock);
}

uint32
dnx_data_pll_general_pll3_kp_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll3_kp);
}

uint32
dnx_data_pll_general_pll3_ki_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll3_ki);
}

uint32
dnx_data_pll_general_pll3_en_ctrl_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll3_en_ctrl);
}

uint32
dnx_data_pll_general_pll3_en_ctrl_byp_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll3_en_ctrl_byp);
}

uint32
dnx_data_pll_general_pll3_route_ctr_byp_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll3_route_ctr_byp);
}

uint32
dnx_data_pll_general_pll3_ref_clock_125_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll3_ref_clock_125);
}

uint32
dnx_data_pll_general_pll3_ref_clock_156_25_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll3_ref_clock_156_25);
}

uint32
dnx_data_pll_general_pll3_ref_clock_312_5_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_pll3_ref_clock_312_5);
}

uint32
dnx_data_pll_general_nif_pll_ch_1_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_nif_pll_ch_1_mdiv);
}

uint32
dnx_data_pll_general_nif_pll_ch_2_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_nif_pll_ch_2_mdiv);
}

uint32
dnx_data_pll_general_nif_pll_ch_3_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_nif_pll_ch_3_mdiv);
}

uint32
dnx_data_pll_general_nif_pll_ch_4_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_nif_pll_ch_4_mdiv);
}

uint32
dnx_data_pll_general_nif_pll_ch_5_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_nif_pll_ch_5_mdiv);
}

uint32
dnx_data_pll_general_fabric_pll_ch_1_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_fabric_pll_ch_1_mdiv);
}

uint32
dnx_data_pll_general_fabric_pll_ch_2_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_fabric_pll_ch_2_mdiv);
}

uint32
dnx_data_pll_general_fabric_pll_ch_3_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_fabric_pll_ch_3_mdiv);
}

uint32
dnx_data_pll_general_fabric_pll_ch_4_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_fabric_pll_ch_4_mdiv);
}

uint32
dnx_data_pll_general_fabric_pll_ch_5_mdiv_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_fabric_pll_ch_5_mdiv);
}

uint32
dnx_data_pll_general_ts_phase_initial_lo_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_ts_phase_initial_lo);
}

uint32
dnx_data_pll_general_ts_phase_initial_hi_get(
    int unit)
{
    return dnxc_data_mgmt_define_data_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_define_ts_phase_initial_hi);
}

/*
 * general tables
 */
/* Table Get */
const dnx_data_pll_general_nif_pll_cfg_t *
dnx_data_pll_general_nif_pll_cfg_get(
    int unit,
    int pll_index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_table_nif_pll_cfg);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, pll_index, 0);
    return (const dnx_data_pll_general_nif_pll_cfg_t *) data;

}

const dnx_data_pll_general_fabric_pll_cfg_t *
dnx_data_pll_general_fabric_pll_cfg_get(
    int unit,
    int pll_index)
{
    char *data;
    dnxc_data_table_t *table;

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_table_fabric_pll_cfg);
    /* Get data */
    data = dnxc_data_mgmt_table_data_get(unit, table, pll_index, 0);
    return (const dnx_data_pll_general_fabric_pll_cfg_t *) data;

}

/* Get value as str */
shr_error_e
dnx_data_pll_general_nif_pll_cfg_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_pll_general_nif_pll_cfg_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_table_nif_pll_cfg);
    data = (const dnx_data_pll_general_nif_pll_cfg_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->in_freq);
            break;
        case 1:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->out_freq);
            break;
    }

    SHR_FUNC_EXIT;
}

shr_error_e
dnx_data_pll_general_fabric_pll_cfg_entry_str_get(
    int unit,
    char *buffer,
    int key0,
    int key1,
    int value_index)
{
    dnxc_data_table_t *table;
    const dnx_data_pll_general_fabric_pll_cfg_t *data;
    SHR_FUNC_INIT_VARS(unit);

    /* Get table */
    table = dnxc_data_mgmt_table_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_table_fabric_pll_cfg);
    data = (const dnx_data_pll_general_fabric_pll_cfg_t *) dnxc_data_mgmt_table_data_diag_get(unit, table, key0, 0);
    switch (value_index)
    {
        case 0:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->in_freq);
            break;
        case 1:
            sal_snprintf(buffer, DNXC_DATA_MGMT_MAX_TABLE_VALUE_LENGTH, "%d", data->out_freq);
            break;
    }

    SHR_FUNC_EXIT;
}

/* Table Info Get */
const dnxc_data_table_info_t *
dnx_data_pll_general_nif_pll_cfg_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_table_nif_pll_cfg);

}

const dnxc_data_table_info_t *
dnx_data_pll_general_fabric_pll_cfg_info_get(
    int unit)
{

    /* Return table info */
    return dnxc_data_mgmt_table_info_get(unit, dnx_data_module_pll, dnx_data_pll_submodule_general, dnx_data_pll_general_table_fabric_pll_cfg);

}

/*
 * }
 */

shr_error_e
dnx_data_pll_init(
    int unit,
    dnxc_data_module_t *module_data)
{
    SHR_FUNC_INIT_VARS(unit);

    /* Data Struct Init */
    module_data->name = "pll";
    module_data->nof_submodules = _dnx_data_pll_submodule_nof;
    DNXC_DATA_ALLOC(module_data->submodules, dnxc_data_submodule_t, module_data->nof_submodules, "_dnxc_data pll submodules");

    /*
     * Init Submodule data
     */
    SHR_IF_ERR_EXIT(dnx_data_pll_general_init(unit, &module_data->submodules[dnx_data_pll_submodule_general]));
    /*
     * Attach device module
     */
    if (dnxc_data_mgmt_is_jer2_a0(unit))
    {
        SHR_IF_ERR_EXIT(jer2_a0_data_pll_attach(unit));
    }
    else
    if (dnxc_data_mgmt_is_jer2_b0(unit))
    {
        SHR_IF_ERR_EXIT(jer2_a0_data_pll_attach(unit));
    }

exit:
    SHR_FUNC_EXIT;
}
/* *INDENT-ON* */
