{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 02:20:08 2013 " "Info: Processing started: Sat Oct 12 02:20:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../TRex-Multiplex-7Seg/Test1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../TRex-Multiplex-7Seg/Test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test1 " "Info: Found entity 1: Test1" {  } { { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test1 " "Info: Elaborating entity \"Test1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "MultiPlexed7Seg.bdf 1 1 " "Warning: Using design file MultiPlexed7Seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MultiPlexed7Seg " "Info: Found entity 1: MultiPlexed7Seg" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiPlexed7Seg MultiPlexed7Seg:inst " "Info: Elaborating entity \"MultiPlexed7Seg\" for hierarchy \"MultiPlexed7Seg:inst\"" {  } { { "../TRex-Multiplex-7Seg/Test1.bdf" "inst" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 168 576 736 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst31 " "Warning: Block or symbol \"NOT\" of instance \"inst31\" overlaps another block or symbol" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 360 1264 1312 392 "inst31" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst32 " "Warning: Block or symbol \"NOT\" of instance \"inst32\" overlaps another block or symbol" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 392 1280 1328 424 "inst32" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 MultiPlexed7Seg:inst\|lpm_mux0:inst30 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_mux0:inst30\"" {  } { { "MultiPlexed7Seg.bdf" "inst30" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { -80 1232 1368 32 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MultiPlexed7Seg:inst\|lpm_mux0:inst30\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_mux0:inst30\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux0.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MultiPlexed7Seg:inst\|lpm_mux0:inst30\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_mux0:inst30\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux0.vhd" 105 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MultiPlexed7Seg:inst\|lpm_mux0:inst30\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"MultiPlexed7Seg:inst\|lpm_mux0:inst30\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux0.vhd" 105 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ord.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ord.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ord " "Info: Found entity 1: mux_ord" {  } { { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/mux_ord.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ord MultiPlexed7Seg:inst\|lpm_mux0:inst30\|LPM_MUX:lpm_mux_component\|mux_ord:auto_generated " "Info: Elaborating entity \"mux_ord\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_mux0:inst30\|LPM_MUX:lpm_mux_component\|mux_ord:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.vhd 2 1 " "Warning: Using design file lpm_mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Info: Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 MultiPlexed7Seg:inst\|lpm_mux2:inst9 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_mux2:inst9\"" {  } { { "MultiPlexed7Seg.bdf" "inst9" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 40 1024 1160 120 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MultiPlexed7Seg:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "lpm_mux_component" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux2.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MultiPlexed7Seg:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux2.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MultiPlexed7Seg:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"MultiPlexed7Seg:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_mux2.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lrd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrd " "Info: Found entity 1: mux_lrd" {  } { { "db/mux_lrd.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/mux_lrd.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lrd MultiPlexed7Seg:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\|mux_lrd:auto_generated " "Info: Elaborating entity \"mux_lrd\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\|mux_lrd:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "7_Segment_Decoder_TREX.bdf 1 1 " "Warning: Using design file 7_Segment_Decoder_TREX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7_Segment_Decoder_TREX " "Info: Found entity 1: 7_Segment_Decoder_TREX" {  } { { "7_Segment_Decoder_TREX.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/7_Segment_Decoder_TREX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7_Segment_Decoder_TREX MultiPlexed7Seg:inst\|7_Segment_Decoder_TREX:inst43 " "Info: Elaborating entity \"7_Segment_Decoder_TREX\" for hierarchy \"MultiPlexed7Seg:inst\|7_Segment_Decoder_TREX:inst43\"" {  } { { "MultiPlexed7Seg.bdf" "inst43" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 24 160 256 160 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Warning: Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "7_Segment_Decoder_TREX.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/7_Segment_Decoder_TREX.bdf" { { 376 -32 16 408 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst39 " "Warning: Block or symbol \"NOT\" of instance \"inst39\" overlaps another block or symbol" {  } { { "7_Segment_Decoder_TREX.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/7_Segment_Decoder_TREX.bdf" { { 432 -96 -48 464 "inst39" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst40 " "Warning: Block or symbol \"NOT\" of instance \"inst40\" overlaps another block or symbol" {  } { { "7_Segment_Decoder_TREX.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/7_Segment_Decoder_TREX.bdf" { { 440 -24 24 472 "inst40" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 MultiPlexed7Seg:inst\|lpm_counter0:inst2 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_counter0:inst2\"" {  } { { "MultiPlexed7Seg.bdf" "inst2" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 352 824 968 416 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4dh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4dh " "Info: Found entity 1: cntr_4dh" {  } { { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_4dh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4dh MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated " "Info: Elaborating entity \"cntr_4dh\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.vhd 2 1 " "Warning: Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 MultiPlexed7Seg:inst\|lpm_add_sub0:inst17 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\"" {  } { { "MultiPlexed7Seg.bdf" "inst17" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 288 528 688 400 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "lpm_add_sub_component" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Info: Parameter \"lpm_width\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "lpm_add_sub0.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_add_sub0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.vhd 2 1 " "Warning: Using design file lpm_counter1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter1.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 MultiPlexed7Seg:inst\|lpm_counter1:inst16 " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\"" {  } { { "MultiPlexed7Seg.bdf" "inst16" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 272 368 512 352 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "lpm_counter_component" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter1.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter1.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 100000 " "Info: Parameter \"lpm_modulus\" = \"100000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Info: Parameter \"lpm_width\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.vhd" "" { Text "C:/Github/Quartus_Projects/TRex-Test/lpm_counter1.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_90j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_90j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_90j " "Info: Found entity 1: cntr_90j" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_90j MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated " "Info: Elaborating entity \"cntr_90j\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a6c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_a6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a6c " "Info: Found entity 1: cmpr_a6c" {  } { { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a6c MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1 " "Info: Elaborating entity \"cmpr_a6c\" for hierarchy \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\"" {  } { { "db/cntr_90j.tdf" "cmpr1" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16dmux MultiPlexed7Seg:inst\|16dmux:inst15 " "Info: Elaborating entity \"16dmux\" for hierarchy \"MultiPlexed7Seg:inst\|16dmux:inst15\"" {  } { { "MultiPlexed7Seg.bdf" "inst15" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 160 1152 1256 448 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MultiPlexed7Seg:inst\|16dmux:inst15 " "Info: Elaborated megafunction instantiation \"MultiPlexed7Seg:inst\|16dmux:inst15\"" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 160 1152 1256 448 "inst15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED4 VCC " "Warning (13410): Pin \"LED4\" is stuck at VCC" {  } { { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 256 760 936 272 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED5 VCC " "Warning (13410): Pin \"LED5\" is stuck at VCC" {  } { { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 272 760 936 288 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Info: Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Info: Implemented 50 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 02:20:10 2013 " "Info: Processing ended: Sat Oct 12 02:20:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 02:20:12 2013 " "Info: Processing started: Sat Oct 12 02:20:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test1 -c Test1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Test1 -c Test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test1 EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"Test1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 17 " "Warning: No exact pin location assignment(s) for 4 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2 " "Info: Pin s2 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { s2 } } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 288 384 552 304 "s2" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0 " "Info: Pin s0 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { s0 } } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 256 384 552 272 "s0" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1 " "Info: Pin s1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { s1 } } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 272 384 552 288 "s1" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3 " "Info: Pin s3 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { s3 } } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 304 384 552 320 "s3" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 28 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 28" {  } { { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 320 368 536 336 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "MultiPlexed7Seg:inst\|inst38 Global clock " "Info: Automatically promoted signal \"MultiPlexed7Seg:inst\|inst38\" to use Global clock" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 360 744 808 440 "inst38" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 4 0 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 36 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.679 ns register register " "Info: Estimated most critical path is register to register delay of 6.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 1 REG LAB_X6_Y5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y5; Fanout = 6; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.114 ns) 1.411 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2 2 COMB LAB_X6_Y6 1 " "Info: 2: + IC(1.297 ns) + CELL(0.114 ns) = 1.411 ns; Loc. = LAB_X6_Y6; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.292 ns) 2.746 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3 3 COMB LAB_X5_Y5 1 " "Info: 3: + IC(1.043 ns) + CELL(0.292 ns) = 2.746 ns; Loc. = LAB_X5_Y5; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.590 ns) 3.638 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\] 4 COMB LAB_X6_Y5 1 " "Info: 4: + IC(0.302 ns) + CELL(0.590 ns) = 3.638 ns; Loc. = LAB_X6_Y5; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.442 ns) 4.344 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger 5 COMB LAB_X6_Y5 17 " "Info: 5: + IC(0.264 ns) + CELL(0.442 ns) = 4.344 ns; Loc. = LAB_X6_Y5; Fanout = 17; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(1.225 ns) 6.679 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 6 REG LAB_X6_Y6 5 " "Info: 6: + IC(1.110 ns) + CELL(1.225 ns) = 6.679 ns; Loc. = LAB_X6_Y6; Fanout = 5; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.663 ns ( 39.87 % ) " "Info: Total cell delay = 2.663 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.016 ns ( 60.13 % ) " "Info: Total interconnect delay = 4.016 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y11 X23_Y21 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED4 VCC " "Info: Pin LED4 has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LED4 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED4" } } } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 256 760 936 272 "LED4" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED5 VCC " "Info: Pin LED5 has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LED5 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED5" } } } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 272 760 936 288 "LED5" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 02:20:13 2013 " "Info: Processing ended: Sat Oct 12 02:20:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 02:20:14 2013 " "Info: Processing started: Sat Oct 12 02:20:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Test1 -c Test1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Test1 -c Test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 02:20:15 2013 " "Info: Processing ended: Sat Oct 12 02:20:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 02:20:16 2013 " "Info: Processing started: Sat Oct 12 02:20:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Test1 -c Test1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Test1 -c Test1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 320 368 536 336 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MultiPlexed7Seg:inst\|inst38 " "Info: Detected ripple clock \"MultiPlexed7Seg:inst\|inst38\" as buffer" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 360 744 808 440 "inst38" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MultiPlexed7Seg:inst\|inst38" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] register MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 136.24 MHz 7.34 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 136.24 MHz between source register \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]\" and destination register \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]\" (period= 7.34 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.079 ns + Longest register register " "Info: + Longest register to register delay is 7.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 1 REG LC_X6_Y5_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N0; Fanout = 6; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.114 ns) 1.380 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2 2 COMB LC_X6_Y6_N0 1 " "Info: 2: + IC(1.266 ns) + CELL(0.114 ns) = 1.380 ns; Loc. = LC_X6_Y6_N0; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.114 ns) 2.694 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3 3 COMB LC_X5_Y5_N9 1 " "Info: 3: + IC(1.200 ns) + CELL(0.114 ns) = 2.694 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.114 ns) 3.501 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\] 4 COMB LC_X6_Y5_N9 1 " "Info: 4: + IC(0.693 ns) + CELL(0.114 ns) = 3.501 ns; Loc. = LC_X6_Y5_N9; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 4.526 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger 5 COMB LC_X6_Y5_N8 17 " "Info: 5: + IC(0.435 ns) + CELL(0.590 ns) = 4.526 ns; Loc. = LC_X6_Y5_N8; Fanout = 17; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(1.225 ns) 7.079 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 6 REG LC_X6_Y6_N6 5 " "Info: 6: + IC(1.328 ns) + CELL(1.225 ns) = 7.079 ns; Loc. = LC_X6_Y6_N6; Fanout = 5; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.157 ns ( 30.47 % ) " "Info: Total cell delay = 2.157 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.922 ns ( 69.53 % ) " "Info: Total interconnect delay = 4.922 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.266ns 1.200ns 0.693ns 0.435ns 1.328ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 320 368 536 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 2 REG LC_X6_Y6_N6 5 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X6_Y6_N6; Fanout = 5; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.902 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 320 368 536 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 2 REG LC_X6_Y5_N0 6 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X6_Y5_N0; Fanout = 6; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.266ns 1.200ns 0.693ns 0.435ns 1.328ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED1 MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 16.502 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED1\" through register \"MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]\" is 16.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.648 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 320 368 536 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns MultiPlexed7Seg:inst\|inst38 2 REG LC_X5_Y5_N6 2 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y5_N6; Fanout = 2; REG Node = 'MultiPlexed7Seg:inst\|inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { CLK MultiPlexed7Seg:inst|inst38 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 360 744 808 440 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.811 ns) + CELL(0.711 ns) 8.648 ns MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 3 REG LC_X11_Y18_N1 12 " "Info: 3: + IC(4.811 ns) + CELL(0.711 ns) = 8.648 ns; Loc. = LC_X11_Y18_N1; Fanout = 12; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { MultiPlexed7Seg:inst|inst38 MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.02 % ) " "Info: Total cell delay = 3.115 ns ( 36.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.533 ns ( 63.98 % ) " "Info: Total interconnect delay = 5.533 ns ( 63.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { CLK MultiPlexed7Seg:inst|inst38 MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.648 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|inst38 {} MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.722ns 4.811ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.630 ns + Longest register pin " "Info: + Longest register to pin delay is 7.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 1 REG LC_X11_Y18_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y18_N1; Fanout = 12; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.590 ns) 1.260 ns MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~18 2 COMB LC_X11_Y18_N5 2 " "Info: 2: + IC(0.670 ns) + CELL(0.590 ns) = 1.260 ns; Loc. = LC_X11_Y18_N5; Fanout = 2; COMB Node = 'MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.442 ns) 2.112 ns MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~19 3 COMB LC_X11_Y18_N6 3 " "Info: 3: + IC(0.410 ns) + CELL(0.442 ns) = 2.112 ns; Loc. = LC_X11_Y18_N6; Fanout = 3; COMB Node = 'MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.410 ns) + CELL(2.108 ns) 7.630 ns LED1 4 PIN PIN_197 0 " "Info: 4: + IC(3.410 ns) + CELL(2.108 ns) = 7.630 ns; Loc. = PIN_197; Fanout = 0; PIN Node = 'LED1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 208 760 936 224 "LED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.140 ns ( 41.15 % ) " "Info: Total cell delay = 3.140 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 58.85 % ) " "Info: Total interconnect delay = 4.490 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.630 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.630 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 {} LED1 {} } { 0.000ns 0.670ns 0.410ns 3.410ns } { 0.000ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { CLK MultiPlexed7Seg:inst|inst38 MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.648 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|inst38 {} MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.722ns 4.811ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.630 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.630 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 {} LED1 {} } { 0.000ns 0.670ns 0.410ns 3.410ns } { 0.000ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s2 LED1 16.464 ns Longest " "Info: Longest tpd from source pin \"s2\" to destination pin \"LED1\" is 16.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns s2 1 PIN PIN_113 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_113; Fanout = 2; PIN Node = 's2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s2 } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 288 384 552 304 "s2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.591 ns) + CELL(0.114 ns) 10.180 ns MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|_~144 2 COMB LC_X11_Y18_N7 1 " "Info: 2: + IC(8.591 ns) + CELL(0.114 ns) = 10.180 ns; Loc. = LC_X11_Y18_N7; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|_~144'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.705 ns" { s2 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|_~144 } "NODE_NAME" } } { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.292 ns) 10.946 ns MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~19 3 COMB LC_X11_Y18_N6 3 " "Info: 3: + IC(0.474 ns) + CELL(0.292 ns) = 10.946 ns; Loc. = LC_X11_Y18_N6; Fanout = 3; COMB Node = 'MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|_~144 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.410 ns) + CELL(2.108 ns) 16.464 ns LED1 4 PIN PIN_197 0 " "Info: 4: + IC(3.410 ns) + CELL(2.108 ns) = 16.464 ns; Loc. = PIN_197; Fanout = 0; PIN Node = 'LED1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 208 760 936 224 "LED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.989 ns ( 24.23 % ) " "Info: Total cell delay = 3.989 ns ( 24.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.475 ns ( 75.77 % ) " "Info: Total interconnect delay = 12.475 ns ( 75.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.464 ns" { s2 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|_~144 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.464 ns" { s2 {} s2~out0 {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|_~144 {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 {} LED1 {} } { 0.000ns 0.000ns 8.591ns 0.474ns 3.410ns } { 0.000ns 1.475ns 0.114ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 02:20:16 2013 " "Info: Processing ended: Sat Oct 12 02:20:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Info: Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
