APA no (1-6),WIB no (0-4),FEMB no (0-3),FW Version,WR Sequence,WR ADDR (HEX),WR VALUE (HEX),RDBK VALUE (HEX),Note,
1,0,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,0,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,0,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,0,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,0,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,0,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,0,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,0,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,0,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,0,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,0,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,0,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,0,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,0,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,0,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,0,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,0,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,0,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,0,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,0,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,0,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,0,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,0,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,0,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,0,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,0,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,0,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,0,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,0,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,0,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,0,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,0,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,0,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,0,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,0,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,0,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,0,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,0,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,0,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,0,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,0,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,0,0,V0323,57,0x200,0xc0800000,0xc0800000,#FE-ADC 1 WR SPI,
1,0,0,V0323,58,0x201,0xc0c04000,0xc0c04000,#FE-ADC 1 WR SPI,
1,0,0,V0323,59,0x202,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
1,0,0,V0323,60,0x203,0xc0800000,0xc0800000,#FE-ADC 1 WR SPI,
1,0,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,0,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,0,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,0,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,0,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,0,0,V0323,66,0x209,0x40408000,0x40408000,#FE-ADC 2 WR SPI,
1,0,0,V0323,67,0x20a,0xc000c000,0xc000c000,#FE-ADC 2 WR SPI,
1,0,0,V0323,68,0x20b,0x8080c080,0x8080c080,#FE-ADC 2 WR SPI,
1,0,0,V0323,69,0x20c,0x400080c0,0x400080c0,#FE-ADC 2 WR SPI,
1,0,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,0,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,0,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,0,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,0,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,0,0,V0323,75,0x212,0x4000c000,0x4000c000,#FE-ADC 3 WR SPI,
1,0,0,V0323,76,0x213,0x80000080,0x80000080,#FE-ADC 3 WR SPI,
1,0,0,V0323,77,0x214,0x80c00040,0x80c00040,#FE-ADC 3 WR SPI,
1,0,0,V0323,78,0x215,0xc0408000,0xc0408000,#FE-ADC 3 WR SPI,
1,0,0,V0323,79,0x216,0xdcdc9000,0xdcdc9000,#FE-ADC 3 WR SPI,
1,0,0,V0323,80,0x217,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,0,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,0,0,V0323,82,0x219,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,0,0,V0323,83,0x21a,0x2009c9c,0x2009c9c,#FE-ADC 3 WR SPI,
1,0,0,V0323,84,0x21b,0x80c0,0x80c0,#FE-ADC 4 WR SPI,
1,0,0,V0323,85,0x21c,0x80408000,0x80408000,#FE-ADC 4 WR SPI,
1,0,0,V0323,86,0x21d,0x808000,0x808000,#FE-ADC 4 WR SPI,
1,0,0,V0323,87,0x21e,0x80800080,0x80800080,#FE-ADC 4 WR SPI,
1,0,0,V0323,88,0x21f,0xdcdc9000,0xdcdc9000,#FE-ADC 4 WR SPI,
1,0,0,V0323,89,0x220,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,0,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,0,0,V0323,91,0x222,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,0,0,V0323,92,0x223,0x2009c9c,0x2009c9c,#FE-ADC 4 WR SPI,
1,0,0,V0323,93,0x224,0x40808040,0x40808040,#FE-ADC 5 WR SPI,
1,0,0,V0323,94,0x225,0x40008040,0x40008040,#FE-ADC 5 WR SPI,
1,0,0,V0323,95,0x226,0x80804080,0x80804080,#FE-ADC 5 WR SPI,
1,0,0,V0323,96,0x227,0x40804080,0x40804080,#FE-ADC 5 WR SPI,
1,0,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,0,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,0,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,0,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,0,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,0,0,V0323,102,0x22d,0x80800080,0x80800080,#FE-ADC 6 WR SPI,
1,0,0,V0323,103,0x22e,0x80800000,0x80800000,#FE-ADC 6 WR SPI,
1,0,0,V0323,104,0x22f,0x40800000,0x40800000,#FE-ADC 6 WR SPI,
1,0,0,V0323,105,0x230,0x80,0x80,#FE-ADC 6 WR SPI,
1,0,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,0,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,0,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,0,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,0,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,0,0,V0323,111,0x236,0xc00080,0xc00080,#FE-ADC 7 WR SPI,
1,0,0,V0323,112,0x237,0x8040c000,0x8040c000,#FE-ADC 7 WR SPI,
1,0,0,V0323,113,0x238,0xc040c040,0xc040c040,#FE-ADC 7 WR SPI,
1,0,0,V0323,114,0x239,0x80c040c0,0x80c040c0,#FE-ADC 7 WR SPI,
1,0,0,V0323,115,0x23a,0xdcdc9000,0xdcdc9000,#FE-ADC 7 WR SPI,
1,0,0,V0323,116,0x23b,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,0,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,0,0,V0323,118,0x23d,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,0,0,V0323,119,0x23e,0x2009c9c,0x2009c9c,#FE-ADC 7 WR SPI,
1,0,0,V0323,120,0x23f,0xc08040,0xc08040,#FE-ADC 8 WR SPI,
1,0,0,V0323,121,0x240,0x40008000,0x40008000,#FE-ADC 8 WR SPI,
1,0,0,V0323,122,0x241,0x80808080,0x80808080,#FE-ADC 8 WR SPI,
1,0,0,V0323,123,0x242,0x800000,0x800000,#FE-ADC 8 WR SPI,
1,0,0,V0323,124,0x243,0xdcdc9000,0xdcdc9000,#FE-ADC 8 WR SPI,
1,0,0,V0323,125,0x244,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,0,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,0,0,V0323,127,0x246,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,0,0,V0323,128,0x247,0x2009c9c,0x2009c9c,#FE-ADC 8 WR SPI,
1,0,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,0,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,0,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,0,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,0,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,0,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,0,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,0,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,0,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,0,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,0,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,0,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,0,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,0,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,0,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,0,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,0,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,0,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,0,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,0,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,0,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,0,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,0,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,0,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,0,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,0,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,0,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,0,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,0,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,0,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,0,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,0,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,0,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,0,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,0,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,0,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,0,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,0,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,0,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,0,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,0,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,0,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,0,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,0,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,0,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,0,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,0,1,V0323,57,0x200,0xc04080,0xc04080,#FE-ADC 1 WR SPI,
1,0,1,V0323,58,0x201,0x40c0,0x40c0,#FE-ADC 1 WR SPI,
1,0,1,V0323,59,0x202,0x80c0c0c0,0x80c0c0c0,#FE-ADC 1 WR SPI,
1,0,1,V0323,60,0x203,0xc0c000c0,0xc0c000c0,#FE-ADC 1 WR SPI,
1,0,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,0,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,0,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,0,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,0,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,0,1,V0323,66,0x209,0x40004080,0x40004080,#FE-ADC 2 WR SPI,
1,0,1,V0323,67,0x20a,0x8040,0x8040,#FE-ADC 2 WR SPI,
1,0,1,V0323,68,0x20b,0xc080c0,0xc080c0,#FE-ADC 2 WR SPI,
1,0,1,V0323,69,0x20c,0x40c0c040,0x40c0c040,#FE-ADC 2 WR SPI,
1,0,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,0,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,0,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,0,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,0,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,0,1,V0323,75,0x212,0x800080c0,0x800080c0,#FE-ADC 3 WR SPI,
1,0,1,V0323,76,0x213,0x80808040,0x80808040,#FE-ADC 3 WR SPI,
1,0,1,V0323,77,0x214,0x80008040,0x80008040,#FE-ADC 3 WR SPI,
1,0,1,V0323,78,0x215,0x80404000,0x80404000,#FE-ADC 3 WR SPI,
1,0,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,0,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,0,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,0,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,0,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,0,1,V0323,84,0x21b,0xc0404000,0xc0404000,#FE-ADC 4 WR SPI,
1,0,1,V0323,85,0x21c,0x404000,0x404000,#FE-ADC 4 WR SPI,
1,0,1,V0323,86,0x21d,0x80808080,0x80808080,#FE-ADC 4 WR SPI,
1,0,1,V0323,87,0x21e,0x4040c0c0,0x4040c0c0,#FE-ADC 4 WR SPI,
1,0,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,0,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,0,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,0,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,0,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,0,1,V0323,93,0x224,0x80408080,0x80408080,#FE-ADC 5 WR SPI,
1,0,1,V0323,94,0x225,0x4000,0x4000,#FE-ADC 5 WR SPI,
1,0,1,V0323,95,0x226,0x808080c0,0x808080c0,#FE-ADC 5 WR SPI,
1,0,1,V0323,96,0x227,0x40408080,0x40408080,#FE-ADC 5 WR SPI,
1,0,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,0,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,0,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,0,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,0,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,0,1,V0323,102,0x22d,0x408080,0x408080,#FE-ADC 6 WR SPI,
1,0,1,V0323,103,0x22e,0xc0c080,0xc0c080,#FE-ADC 6 WR SPI,
1,0,1,V0323,104,0x22f,0x40c0c080,0x40c0c080,#FE-ADC 6 WR SPI,
1,0,1,V0323,105,0x230,0xc0400080,0xc0400080,#FE-ADC 6 WR SPI,
1,0,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,0,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,0,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,0,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,0,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,0,1,V0323,111,0x236,0x80808000,0x80808000,#FE-ADC 7 WR SPI,
1,0,1,V0323,112,0x237,0x80c000c0,0x80c000c0,#FE-ADC 7 WR SPI,
1,0,1,V0323,113,0x238,0xc0400000,0xc0400000,#FE-ADC 7 WR SPI,
1,0,1,V0323,114,0x239,0x80404080,0x80404080,#FE-ADC 7 WR SPI,
1,0,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,0,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,0,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,0,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,0,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,0,1,V0323,120,0x23f,0xc000c000,0xc000c000,#FE-ADC 8 WR SPI,
1,0,1,V0323,121,0x240,0xc0808040,0xc0808040,#FE-ADC 8 WR SPI,
1,0,1,V0323,122,0x241,0xc0c00080,0xc0c00080,#FE-ADC 8 WR SPI,
1,0,1,V0323,123,0x242,0x8040c080,0x8040c080,#FE-ADC 8 WR SPI,
1,0,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,0,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,0,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,0,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,0,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,0,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,0,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,0,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,0,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,0,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,0,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,0,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,0,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,0,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,0,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,0,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,0,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,0,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,0,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,0,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,0,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,0,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,0,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,0,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,0,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,0,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,0,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,0,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,0,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,0,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,0,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,0,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,0,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,0,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,0,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,0,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,0,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,0,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,0,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,0,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,0,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,0,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,0,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,0,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,0,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,0,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,0,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,0,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,0,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,0,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,0,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,0,2,V0323,57,0x200,0x40804040,0x40804040,#FE-ADC 1 WR SPI,
1,0,2,V0323,58,0x201,0x40c00000,0x40c00000,#FE-ADC 1 WR SPI,
1,0,2,V0323,59,0x202,0x80400000,0x80400000,#FE-ADC 1 WR SPI,
1,0,2,V0323,60,0x203,0x40400000,0x40400000,#FE-ADC 1 WR SPI,
1,0,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,0,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,0,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,0,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,0,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,0,2,V0323,66,0x209,0x4040,0x4040,#FE-ADC 2 WR SPI,
1,0,2,V0323,67,0x20a,0x8000c0,0x8000c0,#FE-ADC 2 WR SPI,
1,0,2,V0323,68,0x20b,0x80808080,0x80808080,#FE-ADC 2 WR SPI,
1,0,2,V0323,69,0x20c,0xc0c000,0xc0c000,#FE-ADC 2 WR SPI,
1,0,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,0,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,0,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,0,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,0,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,0,2,V0323,75,0x212,0x80c00040,0x80c00040,#FE-ADC 3 WR SPI,
1,0,2,V0323,76,0x213,0x40c000,0x40c000,#FE-ADC 3 WR SPI,
1,0,2,V0323,77,0x214,0xc00000c0,0xc00000c0,#FE-ADC 3 WR SPI,
1,0,2,V0323,78,0x215,0x40008080,0x40008080,#FE-ADC 3 WR SPI,
1,0,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,0,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,0,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,0,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,0,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,0,2,V0323,84,0x21b,0x80804080,0x80804080,#FE-ADC 4 WR SPI,
1,0,2,V0323,85,0x21c,0xc0804040,0xc0804040,#FE-ADC 4 WR SPI,
1,0,2,V0323,86,0x21d,0x80400080,0x80400080,#FE-ADC 4 WR SPI,
1,0,2,V0323,87,0x21e,0x40c0c080,0x40c0c080,#FE-ADC 4 WR SPI,
1,0,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,0,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,0,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,0,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,0,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,0,2,V0323,93,0x224,0xc08080c0,0xc08080c0,#FE-ADC 5 WR SPI,
1,0,2,V0323,94,0x225,0x80008000,0x80008000,#FE-ADC 5 WR SPI,
1,0,2,V0323,95,0x226,0x4080c080,0x4080c080,#FE-ADC 5 WR SPI,
1,0,2,V0323,96,0x227,0x40008040,0x40008040,#FE-ADC 5 WR SPI,
1,0,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,0,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,0,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,0,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,0,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,0,2,V0323,102,0x22d,0xc04000c0,0xc04000c0,#FE-ADC 6 WR SPI,
1,0,2,V0323,103,0x22e,0x80000040,0x80000040,#FE-ADC 6 WR SPI,
1,0,2,V0323,104,0x22f,0x8080c040,0x8080c040,#FE-ADC 6 WR SPI,
1,0,2,V0323,105,0x230,0xc00000c0,0xc00000c0,#FE-ADC 6 WR SPI,
1,0,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,0,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,0,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,0,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,0,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,0,2,V0323,111,0x236,0x40808080,0x40808080,#FE-ADC 7 WR SPI,
1,0,2,V0323,112,0x237,0x80008080,0x80008080,#FE-ADC 7 WR SPI,
1,0,2,V0323,113,0x238,0x40408040,0x40408040,#FE-ADC 7 WR SPI,
1,0,2,V0323,114,0x239,0x40004000,0x40004000,#FE-ADC 7 WR SPI,
1,0,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,0,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,0,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,0,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,0,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,0,2,V0323,120,0x23f,0x40408040,0x40408040,#FE-ADC 8 WR SPI,
1,0,2,V0323,121,0x240,0x80c080c0,0x80c080c0,#FE-ADC 8 WR SPI,
1,0,2,V0323,122,0x241,0x80008000,0x80008000,#FE-ADC 8 WR SPI,
1,0,2,V0323,123,0x242,0x40800080,0x40800080,#FE-ADC 8 WR SPI,
1,0,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,0,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,0,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,0,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,0,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,0,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,0,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,0,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,0,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,0,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,0,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,0,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,0,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,0,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,0,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,0,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,0,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,0,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,0,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,0,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,0,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,0,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,0,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,0,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,0,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,0,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,0,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,0,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,0,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,0,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,0,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,0,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,0,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,0,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,0,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,0,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,0,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,0,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,0,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,0,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,0,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,0,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,0,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,0,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,0,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,0,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,0,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,0,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,0,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,0,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,0,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,0,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,0,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,0,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,0,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,0,3,V0323,57,0x200,0x40804040,0x40804040,#FE-ADC 1 WR SPI,
1,0,3,V0323,58,0x201,0x80c040,0x80c040,#FE-ADC 1 WR SPI,
1,0,3,V0323,59,0x202,0x808040c0,0x808040c0,#FE-ADC 1 WR SPI,
1,0,3,V0323,60,0x203,0xc04080,0xc04080,#FE-ADC 1 WR SPI,
1,0,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,0,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,0,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,0,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,0,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,0,3,V0323,66,0x209,0x404000,0x404000,#FE-ADC 2 WR SPI,
1,0,3,V0323,67,0x20a,0x80008080,0x80008080,#FE-ADC 2 WR SPI,
1,0,3,V0323,68,0x20b,0x80404080,0x80404080,#FE-ADC 2 WR SPI,
1,0,3,V0323,69,0x20c,0xc08040c0,0xc08040c0,#FE-ADC 2 WR SPI,
1,0,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,0,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,0,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,0,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,0,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,0,3,V0323,75,0x212,0x4080c080,0x4080c080,#FE-ADC 3 WR SPI,
1,0,3,V0323,76,0x213,0x80800000,0x80800000,#FE-ADC 3 WR SPI,
1,0,3,V0323,77,0x214,0x80004000,0x80004000,#FE-ADC 3 WR SPI,
1,0,3,V0323,78,0x215,0xc0c000,0xc0c000,#FE-ADC 3 WR SPI,
1,0,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,0,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,0,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,0,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,0,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,0,3,V0323,84,0x21b,0x40008000,0x40008000,#FE-ADC 4 WR SPI,
1,0,3,V0323,85,0x21c,0x40008000,0x40008000,#FE-ADC 4 WR SPI,
1,0,3,V0323,86,0x21d,0x80400040,0x80400040,#FE-ADC 4 WR SPI,
1,0,3,V0323,87,0x21e,0x80808080,0x80808080,#FE-ADC 4 WR SPI,
1,0,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,0,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,0,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,0,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,0,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,0,3,V0323,93,0x224,0x8000c0,0x8000c0,#FE-ADC 5 WR SPI,
1,0,3,V0323,94,0x225,0x40c0c040,0x40c0c040,#FE-ADC 5 WR SPI,
1,0,3,V0323,95,0x226,0x80004040,0x80004040,#FE-ADC 5 WR SPI,
1,0,3,V0323,96,0x227,0x80400040,0x80400040,#FE-ADC 5 WR SPI,
1,0,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,0,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,0,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,0,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,0,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,0,3,V0323,102,0x22d,0xc0808040,0xc0808040,#FE-ADC 6 WR SPI,
1,0,3,V0323,103,0x22e,0x80400040,0x80400040,#FE-ADC 6 WR SPI,
1,0,3,V0323,104,0x22f,0xc0004040,0xc0004040,#FE-ADC 6 WR SPI,
1,0,3,V0323,105,0x230,0x8040c000,0x8040c000,#FE-ADC 6 WR SPI,
1,0,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,0,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,0,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,0,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,0,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,0,3,V0323,111,0x236,0x80000080,0x80000080,#FE-ADC 7 WR SPI,
1,0,3,V0323,112,0x237,0x80000000,0x80000000,#FE-ADC 7 WR SPI,
1,0,3,V0323,113,0x238,0x40c0,0x40c0,#FE-ADC 7 WR SPI,
1,0,3,V0323,114,0x239,0x40c00080,0x40c00080,#FE-ADC 7 WR SPI,
1,0,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,0,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,0,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,0,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,0,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,0,3,V0323,120,0x23f,0x4000,0x4000,#FE-ADC 8 WR SPI,
1,0,3,V0323,121,0x240,0x4040c080,0x4040c080,#FE-ADC 8 WR SPI,
1,0,3,V0323,122,0x241,0xc0800080,0xc0800080,#FE-ADC 8 WR SPI,
1,0,3,V0323,123,0x242,0xc080c040,0xc080c040,#FE-ADC 8 WR SPI,
1,0,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,0,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,0,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,0,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,0,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,0,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,0,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,0,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,0,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,0,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,0,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,0,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,1,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,1,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,1,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,1,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,1,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,1,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,1,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,1,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,1,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,1,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,1,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,1,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,1,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,1,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,1,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,1,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,1,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,1,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,1,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,1,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,1,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,1,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,1,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,1,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,1,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,1,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,1,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,1,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,1,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,1,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,1,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,1,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,1,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,1,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,1,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,1,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,1,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,1,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,1,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,1,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,1,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,1,0,V0323,57,0x200,0x40004080,0x40004080,#FE-ADC 1 WR SPI,
1,1,0,V0323,58,0x201,0x80c040c0,0x80c040c0,#FE-ADC 1 WR SPI,
1,1,0,V0323,59,0x202,0xc00080,0xc00080,#FE-ADC 1 WR SPI,
1,1,0,V0323,60,0x203,0x400000,0x400000,#FE-ADC 1 WR SPI,
1,1,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,1,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,1,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,1,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,1,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,1,0,V0323,66,0x209,0x80808000,0x80808000,#FE-ADC 2 WR SPI,
1,1,0,V0323,67,0x20a,0xc0c08000,0xc0c08000,#FE-ADC 2 WR SPI,
1,1,0,V0323,68,0x20b,0xc0c0c0c0,0xc0c0c0c0,#FE-ADC 2 WR SPI,
1,1,0,V0323,69,0x20c,0xc000c000,0xc000c000,#FE-ADC 2 WR SPI,
1,1,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,1,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,1,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,1,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,1,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,1,0,V0323,75,0x212,0x40c08040,0x40c08040,#FE-ADC 3 WR SPI,
1,1,0,V0323,76,0x213,0x80000040,0x80000040,#FE-ADC 3 WR SPI,
1,1,0,V0323,77,0x214,0x4080c0,0x4080c0,#FE-ADC 3 WR SPI,
1,1,0,V0323,78,0x215,0xc080c080,0xc080c080,#FE-ADC 3 WR SPI,
1,1,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,1,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,1,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,1,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,1,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,1,0,V0323,84,0x21b,0x804040c0,0x804040c0,#FE-ADC 4 WR SPI,
1,1,0,V0323,85,0x21c,0xc04040,0xc04040,#FE-ADC 4 WR SPI,
1,1,0,V0323,86,0x21d,0x80004080,0x80004080,#FE-ADC 4 WR SPI,
1,1,0,V0323,87,0x21e,0x40c080,0x40c080,#FE-ADC 4 WR SPI,
1,1,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,1,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,1,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,1,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,1,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,1,0,V0323,93,0x224,0x40000080,0x40000080,#FE-ADC 5 WR SPI,
1,1,0,V0323,94,0x225,0xc0c080,0xc0c080,#FE-ADC 5 WR SPI,
1,1,0,V0323,95,0x226,0x8080c000,0x8080c000,#FE-ADC 5 WR SPI,
1,1,0,V0323,96,0x227,0x8000,0x8000,#FE-ADC 5 WR SPI,
1,1,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,1,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,1,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,1,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,1,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,1,0,V0323,102,0x22d,0x40008080,0x40008080,#FE-ADC 6 WR SPI,
1,1,0,V0323,103,0x22e,0x4000c0,0x4000c0,#FE-ADC 6 WR SPI,
1,1,0,V0323,104,0x22f,0xc0c080c0,0xc0c080c0,#FE-ADC 6 WR SPI,
1,1,0,V0323,105,0x230,0xc0800000,0xc0800000,#FE-ADC 6 WR SPI,
1,1,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,1,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,1,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,1,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,1,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,1,0,V0323,111,0x236,0x40800000,0x40800000,#FE-ADC 7 WR SPI,
1,1,0,V0323,112,0x237,0x40800040,0x40800040,#FE-ADC 7 WR SPI,
1,1,0,V0323,113,0x238,0xc08080,0xc08080,#FE-ADC 7 WR SPI,
1,1,0,V0323,114,0x239,0x80c0c0,0x80c0c0,#FE-ADC 7 WR SPI,
1,1,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,1,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,1,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,1,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,1,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,1,0,V0323,120,0x23f,0x80408080,0x80408080,#FE-ADC 8 WR SPI,
1,1,0,V0323,121,0x240,0x4000c0,0x4000c0,#FE-ADC 8 WR SPI,
1,1,0,V0323,122,0x241,0x80808000,0x80808000,#FE-ADC 8 WR SPI,
1,1,0,V0323,123,0x242,0x80c0,0x80c0,#FE-ADC 8 WR SPI,
1,1,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,1,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,1,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,1,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,1,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,1,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,1,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,1,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,1,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,1,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,1,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,1,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,1,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,1,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,1,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,1,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,1,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,1,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,1,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,1,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,1,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,1,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,1,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,1,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,1,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,1,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,1,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,1,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,1,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,1,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,1,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,1,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,1,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,1,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,1,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,1,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,1,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,1,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,1,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,1,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,1,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,1,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,1,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,1,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,1,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,1,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,1,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,1,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,1,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,1,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,1,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,1,1,V0323,57,0x200,0x80c08000,0x80c08000,#FE-ADC 1 WR SPI,
1,1,1,V0323,58,0x201,0xc0c080c0,0xc0c080c0,#FE-ADC 1 WR SPI,
1,1,1,V0323,59,0x202,0x404000c0,0x404000c0,#FE-ADC 1 WR SPI,
1,1,1,V0323,60,0x203,0x80c000,0x80c000,#FE-ADC 1 WR SPI,
1,1,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,1,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,1,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,1,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,1,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,1,1,V0323,66,0x209,0x8080c0,0x8080c0,#FE-ADC 2 WR SPI,
1,1,1,V0323,67,0x20a,0x80804040,0x80804040,#FE-ADC 2 WR SPI,
1,1,1,V0323,68,0x20b,0x80c04000,0x80c04000,#FE-ADC 2 WR SPI,
1,1,1,V0323,69,0x20c,0xc000,0xc000,#FE-ADC 2 WR SPI,
1,1,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,1,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,1,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,1,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,1,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,1,1,V0323,75,0x212,0x40008000,0x40008000,#FE-ADC 3 WR SPI,
1,1,1,V0323,76,0x213,0xc0808080,0xc0808080,#FE-ADC 3 WR SPI,
1,1,1,V0323,77,0x214,0xc080c0c0,0xc080c0c0,#FE-ADC 3 WR SPI,
1,1,1,V0323,78,0x215,0xc0404080,0xc0404080,#FE-ADC 3 WR SPI,
1,1,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,1,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,1,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,1,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,1,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,1,1,V0323,84,0x21b,0x800040c0,0x800040c0,#FE-ADC 4 WR SPI,
1,1,1,V0323,85,0x21c,0xc0004080,0xc0004080,#FE-ADC 4 WR SPI,
1,1,1,V0323,86,0x21d,0x80c04040,0x80c04040,#FE-ADC 4 WR SPI,
1,1,1,V0323,87,0x21e,0x80400080,0x80400080,#FE-ADC 4 WR SPI,
1,1,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,1,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,1,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,1,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,1,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,1,1,V0323,93,0x224,0xc08000,0xc08000,#FE-ADC 5 WR SPI,
1,1,1,V0323,94,0x225,0x8080,0x8080,#FE-ADC 5 WR SPI,
1,1,1,V0323,95,0x226,0xc0000080,0xc0000080,#FE-ADC 5 WR SPI,
1,1,1,V0323,96,0x227,0x40,0x40,#FE-ADC 5 WR SPI,
1,1,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,1,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,1,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,1,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,1,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,1,1,V0323,102,0x22d,0x80c000c0,0x80c000c0,#FE-ADC 6 WR SPI,
1,1,1,V0323,103,0x22e,0x808080,0x808080,#FE-ADC 6 WR SPI,
1,1,1,V0323,104,0x22f,0x80800080,0x80800080,#FE-ADC 6 WR SPI,
1,1,1,V0323,105,0x230,0x40,0x40,#FE-ADC 6 WR SPI,
1,1,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,1,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,1,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,1,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,1,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,1,1,V0323,111,0x236,0x80800040,0x80800040,#FE-ADC 7 WR SPI,
1,1,1,V0323,112,0x237,0x40408080,0x40408080,#FE-ADC 7 WR SPI,
1,1,1,V0323,113,0x238,0x804040,0x804040,#FE-ADC 7 WR SPI,
1,1,1,V0323,114,0x239,0x80000080,0x80000080,#FE-ADC 7 WR SPI,
1,1,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,1,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,1,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,1,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,1,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,1,1,V0323,120,0x23f,0x40004000,0x40004000,#FE-ADC 8 WR SPI,
1,1,1,V0323,121,0x240,0x80,0x80,#FE-ADC 8 WR SPI,
1,1,1,V0323,122,0x241,0xc0c08000,0xc0c08000,#FE-ADC 8 WR SPI,
1,1,1,V0323,123,0x242,0xc0404000,0xc0404000,#FE-ADC 8 WR SPI,
1,1,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,1,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,1,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,1,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,1,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,1,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,1,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,1,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,1,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,1,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,1,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,1,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,1,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,1,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,1,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,1,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,1,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,1,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,1,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,1,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,1,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,1,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,1,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,1,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,1,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,1,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,1,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,1,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,1,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,1,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,1,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,1,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,1,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,1,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,1,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,1,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,1,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,1,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,1,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,1,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,1,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,1,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,1,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,1,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,1,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,1,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,1,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,1,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,1,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,1,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,1,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,1,2,V0323,57,0x200,0xc04040,0xc04040,#FE-ADC 1 WR SPI,
1,1,2,V0323,58,0x201,0x8000c000,0x8000c000,#FE-ADC 1 WR SPI,
1,1,2,V0323,59,0x202,0x8000c080,0x8000c080,#FE-ADC 1 WR SPI,
1,1,2,V0323,60,0x203,0x40c08040,0x40c08040,#FE-ADC 1 WR SPI,
1,1,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,1,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,1,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,1,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,1,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,1,2,V0323,66,0x209,0x40c08080,0x40c08080,#FE-ADC 2 WR SPI,
1,1,2,V0323,67,0x20a,0xc0c00000,0xc0c00000,#FE-ADC 2 WR SPI,
1,1,2,V0323,68,0x20b,0x4040c080,0x4040c080,#FE-ADC 2 WR SPI,
1,1,2,V0323,69,0x20c,0xc0408000,0xc0408000,#FE-ADC 2 WR SPI,
1,1,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,1,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,1,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,1,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,1,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,1,2,V0323,75,0x212,0xc0c040,0xc0c040,#FE-ADC 3 WR SPI,
1,1,2,V0323,76,0x213,0x804080,0x804080,#FE-ADC 3 WR SPI,
1,1,2,V0323,77,0x214,0x404000,0x404000,#FE-ADC 3 WR SPI,
1,1,2,V0323,78,0x215,0x8000c080,0x8000c080,#FE-ADC 3 WR SPI,
1,1,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,1,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,1,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,1,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,1,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,1,2,V0323,84,0x21b,0x80c0,0x80c0,#FE-ADC 4 WR SPI,
1,1,2,V0323,85,0x21c,0x40c0c0c0,0x40c0c0c0,#FE-ADC 4 WR SPI,
1,1,2,V0323,86,0x21d,0x80400000,0x80400000,#FE-ADC 4 WR SPI,
1,1,2,V0323,87,0x21e,0xc0c080,0xc0c080,#FE-ADC 4 WR SPI,
1,1,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,1,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,1,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,1,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,1,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,1,2,V0323,93,0x224,0x808000c0,0x808000c0,#FE-ADC 5 WR SPI,
1,1,2,V0323,94,0x225,0xc0c00000,0xc0c00000,#FE-ADC 5 WR SPI,
1,1,2,V0323,95,0x226,0x80c000c0,0x80c000c0,#FE-ADC 5 WR SPI,
1,1,2,V0323,96,0x227,0x80c0,0x80c0,#FE-ADC 5 WR SPI,
1,1,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,1,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,1,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,1,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,1,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,1,2,V0323,102,0x22d,0x8000c080,0x8000c080,#FE-ADC 6 WR SPI,
1,1,2,V0323,103,0x22e,0x40c00040,0x40c00040,#FE-ADC 6 WR SPI,
1,1,2,V0323,104,0x22f,0x8040,0x8040,#FE-ADC 6 WR SPI,
1,1,2,V0323,105,0x230,0x40400080,0x40400080,#FE-ADC 6 WR SPI,
1,1,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,1,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,1,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,1,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,1,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,1,2,V0323,111,0x236,0xc08080,0xc08080,#FE-ADC 7 WR SPI,
1,1,2,V0323,112,0x237,0xc080c000,0xc080c000,#FE-ADC 7 WR SPI,
1,1,2,V0323,113,0x238,0x808040c0,0x808040c0,#FE-ADC 7 WR SPI,
1,1,2,V0323,114,0x239,0x80c04000,0x80c04000,#FE-ADC 7 WR SPI,
1,1,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,1,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,1,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,1,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,1,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,1,2,V0323,120,0x23f,0x800080c0,0x800080c0,#FE-ADC 8 WR SPI,
1,1,2,V0323,121,0x240,0xc0404040,0xc0404040,#FE-ADC 8 WR SPI,
1,1,2,V0323,122,0x241,0x40408080,0x40408080,#FE-ADC 8 WR SPI,
1,1,2,V0323,123,0x242,0x80408080,0x80408080,#FE-ADC 8 WR SPI,
1,1,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,1,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,1,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,1,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,1,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,1,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,1,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,1,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,1,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,1,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,1,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,1,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,1,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,1,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,1,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,1,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,1,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,1,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,1,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,1,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,1,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,1,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,1,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,1,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,1,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,1,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,1,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,1,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,1,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,1,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,1,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,1,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,1,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,1,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,1,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,1,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,1,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,1,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,1,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,1,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,1,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,1,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,1,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,1,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,1,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,1,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,1,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,1,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,1,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,1,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,1,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,1,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,1,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,1,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,1,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,1,3,V0323,57,0x200,0x408080c0,0x408080c0,#FE-ADC 1 WR SPI,
1,1,3,V0323,58,0x201,0x80c000c0,0x80c000c0,#FE-ADC 1 WR SPI,
1,1,3,V0323,59,0x202,0xc0000040,0xc0000040,#FE-ADC 1 WR SPI,
1,1,3,V0323,60,0x203,0x80c080c0,0x80c080c0,#FE-ADC 1 WR SPI,
1,1,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,1,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,1,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,1,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,1,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,1,3,V0323,66,0x209,0x40008080,0x40008080,#FE-ADC 2 WR SPI,
1,1,3,V0323,67,0x20a,0x808000c0,0x808000c0,#FE-ADC 2 WR SPI,
1,1,3,V0323,68,0x20b,0x80c08000,0x80c08000,#FE-ADC 2 WR SPI,
1,1,3,V0323,69,0x20c,0x8080c000,0x8080c000,#FE-ADC 2 WR SPI,
1,1,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,1,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,1,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,1,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,1,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,1,3,V0323,75,0x212,0x804000c0,0x804000c0,#FE-ADC 3 WR SPI,
1,1,3,V0323,76,0x213,0xc0800080,0xc0800080,#FE-ADC 3 WR SPI,
1,1,3,V0323,77,0x214,0xc0404040,0xc0404040,#FE-ADC 3 WR SPI,
1,1,3,V0323,78,0x215,0x400080,0x400080,#FE-ADC 3 WR SPI,
1,1,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,1,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,1,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,1,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,1,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,1,3,V0323,84,0x21b,0x408040,0x408040,#FE-ADC 4 WR SPI,
1,1,3,V0323,85,0x21c,0x408040c0,0x408040c0,#FE-ADC 4 WR SPI,
1,1,3,V0323,86,0x21d,0x40004040,0x40004040,#FE-ADC 4 WR SPI,
1,1,3,V0323,87,0x21e,0x80808000,0x80808000,#FE-ADC 4 WR SPI,
1,1,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,1,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,1,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,1,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,1,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,1,3,V0323,93,0x224,0xc0400000,0xc0400000,#FE-ADC 5 WR SPI,
1,1,3,V0323,94,0x225,0x400080,0x400080,#FE-ADC 5 WR SPI,
1,1,3,V0323,95,0x226,0x400040,0x400040,#FE-ADC 5 WR SPI,
1,1,3,V0323,96,0x227,0x80c04000,0x80c04000,#FE-ADC 5 WR SPI,
1,1,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,1,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,1,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,1,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,1,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,1,3,V0323,102,0x22d,0x80808080,0x80808080,#FE-ADC 6 WR SPI,
1,1,3,V0323,103,0x22e,0x80404080,0x80404080,#FE-ADC 6 WR SPI,
1,1,3,V0323,104,0x22f,0x808000,0x808000,#FE-ADC 6 WR SPI,
1,1,3,V0323,105,0x230,0xc040c040,0xc040c040,#FE-ADC 6 WR SPI,
1,1,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,1,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,1,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,1,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,1,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,1,3,V0323,111,0x236,0x80808000,0x80808000,#FE-ADC 7 WR SPI,
1,1,3,V0323,112,0x237,0x40,0x40,#FE-ADC 7 WR SPI,
1,1,3,V0323,113,0x238,0x40804000,0x40804000,#FE-ADC 7 WR SPI,
1,1,3,V0323,114,0x239,0xc0408040,0xc0408040,#FE-ADC 7 WR SPI,
1,1,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,1,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,1,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,1,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,1,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,1,3,V0323,120,0x23f,0x4000c0,0x4000c0,#FE-ADC 8 WR SPI,
1,1,3,V0323,121,0x240,0x8000c080,0x8000c080,#FE-ADC 8 WR SPI,
1,1,3,V0323,122,0x241,0x8040c000,0x8040c000,#FE-ADC 8 WR SPI,
1,1,3,V0323,123,0x242,0x40008080,0x40008080,#FE-ADC 8 WR SPI,
1,1,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,1,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,1,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,1,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,1,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,1,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,1,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,1,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,1,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,1,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,1,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,1,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,2,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,2,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,2,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,2,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,2,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,2,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,2,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,2,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,2,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,2,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,2,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,2,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,2,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,2,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,2,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,2,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,2,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,2,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,2,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,2,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,2,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,2,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,2,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,2,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,2,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,2,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,2,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,2,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,2,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,2,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,2,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,2,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,2,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,2,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,2,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,2,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,2,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,2,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,2,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,2,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,2,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,2,0,V0323,57,0x200,0x0,0x0,#FE-ADC 1 WR SPI,
1,2,0,V0323,58,0x201,0xc000c080,0xc000c080,#FE-ADC 1 WR SPI,
1,2,0,V0323,59,0x202,0x800040c0,0x800040c0,#FE-ADC 1 WR SPI,
1,2,0,V0323,60,0x203,0x4000c080,0x4000c080,#FE-ADC 1 WR SPI,
1,2,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,2,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,2,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,2,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,2,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,2,0,V0323,66,0x209,0xc0,0xc0,#FE-ADC 2 WR SPI,
1,2,0,V0323,67,0x20a,0xc08080,0xc08080,#FE-ADC 2 WR SPI,
1,2,0,V0323,68,0x20b,0x80c08000,0x80c08000,#FE-ADC 2 WR SPI,
1,2,0,V0323,69,0x20c,0x80400080,0x80400080,#FE-ADC 2 WR SPI,
1,2,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,2,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,2,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,2,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,2,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,2,0,V0323,75,0x212,0x80804080,0x80804080,#FE-ADC 3 WR SPI,
1,2,0,V0323,76,0x213,0x4080,0x4080,#FE-ADC 3 WR SPI,
1,2,0,V0323,77,0x214,0x80804080,0x80804080,#FE-ADC 3 WR SPI,
1,2,0,V0323,78,0x215,0x8040,0x8040,#FE-ADC 3 WR SPI,
1,2,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,2,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,2,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,2,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,2,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,2,0,V0323,84,0x21b,0xc04000,0xc04000,#FE-ADC 4 WR SPI,
1,2,0,V0323,85,0x21c,0xc0c0c0,0xc0c0c0,#FE-ADC 4 WR SPI,
1,2,0,V0323,86,0x21d,0x400040,0x400040,#FE-ADC 4 WR SPI,
1,2,0,V0323,87,0x21e,0xc0408000,0xc0408000,#FE-ADC 4 WR SPI,
1,2,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,2,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,2,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,2,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,2,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,2,0,V0323,93,0x224,0x0,0x0,#FE-ADC 5 WR SPI,
1,2,0,V0323,94,0x225,0x8000c0,0x8000c0,#FE-ADC 5 WR SPI,
1,2,0,V0323,95,0x226,0x8040,0x8040,#FE-ADC 5 WR SPI,
1,2,0,V0323,96,0x227,0xc00080c0,0xc00080c0,#FE-ADC 5 WR SPI,
1,2,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,2,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,2,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,2,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,2,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,2,0,V0323,102,0x22d,0x8040c0c0,0x8040c0c0,#FE-ADC 6 WR SPI,
1,2,0,V0323,103,0x22e,0x40,0x40,#FE-ADC 6 WR SPI,
1,2,0,V0323,104,0x22f,0x8000c0,0x8000c0,#FE-ADC 6 WR SPI,
1,2,0,V0323,105,0x230,0x808000,0x808000,#FE-ADC 6 WR SPI,
1,2,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,2,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,2,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,2,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,2,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,2,0,V0323,111,0x236,0x80804000,0x80804000,#FE-ADC 7 WR SPI,
1,2,0,V0323,112,0x237,0xc000c000,0xc000c000,#FE-ADC 7 WR SPI,
1,2,0,V0323,113,0x238,0x40800080,0x40800080,#FE-ADC 7 WR SPI,
1,2,0,V0323,114,0x239,0x808080c0,0x808080c0,#FE-ADC 7 WR SPI,
1,2,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,2,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,2,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,2,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,2,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,2,0,V0323,120,0x23f,0x4080c000,0x4080c000,#FE-ADC 8 WR SPI,
1,2,0,V0323,121,0x240,0x8040c080,0x8040c080,#FE-ADC 8 WR SPI,
1,2,0,V0323,122,0x241,0xc04080,0xc04080,#FE-ADC 8 WR SPI,
1,2,0,V0323,123,0x242,0x80c00040,0x80c00040,#FE-ADC 8 WR SPI,
1,2,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,2,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,2,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,2,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,2,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,2,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,2,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,2,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,2,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,2,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,2,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,2,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,2,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,2,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,2,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,2,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,2,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,2,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,2,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,2,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,2,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,2,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,2,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,2,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,2,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,2,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,2,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,2,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,2,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,2,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,2,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,2,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,2,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,2,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,2,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,2,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,2,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,2,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,2,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,2,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,2,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,2,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,2,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,2,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,2,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,2,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,2,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,2,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,2,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,2,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,2,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,2,1,V0323,57,0x200,0x40c0c0,0x40c0c0,#FE-ADC 1 WR SPI,
1,2,1,V0323,58,0x201,0xc080c040,0xc080c040,#FE-ADC 1 WR SPI,
1,2,1,V0323,59,0x202,0x404000,0x404000,#FE-ADC 1 WR SPI,
1,2,1,V0323,60,0x203,0x80808040,0x80808040,#FE-ADC 1 WR SPI,
1,2,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,2,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,2,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,2,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,2,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,2,1,V0323,66,0x209,0x80c000,0x80c000,#FE-ADC 2 WR SPI,
1,2,1,V0323,67,0x20a,0xc0c0c080,0xc0c0c080,#FE-ADC 2 WR SPI,
1,2,1,V0323,68,0x20b,0x40000040,0x40000040,#FE-ADC 2 WR SPI,
1,2,1,V0323,69,0x20c,0x800000c0,0x800000c0,#FE-ADC 2 WR SPI,
1,2,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,2,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,2,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,2,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,2,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,2,1,V0323,75,0x212,0x8080c080,0x8080c080,#FE-ADC 3 WR SPI,
1,2,1,V0323,76,0x213,0x404080c0,0x404080c0,#FE-ADC 3 WR SPI,
1,2,1,V0323,77,0x214,0x8000,0x8000,#FE-ADC 3 WR SPI,
1,2,1,V0323,78,0x215,0x4000,0x4000,#FE-ADC 3 WR SPI,
1,2,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,2,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,2,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,2,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,2,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,2,1,V0323,84,0x21b,0xc00040c0,0xc00040c0,#FE-ADC 4 WR SPI,
1,2,1,V0323,85,0x21c,0x40800000,0x40800000,#FE-ADC 4 WR SPI,
1,2,1,V0323,86,0x21d,0x80008040,0x80008040,#FE-ADC 4 WR SPI,
1,2,1,V0323,87,0x21e,0x40004040,0x40004040,#FE-ADC 4 WR SPI,
1,2,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,2,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,2,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,2,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,2,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,2,1,V0323,93,0x224,0x40404040,0x40404040,#FE-ADC 5 WR SPI,
1,2,1,V0323,94,0x225,0x40808040,0x40808040,#FE-ADC 5 WR SPI,
1,2,1,V0323,95,0x226,0x80,0x80,#FE-ADC 5 WR SPI,
1,2,1,V0323,96,0x227,0x8000c040,0x8000c040,#FE-ADC 5 WR SPI,
1,2,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,2,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,2,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,2,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,2,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,2,1,V0323,102,0x22d,0x80c000,0x80c000,#FE-ADC 6 WR SPI,
1,2,1,V0323,103,0x22e,0x80c080,0x80c080,#FE-ADC 6 WR SPI,
1,2,1,V0323,104,0x22f,0xc0c08000,0xc0c08000,#FE-ADC 6 WR SPI,
1,2,1,V0323,105,0x230,0x800000c0,0x800000c0,#FE-ADC 6 WR SPI,
1,2,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,2,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,2,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,2,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,2,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,2,1,V0323,111,0x236,0x8000c0,0x8000c0,#FE-ADC 7 WR SPI,
1,2,1,V0323,112,0x237,0xc04000c0,0xc04000c0,#FE-ADC 7 WR SPI,
1,2,1,V0323,113,0x238,0x80004000,0x80004000,#FE-ADC 7 WR SPI,
1,2,1,V0323,114,0x239,0x8080c0c0,0x8080c0c0,#FE-ADC 7 WR SPI,
1,2,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,2,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,2,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,2,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,2,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,2,1,V0323,120,0x23f,0x8000c080,0x8000c080,#FE-ADC 8 WR SPI,
1,2,1,V0323,121,0x240,0x80c040c0,0x80c040c0,#FE-ADC 8 WR SPI,
1,2,1,V0323,122,0x241,0x8080c080,0x8080c080,#FE-ADC 8 WR SPI,
1,2,1,V0323,123,0x242,0xc0c04000,0xc0c04000,#FE-ADC 8 WR SPI,
1,2,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,2,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,2,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,2,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,2,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,2,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,2,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,2,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,2,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,2,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,2,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,2,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,2,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,2,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,2,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,2,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,2,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,2,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,2,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,2,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,2,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,2,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,2,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,2,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,2,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,2,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,2,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,2,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,2,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,2,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,2,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,2,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,2,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,2,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,2,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,2,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,2,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,2,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,2,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,2,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,2,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,2,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,2,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,2,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,2,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,2,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,2,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,2,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,2,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,2,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,2,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,2,2,V0323,57,0x200,0xc040,0xc040,#FE-ADC 1 WR SPI,
1,2,2,V0323,58,0x201,0x804080,0x804080,#FE-ADC 1 WR SPI,
1,2,2,V0323,59,0x202,0x40804040,0x40804040,#FE-ADC 1 WR SPI,
1,2,2,V0323,60,0x203,0x80c08040,0x80c08040,#FE-ADC 1 WR SPI,
1,2,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,2,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,2,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,2,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,2,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,2,2,V0323,66,0x209,0x800040c0,0x800040c0,#FE-ADC 2 WR SPI,
1,2,2,V0323,67,0x20a,0x80800080,0x80800080,#FE-ADC 2 WR SPI,
1,2,2,V0323,68,0x20b,0x400080c0,0x400080c0,#FE-ADC 2 WR SPI,
1,2,2,V0323,69,0x20c,0x40c00000,0x40c00000,#FE-ADC 2 WR SPI,
1,2,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,2,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,2,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,2,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,2,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,2,2,V0323,75,0x212,0x408000c0,0x408000c0,#FE-ADC 3 WR SPI,
1,2,2,V0323,76,0x213,0x80404040,0x80404040,#FE-ADC 3 WR SPI,
1,2,2,V0323,77,0x214,0x40004000,0x40004000,#FE-ADC 3 WR SPI,
1,2,2,V0323,78,0x215,0x80800080,0x80800080,#FE-ADC 3 WR SPI,
1,2,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,2,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,2,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,2,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,2,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,2,2,V0323,84,0x21b,0xc0000080,0xc0000080,#FE-ADC 4 WR SPI,
1,2,2,V0323,85,0x21c,0x80408000,0x80408000,#FE-ADC 4 WR SPI,
1,2,2,V0323,86,0x21d,0xc0800080,0xc0800080,#FE-ADC 4 WR SPI,
1,2,2,V0323,87,0x21e,0xc080c080,0xc080c080,#FE-ADC 4 WR SPI,
1,2,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,2,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,2,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,2,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,2,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,2,2,V0323,93,0x224,0xc08040,0xc08040,#FE-ADC 5 WR SPI,
1,2,2,V0323,94,0x225,0xc040,0xc040,#FE-ADC 5 WR SPI,
1,2,2,V0323,95,0x226,0x40c000,0x40c000,#FE-ADC 5 WR SPI,
1,2,2,V0323,96,0x227,0x80c00080,0x80c00080,#FE-ADC 5 WR SPI,
1,2,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,2,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,2,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,2,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,2,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,2,2,V0323,102,0x22d,0x800000,0x800000,#FE-ADC 6 WR SPI,
1,2,2,V0323,103,0x22e,0x400040,0x400040,#FE-ADC 6 WR SPI,
1,2,2,V0323,104,0x22f,0xc0004040,0xc0004040,#FE-ADC 6 WR SPI,
1,2,2,V0323,105,0x230,0x80804000,0x80804000,#FE-ADC 6 WR SPI,
1,2,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,2,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,2,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,2,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,2,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,2,2,V0323,111,0x236,0x8080c0c0,0x8080c0c0,#FE-ADC 7 WR SPI,
1,2,2,V0323,112,0x237,0x40000080,0x40000080,#FE-ADC 7 WR SPI,
1,2,2,V0323,113,0x238,0x80000040,0x80000040,#FE-ADC 7 WR SPI,
1,2,2,V0323,114,0x239,0x80c04000,0x80c04000,#FE-ADC 7 WR SPI,
1,2,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,2,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,2,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,2,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,2,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,2,2,V0323,120,0x23f,0x80000000,0x80000000,#FE-ADC 8 WR SPI,
1,2,2,V0323,121,0x240,0xc0c0c0,0xc0c0c0,#FE-ADC 8 WR SPI,
1,2,2,V0323,122,0x241,0x8080c0,0x8080c0,#FE-ADC 8 WR SPI,
1,2,2,V0323,123,0x242,0x804080c0,0x804080c0,#FE-ADC 8 WR SPI,
1,2,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,2,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,2,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,2,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,2,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,2,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,2,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,2,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,2,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,2,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,2,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,2,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,2,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,2,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,2,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,2,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,2,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,2,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,2,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,2,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,2,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,2,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,2,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,2,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,2,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,2,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,2,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,2,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,2,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,2,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,2,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,2,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,2,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,2,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,2,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,2,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,2,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,2,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,2,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,2,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,2,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,2,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,2,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,2,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,2,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,2,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,2,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,2,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,2,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,2,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,2,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,2,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,2,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,2,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,2,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,2,3,V0323,57,0x200,0x800000,0x800000,#FE-ADC 1 WR SPI,
1,2,3,V0323,58,0x201,0x80800080,0x80800080,#FE-ADC 1 WR SPI,
1,2,3,V0323,59,0x202,0xc00040,0xc00040,#FE-ADC 1 WR SPI,
1,2,3,V0323,60,0x203,0x40800080,0x40800080,#FE-ADC 1 WR SPI,
1,2,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,2,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,2,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,2,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,2,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,2,3,V0323,66,0x209,0x80c000c0,0x80c000c0,#FE-ADC 2 WR SPI,
1,2,3,V0323,67,0x20a,0xc04000c0,0xc04000c0,#FE-ADC 2 WR SPI,
1,2,3,V0323,68,0x20b,0x80800080,0x80800080,#FE-ADC 2 WR SPI,
1,2,3,V0323,69,0x20c,0x8000c0c0,0x8000c0c0,#FE-ADC 2 WR SPI,
1,2,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,2,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,2,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,2,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,2,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,2,3,V0323,75,0x212,0xc0c04080,0xc0c04080,#FE-ADC 3 WR SPI,
1,2,3,V0323,76,0x213,0x80408040,0x80408040,#FE-ADC 3 WR SPI,
1,2,3,V0323,77,0x214,0x80c080,0x80c080,#FE-ADC 3 WR SPI,
1,2,3,V0323,78,0x215,0x404080c0,0x404080c0,#FE-ADC 3 WR SPI,
1,2,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,2,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,2,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,2,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,2,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,2,3,V0323,84,0x21b,0x40004080,0x40004080,#FE-ADC 4 WR SPI,
1,2,3,V0323,85,0x21c,0xc00040c0,0xc00040c0,#FE-ADC 4 WR SPI,
1,2,3,V0323,86,0x21d,0xc0808040,0xc0808040,#FE-ADC 4 WR SPI,
1,2,3,V0323,87,0x21e,0x80000000,0x80000000,#FE-ADC 4 WR SPI,
1,2,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,2,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,2,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,2,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,2,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,2,3,V0323,93,0x224,0x40400040,0x40400040,#FE-ADC 5 WR SPI,
1,2,3,V0323,94,0x225,0x80c080,0x80c080,#FE-ADC 5 WR SPI,
1,2,3,V0323,95,0x226,0x80c04000,0x80c04000,#FE-ADC 5 WR SPI,
1,2,3,V0323,96,0x227,0xc0c000,0xc0c000,#FE-ADC 5 WR SPI,
1,2,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,2,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,2,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,2,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,2,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,2,3,V0323,102,0x22d,0xc0c0c040,0xc0c0c040,#FE-ADC 6 WR SPI,
1,2,3,V0323,103,0x22e,0x40800080,0x40800080,#FE-ADC 6 WR SPI,
1,2,3,V0323,104,0x22f,0x808040c0,0x808040c0,#FE-ADC 6 WR SPI,
1,2,3,V0323,105,0x230,0xc00040,0xc00040,#FE-ADC 6 WR SPI,
1,2,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,2,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,2,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,2,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,2,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,2,3,V0323,111,0x236,0x40800040,0x40800040,#FE-ADC 7 WR SPI,
1,2,3,V0323,112,0x237,0x40c000,0x40c000,#FE-ADC 7 WR SPI,
1,2,3,V0323,113,0x238,0x404080,0x404080,#FE-ADC 7 WR SPI,
1,2,3,V0323,114,0x239,0xc0c0,0xc0c0,#FE-ADC 7 WR SPI,
1,2,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,2,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,2,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,2,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,2,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,2,3,V0323,120,0x23f,0xc0404080,0xc0404080,#FE-ADC 8 WR SPI,
1,2,3,V0323,121,0x240,0x8000c080,0x8000c080,#FE-ADC 8 WR SPI,
1,2,3,V0323,122,0x241,0x80c08040,0x80c08040,#FE-ADC 8 WR SPI,
1,2,3,V0323,123,0x242,0x80,0x80,#FE-ADC 8 WR SPI,
1,2,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,2,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,2,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,2,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,2,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,2,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,2,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,2,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,2,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,2,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,2,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,2,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,3,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,3,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,3,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,3,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,3,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,3,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,3,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,3,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,3,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,3,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,3,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,3,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,3,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,3,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,3,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,3,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,3,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,3,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,3,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,3,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,3,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,3,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,3,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,3,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,3,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,3,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,3,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,3,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,3,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,3,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,3,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,3,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,3,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,3,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,3,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,3,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,3,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,3,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,3,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,3,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,3,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,3,0,V0323,57,0x200,0xc0008000,0xc0008000,#FE-ADC 1 WR SPI,
1,3,0,V0323,58,0x201,0x80408040,0x80408040,#FE-ADC 1 WR SPI,
1,3,0,V0323,59,0x202,0x400040c0,0x400040c0,#FE-ADC 1 WR SPI,
1,3,0,V0323,60,0x203,0x40808000,0x40808000,#FE-ADC 1 WR SPI,
1,3,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,3,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,3,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,3,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,3,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,3,0,V0323,66,0x209,0x800080,0x800080,#FE-ADC 2 WR SPI,
1,3,0,V0323,67,0x20a,0x40c000c0,0x40c000c0,#FE-ADC 2 WR SPI,
1,3,0,V0323,68,0x20b,0x80c040c0,0x80c040c0,#FE-ADC 2 WR SPI,
1,3,0,V0323,69,0x20c,0x80c080,0x80c080,#FE-ADC 2 WR SPI,
1,3,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,3,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,3,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,3,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,3,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,3,0,V0323,75,0x212,0x8080c0,0x8080c0,#FE-ADC 3 WR SPI,
1,3,0,V0323,76,0x213,0xc0,0xc0,#FE-ADC 3 WR SPI,
1,3,0,V0323,77,0x214,0xc08080c0,0xc08080c0,#FE-ADC 3 WR SPI,
1,3,0,V0323,78,0x215,0x8040c0,0x8040c0,#FE-ADC 3 WR SPI,
1,3,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,3,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,3,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,3,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,3,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,3,0,V0323,84,0x21b,0x80400040,0x80400040,#FE-ADC 4 WR SPI,
1,3,0,V0323,85,0x21c,0x8000c0,0x8000c0,#FE-ADC 4 WR SPI,
1,3,0,V0323,86,0x21d,0x80c0c0,0x80c0c0,#FE-ADC 4 WR SPI,
1,3,0,V0323,87,0x21e,0x8040c080,0x8040c080,#FE-ADC 4 WR SPI,
1,3,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,3,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,3,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,3,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,3,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,3,0,V0323,93,0x224,0xc00080,0xc00080,#FE-ADC 5 WR SPI,
1,3,0,V0323,94,0x225,0x40404000,0x40404000,#FE-ADC 5 WR SPI,
1,3,0,V0323,95,0x226,0x80004000,0x80004000,#FE-ADC 5 WR SPI,
1,3,0,V0323,96,0x227,0x40c08080,0x40c08080,#FE-ADC 5 WR SPI,
1,3,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,3,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,3,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,3,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,3,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,3,0,V0323,102,0x22d,0x808080,0x808080,#FE-ADC 6 WR SPI,
1,3,0,V0323,103,0x22e,0x8040c0,0x8040c0,#FE-ADC 6 WR SPI,
1,3,0,V0323,104,0x22f,0xc0808080,0xc0808080,#FE-ADC 6 WR SPI,
1,3,0,V0323,105,0x230,0x4000c040,0x4000c040,#FE-ADC 6 WR SPI,
1,3,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,3,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,3,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,3,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,3,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,3,0,V0323,111,0x236,0x40c0c000,0x40c0c000,#FE-ADC 7 WR SPI,
1,3,0,V0323,112,0x237,0x80400080,0x80400080,#FE-ADC 7 WR SPI,
1,3,0,V0323,113,0x238,0x80404000,0x80404000,#FE-ADC 7 WR SPI,
1,3,0,V0323,114,0x239,0x8040,0x8040,#FE-ADC 7 WR SPI,
1,3,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,3,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,3,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,3,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,3,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,3,0,V0323,120,0x23f,0x80c04040,0x80c04040,#FE-ADC 8 WR SPI,
1,3,0,V0323,121,0x240,0x80008080,0x80008080,#FE-ADC 8 WR SPI,
1,3,0,V0323,122,0x241,0x8080,0x8080,#FE-ADC 8 WR SPI,
1,3,0,V0323,123,0x242,0xc040c0,0xc040c0,#FE-ADC 8 WR SPI,
1,3,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,3,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,3,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,3,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,3,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,3,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,3,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,3,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,3,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,3,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,3,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,3,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,3,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,3,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,3,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,3,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,3,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,3,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,3,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,3,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,3,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,3,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,3,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,3,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,3,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,3,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,3,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,3,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,3,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,3,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,3,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,3,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,3,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,3,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,3,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,3,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,3,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,3,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,3,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,3,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,3,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,3,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,3,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,3,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,3,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,3,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,3,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,3,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,3,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,3,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,3,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,3,1,V0323,57,0x200,0x80c0,0x80c0,#FE-ADC 1 WR SPI,
1,3,1,V0323,58,0x201,0x80c080c0,0x80c080c0,#FE-ADC 1 WR SPI,
1,3,1,V0323,59,0x202,0x80800080,0x80800080,#FE-ADC 1 WR SPI,
1,3,1,V0323,60,0x203,0x804000c0,0x804000c0,#FE-ADC 1 WR SPI,
1,3,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,3,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,3,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,3,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,3,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,3,1,V0323,66,0x209,0x40c0,0x40c0,#FE-ADC 2 WR SPI,
1,3,1,V0323,67,0x20a,0xc0000080,0xc0000080,#FE-ADC 2 WR SPI,
1,3,1,V0323,68,0x20b,0x80000000,0x80000000,#FE-ADC 2 WR SPI,
1,3,1,V0323,69,0x20c,0xc04000,0xc04000,#FE-ADC 2 WR SPI,
1,3,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,3,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,3,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,3,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,3,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,3,1,V0323,75,0x212,0x80408080,0x80408080,#FE-ADC 3 WR SPI,
1,3,1,V0323,76,0x213,0x800000c0,0x800000c0,#FE-ADC 3 WR SPI,
1,3,1,V0323,77,0x214,0xc0c0,0xc0c0,#FE-ADC 3 WR SPI,
1,3,1,V0323,78,0x215,0x8000c040,0x8000c040,#FE-ADC 3 WR SPI,
1,3,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,3,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,3,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,3,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,3,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,3,1,V0323,84,0x21b,0xc08040c0,0xc08040c0,#FE-ADC 4 WR SPI,
1,3,1,V0323,85,0x21c,0x4080c000,0x4080c000,#FE-ADC 4 WR SPI,
1,3,1,V0323,86,0x21d,0x80404000,0x80404000,#FE-ADC 4 WR SPI,
1,3,1,V0323,87,0x21e,0x80800080,0x80800080,#FE-ADC 4 WR SPI,
1,3,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,3,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,3,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,3,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,3,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,3,1,V0323,93,0x224,0x800080c0,0x800080c0,#FE-ADC 5 WR SPI,
1,3,1,V0323,94,0x225,0x804080,0x804080,#FE-ADC 5 WR SPI,
1,3,1,V0323,95,0x226,0x8080c0,0x8080c0,#FE-ADC 5 WR SPI,
1,3,1,V0323,96,0x227,0xc080,0xc080,#FE-ADC 5 WR SPI,
1,3,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,3,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,3,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,3,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,3,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,3,1,V0323,102,0x22d,0x8080c000,0x8080c000,#FE-ADC 6 WR SPI,
1,3,1,V0323,103,0x22e,0xc0008040,0xc0008040,#FE-ADC 6 WR SPI,
1,3,1,V0323,104,0x22f,0x8000c000,0x8000c000,#FE-ADC 6 WR SPI,
1,3,1,V0323,105,0x230,0x4000c0,0x4000c0,#FE-ADC 6 WR SPI,
1,3,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,3,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,3,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,3,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,3,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,3,1,V0323,111,0x236,0xc0c08000,0xc0c08000,#FE-ADC 7 WR SPI,
1,3,1,V0323,112,0x237,0x804040c0,0x804040c0,#FE-ADC 7 WR SPI,
1,3,1,V0323,113,0x238,0x40c04000,0x40c04000,#FE-ADC 7 WR SPI,
1,3,1,V0323,114,0x239,0x4040c0c0,0x4040c0c0,#FE-ADC 7 WR SPI,
1,3,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,3,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,3,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,3,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,3,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,3,1,V0323,120,0x23f,0x4080,0x4080,#FE-ADC 8 WR SPI,
1,3,1,V0323,121,0x240,0x80,0x80,#FE-ADC 8 WR SPI,
1,3,1,V0323,122,0x241,0xc0400000,0xc0400000,#FE-ADC 8 WR SPI,
1,3,1,V0323,123,0x242,0x40804080,0x40804080,#FE-ADC 8 WR SPI,
1,3,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,3,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,3,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,3,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,3,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,3,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,3,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,3,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,3,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,3,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,3,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,3,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,3,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,3,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,3,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,3,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,3,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,3,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,3,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,3,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,3,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,3,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,3,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,3,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,3,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,3,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,3,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,3,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,3,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,3,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,3,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,3,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,3,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,3,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,3,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,3,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,3,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,3,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,3,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,3,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,3,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,3,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,3,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,3,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,3,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,3,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,3,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,3,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,3,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,3,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,3,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,3,2,V0323,57,0x200,0xc040,0xc040,#FE-ADC 1 WR SPI,
1,3,2,V0323,58,0x201,0x80404000,0x80404000,#FE-ADC 1 WR SPI,
1,3,2,V0323,59,0x202,0xc040c0c0,0xc040c0c0,#FE-ADC 1 WR SPI,
1,3,2,V0323,60,0x203,0xc0,0xc0,#FE-ADC 1 WR SPI,
1,3,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,3,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,3,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,3,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,3,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,3,2,V0323,66,0x209,0xc0c00080,0xc0c00080,#FE-ADC 2 WR SPI,
1,3,2,V0323,67,0x20a,0x80808000,0x80808000,#FE-ADC 2 WR SPI,
1,3,2,V0323,68,0x20b,0xc08080,0xc08080,#FE-ADC 2 WR SPI,
1,3,2,V0323,69,0x20c,0x80408000,0x80408000,#FE-ADC 2 WR SPI,
1,3,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,3,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,3,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,3,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,3,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,3,2,V0323,75,0x212,0x8080c080,0x8080c080,#FE-ADC 3 WR SPI,
1,3,2,V0323,76,0x213,0xc0c0c080,0xc0c0c080,#FE-ADC 3 WR SPI,
1,3,2,V0323,77,0x214,0x80,0x80,#FE-ADC 3 WR SPI,
1,3,2,V0323,78,0x215,0x80408080,0x80408080,#FE-ADC 3 WR SPI,
1,3,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,3,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,3,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,3,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,3,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,3,2,V0323,84,0x21b,0x40800080,0x40800080,#FE-ADC 4 WR SPI,
1,3,2,V0323,85,0x21c,0xc0c08000,0xc0c08000,#FE-ADC 4 WR SPI,
1,3,2,V0323,86,0x21d,0x804040,0x804040,#FE-ADC 4 WR SPI,
1,3,2,V0323,87,0x21e,0x8080c0,0x8080c0,#FE-ADC 4 WR SPI,
1,3,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,3,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,3,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,3,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,3,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,3,2,V0323,93,0x224,0x40400080,0x40400080,#FE-ADC 5 WR SPI,
1,3,2,V0323,94,0x225,0x40c04040,0x40c04040,#FE-ADC 5 WR SPI,
1,3,2,V0323,95,0x226,0x80408080,0x80408080,#FE-ADC 5 WR SPI,
1,3,2,V0323,96,0x227,0x80c080,0x80c080,#FE-ADC 5 WR SPI,
1,3,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,3,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,3,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,3,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,3,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,3,2,V0323,102,0x22d,0x804000,0x804000,#FE-ADC 6 WR SPI,
1,3,2,V0323,103,0x22e,0x40004080,0x40004080,#FE-ADC 6 WR SPI,
1,3,2,V0323,104,0x22f,0xc0c080,0xc0c080,#FE-ADC 6 WR SPI,
1,3,2,V0323,105,0x230,0x80c00080,0x80c00080,#FE-ADC 6 WR SPI,
1,3,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,3,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,3,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,3,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,3,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,3,2,V0323,111,0x236,0xc0804000,0xc0804000,#FE-ADC 7 WR SPI,
1,3,2,V0323,112,0x237,0x40400080,0x40400080,#FE-ADC 7 WR SPI,
1,3,2,V0323,113,0x238,0x40004000,0x40004000,#FE-ADC 7 WR SPI,
1,3,2,V0323,114,0x239,0xc0000000,0xc0000000,#FE-ADC 7 WR SPI,
1,3,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,3,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,3,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,3,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,3,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,3,2,V0323,120,0x23f,0x4000c0c0,0x4000c0c0,#FE-ADC 8 WR SPI,
1,3,2,V0323,121,0x240,0xc080c040,0xc080c040,#FE-ADC 8 WR SPI,
1,3,2,V0323,122,0x241,0x80c0c0,0x80c0c0,#FE-ADC 8 WR SPI,
1,3,2,V0323,123,0x242,0x804000,0x804000,#FE-ADC 8 WR SPI,
1,3,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,3,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,3,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,3,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,3,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,3,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,3,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,3,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,3,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,3,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,3,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,3,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,3,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,3,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,3,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,3,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,3,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,3,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,3,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,3,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,3,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,3,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,3,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,3,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,3,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,3,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,3,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,3,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,3,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,3,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,3,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,3,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,3,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,3,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,3,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,3,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,3,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,3,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,3,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,3,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,3,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,3,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,3,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,3,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,3,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,3,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,3,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,3,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,3,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,3,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,3,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,3,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,3,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,3,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,3,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,3,3,V0323,57,0x200,0x40408080,0x40408080,#FE-ADC 1 WR SPI,
1,3,3,V0323,58,0x201,0xc040c0c0,0xc040c0c0,#FE-ADC 1 WR SPI,
1,3,3,V0323,59,0x202,0xc0008080,0xc0008080,#FE-ADC 1 WR SPI,
1,3,3,V0323,60,0x203,0xc0804000,0xc0804000,#FE-ADC 1 WR SPI,
1,3,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,3,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,3,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,3,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,3,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,3,3,V0323,66,0x209,0xc00000,0xc00000,#FE-ADC 2 WR SPI,
1,3,3,V0323,67,0x20a,0x40408080,0x40408080,#FE-ADC 2 WR SPI,
1,3,3,V0323,68,0x20b,0x80404040,0x80404040,#FE-ADC 2 WR SPI,
1,3,3,V0323,69,0x20c,0x80008040,0x80008040,#FE-ADC 2 WR SPI,
1,3,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,3,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,3,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,3,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,3,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,3,3,V0323,75,0x212,0xc0404080,0xc0404080,#FE-ADC 3 WR SPI,
1,3,3,V0323,76,0x213,0x400080,0x400080,#FE-ADC 3 WR SPI,
1,3,3,V0323,77,0x214,0x80804000,0x80804000,#FE-ADC 3 WR SPI,
1,3,3,V0323,78,0x215,0x80c08080,0x80c08080,#FE-ADC 3 WR SPI,
1,3,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,3,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,3,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,3,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,3,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,3,3,V0323,84,0x21b,0x8080c0,0x8080c0,#FE-ADC 4 WR SPI,
1,3,3,V0323,85,0x21c,0xc00000c0,0xc00000c0,#FE-ADC 4 WR SPI,
1,3,3,V0323,86,0x21d,0x8080c080,0x8080c080,#FE-ADC 4 WR SPI,
1,3,3,V0323,87,0x21e,0xc08080c0,0xc08080c0,#FE-ADC 4 WR SPI,
1,3,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,3,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,3,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,3,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,3,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,3,3,V0323,93,0x224,0x80c0c000,0x80c0c000,#FE-ADC 5 WR SPI,
1,3,3,V0323,94,0x225,0x4040c080,0x4040c080,#FE-ADC 5 WR SPI,
1,3,3,V0323,95,0x226,0x80804040,0x80804040,#FE-ADC 5 WR SPI,
1,3,3,V0323,96,0x227,0x4080c040,0x4080c040,#FE-ADC 5 WR SPI,
1,3,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,3,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,3,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,3,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,3,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,3,3,V0323,102,0x22d,0x40004080,0x40004080,#FE-ADC 6 WR SPI,
1,3,3,V0323,103,0x22e,0x40008040,0x40008040,#FE-ADC 6 WR SPI,
1,3,3,V0323,104,0x22f,0xc080c040,0xc080c040,#FE-ADC 6 WR SPI,
1,3,3,V0323,105,0x230,0xc040c000,0xc040c000,#FE-ADC 6 WR SPI,
1,3,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,3,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,3,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,3,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,3,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,3,3,V0323,111,0x236,0x80c00040,0x80c00040,#FE-ADC 7 WR SPI,
1,3,3,V0323,112,0x237,0x8080c0,0x8080c0,#FE-ADC 7 WR SPI,
1,3,3,V0323,113,0x238,0x80,0x80,#FE-ADC 7 WR SPI,
1,3,3,V0323,114,0x239,0x8000c080,0x8000c080,#FE-ADC 7 WR SPI,
1,3,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,3,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,3,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,3,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,3,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,3,3,V0323,120,0x23f,0x80000000,0x80000000,#FE-ADC 8 WR SPI,
1,3,3,V0323,121,0x240,0x80c04000,0x80c04000,#FE-ADC 8 WR SPI,
1,3,3,V0323,122,0x241,0xc0008080,0xc0008080,#FE-ADC 8 WR SPI,
1,3,3,V0323,123,0x242,0x8080c0,0x8080c0,#FE-ADC 8 WR SPI,
1,3,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,3,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,3,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,3,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,3,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,3,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,3,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,3,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,3,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,3,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,3,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,3,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,4,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,4,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,4,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,4,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,4,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,4,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,4,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,4,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,4,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,4,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,4,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,4,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,4,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,4,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,4,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,4,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,4,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,4,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,4,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,4,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,4,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,4,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,4,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,4,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,4,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,4,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,4,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,4,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,4,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,4,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,4,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,4,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,4,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,4,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,4,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,4,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,4,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,4,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,4,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,4,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,4,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,4,0,V0323,57,0x200,0xc04000,0xc04000,#FE-ADC 1 WR SPI,
1,4,0,V0323,58,0x201,0xc08000,0xc08000,#FE-ADC 1 WR SPI,
1,4,0,V0323,59,0x202,0x40408000,0x40408000,#FE-ADC 1 WR SPI,
1,4,0,V0323,60,0x203,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
1,4,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,4,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,4,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,4,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,4,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,4,0,V0323,66,0x209,0x808000,0x808000,#FE-ADC 2 WR SPI,
1,4,0,V0323,67,0x20a,0x408040c0,0x408040c0,#FE-ADC 2 WR SPI,
1,4,0,V0323,68,0x20b,0x40008000,0x40008000,#FE-ADC 2 WR SPI,
1,4,0,V0323,69,0x20c,0x8000,0x8000,#FE-ADC 2 WR SPI,
1,4,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,4,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,4,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,4,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,4,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,4,0,V0323,75,0x212,0x4000c040,0x4000c040,#FE-ADC 3 WR SPI,
1,4,0,V0323,76,0x213,0x808080,0x808080,#FE-ADC 3 WR SPI,
1,4,0,V0323,77,0x214,0x80404000,0x80404000,#FE-ADC 3 WR SPI,
1,4,0,V0323,78,0x215,0xc000c080,0xc000c080,#FE-ADC 3 WR SPI,
1,4,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,4,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,4,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,4,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,4,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,4,0,V0323,84,0x21b,0x40804040,0x40804040,#FE-ADC 4 WR SPI,
1,4,0,V0323,85,0x21c,0xc0c00000,0xc0c00000,#FE-ADC 4 WR SPI,
1,4,0,V0323,86,0x21d,0x80,0x80,#FE-ADC 4 WR SPI,
1,4,0,V0323,87,0x21e,0x80c04000,0x80c04000,#FE-ADC 4 WR SPI,
1,4,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,4,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,4,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,4,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,4,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,4,0,V0323,93,0x224,0xc0c00080,0xc0c00080,#FE-ADC 5 WR SPI,
1,4,0,V0323,94,0x225,0x800000,0x800000,#FE-ADC 5 WR SPI,
1,4,0,V0323,95,0x226,0xc0c0c0c0,0xc0c0c0c0,#FE-ADC 5 WR SPI,
1,4,0,V0323,96,0x227,0x40c08000,0x40c08000,#FE-ADC 5 WR SPI,
1,4,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,4,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,4,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,4,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,4,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,4,0,V0323,102,0x22d,0x80008000,0x80008000,#FE-ADC 6 WR SPI,
1,4,0,V0323,103,0x22e,0x80008000,0x80008000,#FE-ADC 6 WR SPI,
1,4,0,V0323,104,0x22f,0xc0c0c000,0xc0c0c000,#FE-ADC 6 WR SPI,
1,4,0,V0323,105,0x230,0xc08080,0xc08080,#FE-ADC 6 WR SPI,
1,4,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,4,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,4,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,4,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,4,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,4,0,V0323,111,0x236,0xc080c0c0,0xc080c0c0,#FE-ADC 7 WR SPI,
1,4,0,V0323,112,0x237,0xc00000,0xc00000,#FE-ADC 7 WR SPI,
1,4,0,V0323,113,0x238,0x808080,0x808080,#FE-ADC 7 WR SPI,
1,4,0,V0323,114,0x239,0x80,0x80,#FE-ADC 7 WR SPI,
1,4,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,4,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,4,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,4,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,4,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,4,0,V0323,120,0x23f,0x80804000,0x80804000,#FE-ADC 8 WR SPI,
1,4,0,V0323,121,0x240,0xc000c040,0xc000c040,#FE-ADC 8 WR SPI,
1,4,0,V0323,122,0x241,0x8000c0c0,0x8000c0c0,#FE-ADC 8 WR SPI,
1,4,0,V0323,123,0x242,0xc0000040,0xc0000040,#FE-ADC 8 WR SPI,
1,4,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,4,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,4,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,4,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,4,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,4,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,4,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,4,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,4,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,4,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,4,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,4,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,4,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,4,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,4,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,4,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,4,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,4,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,4,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,4,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,4,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,4,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,4,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,4,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,4,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,4,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,4,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,4,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,4,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,4,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,4,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,4,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,4,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,4,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,4,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,4,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,4,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,4,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,4,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,4,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,4,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,4,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,4,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,4,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,4,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,4,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,4,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,4,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,4,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,4,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,4,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,4,1,V0323,57,0x200,0xc00000c0,0xc00000c0,#FE-ADC 1 WR SPI,
1,4,1,V0323,58,0x201,0x40c0c040,0x40c0c040,#FE-ADC 1 WR SPI,
1,4,1,V0323,59,0x202,0x808000c0,0x808000c0,#FE-ADC 1 WR SPI,
1,4,1,V0323,60,0x203,0x800000c0,0x800000c0,#FE-ADC 1 WR SPI,
1,4,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,4,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,4,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,4,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,4,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,4,1,V0323,66,0x209,0x40808000,0x40808000,#FE-ADC 2 WR SPI,
1,4,1,V0323,67,0x20a,0x80c0c0c0,0x80c0c0c0,#FE-ADC 2 WR SPI,
1,4,1,V0323,68,0x20b,0x400080,0x400080,#FE-ADC 2 WR SPI,
1,4,1,V0323,69,0x20c,0x400080,0x400080,#FE-ADC 2 WR SPI,
1,4,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,4,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,4,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,4,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,4,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,4,1,V0323,75,0x212,0x80800000,0x80800000,#FE-ADC 3 WR SPI,
1,4,1,V0323,76,0x213,0x8080c0,0x8080c0,#FE-ADC 3 WR SPI,
1,4,1,V0323,77,0x214,0xc0404040,0xc0404040,#FE-ADC 3 WR SPI,
1,4,1,V0323,78,0x215,0x80,0x80,#FE-ADC 3 WR SPI,
1,4,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,4,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,4,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,4,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,4,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,4,1,V0323,84,0x21b,0x80808000,0x80808000,#FE-ADC 4 WR SPI,
1,4,1,V0323,85,0x21c,0x40000080,0x40000080,#FE-ADC 4 WR SPI,
1,4,1,V0323,86,0x21d,0x4080c080,0x4080c080,#FE-ADC 4 WR SPI,
1,4,1,V0323,87,0x21e,0x800000,0x800000,#FE-ADC 4 WR SPI,
1,4,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,4,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,4,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,4,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,4,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,4,1,V0323,93,0x224,0xc00000c0,0xc00000c0,#FE-ADC 5 WR SPI,
1,4,1,V0323,94,0x225,0x408080,0x408080,#FE-ADC 5 WR SPI,
1,4,1,V0323,95,0x226,0x80000080,0x80000080,#FE-ADC 5 WR SPI,
1,4,1,V0323,96,0x227,0x808000c0,0x808000c0,#FE-ADC 5 WR SPI,
1,4,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,4,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,4,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,4,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,4,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,4,1,V0323,102,0x22d,0x804000,0x804000,#FE-ADC 6 WR SPI,
1,4,1,V0323,103,0x22e,0xc0000000,0xc0000000,#FE-ADC 6 WR SPI,
1,4,1,V0323,104,0x22f,0x80800000,0x80800000,#FE-ADC 6 WR SPI,
1,4,1,V0323,105,0x230,0xc00080,0xc00080,#FE-ADC 6 WR SPI,
1,4,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,4,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,4,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,4,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,4,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,4,1,V0323,111,0x236,0x40c00080,0x40c00080,#FE-ADC 7 WR SPI,
1,4,1,V0323,112,0x237,0x80400080,0x80400080,#FE-ADC 7 WR SPI,
1,4,1,V0323,113,0x238,0x808080,0x808080,#FE-ADC 7 WR SPI,
1,4,1,V0323,114,0x239,0xc00000,0xc00000,#FE-ADC 7 WR SPI,
1,4,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,4,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,4,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,4,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,4,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,4,1,V0323,120,0x23f,0x8000c080,0x8000c080,#FE-ADC 8 WR SPI,
1,4,1,V0323,121,0x240,0x808040c0,0x808040c0,#FE-ADC 8 WR SPI,
1,4,1,V0323,122,0x241,0x80000000,0x80000000,#FE-ADC 8 WR SPI,
1,4,1,V0323,123,0x242,0xc000,0xc000,#FE-ADC 8 WR SPI,
1,4,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,4,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,4,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,4,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,4,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,4,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,4,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,4,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,4,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,4,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,4,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,4,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,4,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,4,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,4,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,4,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,4,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,4,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,4,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,4,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,4,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,4,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,4,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,4,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,4,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,4,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,4,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,4,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,4,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,4,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,4,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,4,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,4,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,4,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,4,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,4,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,4,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,4,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,4,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,4,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,4,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,4,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,4,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,4,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,4,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,4,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,4,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,4,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,4,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,4,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,4,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,4,2,V0323,57,0x200,0xc00000,0xc00000,#FE-ADC 1 WR SPI,
1,4,2,V0323,58,0x201,0x80c08040,0x80c08040,#FE-ADC 1 WR SPI,
1,4,2,V0323,59,0x202,0x40800000,0x40800000,#FE-ADC 1 WR SPI,
1,4,2,V0323,60,0x203,0x80800080,0x80800080,#FE-ADC 1 WR SPI,
1,4,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,4,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,4,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,4,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,4,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,4,2,V0323,66,0x209,0x80808000,0x80808000,#FE-ADC 2 WR SPI,
1,4,2,V0323,67,0x20a,0x80008040,0x80008040,#FE-ADC 2 WR SPI,
1,4,2,V0323,68,0x20b,0x80804080,0x80804080,#FE-ADC 2 WR SPI,
1,4,2,V0323,69,0x20c,0xc0008080,0xc0008080,#FE-ADC 2 WR SPI,
1,4,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,4,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,4,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,4,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,4,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,4,2,V0323,75,0x212,0x40408040,0x40408040,#FE-ADC 3 WR SPI,
1,4,2,V0323,76,0x213,0x80008080,0x80008080,#FE-ADC 3 WR SPI,
1,4,2,V0323,77,0x214,0x8040,0x8040,#FE-ADC 3 WR SPI,
1,4,2,V0323,78,0x215,0xc0408080,0xc0408080,#FE-ADC 3 WR SPI,
1,4,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,4,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,4,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,4,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,4,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,4,2,V0323,84,0x21b,0x8040c080,0x8040c080,#FE-ADC 4 WR SPI,
1,4,2,V0323,85,0x21c,0x4040c000,0x4040c000,#FE-ADC 4 WR SPI,
1,4,2,V0323,86,0x21d,0x80c00080,0x80c00080,#FE-ADC 4 WR SPI,
1,4,2,V0323,87,0x21e,0x8000c080,0x8000c080,#FE-ADC 4 WR SPI,
1,4,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,4,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,4,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,4,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,4,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,4,2,V0323,93,0x224,0xc000,0xc000,#FE-ADC 5 WR SPI,
1,4,2,V0323,94,0x225,0xc0000000,0xc0000000,#FE-ADC 5 WR SPI,
1,4,2,V0323,95,0x226,0xc000c0c0,0xc000c0c0,#FE-ADC 5 WR SPI,
1,4,2,V0323,96,0x227,0x4080,0x4080,#FE-ADC 5 WR SPI,
1,4,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,4,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,4,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,4,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,4,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,4,2,V0323,102,0x22d,0x80c00000,0x80c00000,#FE-ADC 6 WR SPI,
1,4,2,V0323,103,0x22e,0xc0800000,0xc0800000,#FE-ADC 6 WR SPI,
1,4,2,V0323,104,0x22f,0x400000,0x400000,#FE-ADC 6 WR SPI,
1,4,2,V0323,105,0x230,0x80c08040,0x80c08040,#FE-ADC 6 WR SPI,
1,4,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,4,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,4,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,4,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,4,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,4,2,V0323,111,0x236,0x40,0x40,#FE-ADC 7 WR SPI,
1,4,2,V0323,112,0x237,0x80c0c040,0x80c0c040,#FE-ADC 7 WR SPI,
1,4,2,V0323,113,0x238,0x8080c080,0x8080c080,#FE-ADC 7 WR SPI,
1,4,2,V0323,114,0x239,0x80008080,0x80008080,#FE-ADC 7 WR SPI,
1,4,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,4,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,4,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,4,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,4,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,4,2,V0323,120,0x23f,0xc0c00080,0xc0c00080,#FE-ADC 8 WR SPI,
1,4,2,V0323,121,0x240,0xc0008000,0xc0008000,#FE-ADC 8 WR SPI,
1,4,2,V0323,122,0x241,0x80000080,0x80000080,#FE-ADC 8 WR SPI,
1,4,2,V0323,123,0x242,0x80800080,0x80800080,#FE-ADC 8 WR SPI,
1,4,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,4,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,4,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,4,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,4,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,4,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,4,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,4,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,4,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,4,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
1,4,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
1,4,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
1,4,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
1,4,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
1,4,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
1,4,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
1,4,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
1,4,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
1,4,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
1,4,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
1,4,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
1,4,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
1,4,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
1,4,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
1,4,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
1,4,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
1,4,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,4,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,4,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,4,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
1,4,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
1,4,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
1,4,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
1,4,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
1,4,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
1,4,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
1,4,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
1,4,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
1,4,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
1,4,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
1,4,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
1,4,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
1,4,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
1,4,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
1,4,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
1,4,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
1,4,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
1,4,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
1,4,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
1,4,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
1,4,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
1,4,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
1,4,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
1,4,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
1,4,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
1,4,3,V0323,57,0x200,0xc0000040,0xc0000040,#FE-ADC 1 WR SPI,
1,4,3,V0323,58,0x201,0x40808040,0x40808040,#FE-ADC 1 WR SPI,
1,4,3,V0323,59,0x202,0x80c040c0,0x80c040c0,#FE-ADC 1 WR SPI,
1,4,3,V0323,60,0x203,0xc0c04040,0xc0c04040,#FE-ADC 1 WR SPI,
1,4,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
1,4,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
1,4,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,4,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
1,4,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
1,4,3,V0323,66,0x209,0x80408040,0x80408040,#FE-ADC 2 WR SPI,
1,4,3,V0323,67,0x20a,0x80808080,0x80808080,#FE-ADC 2 WR SPI,
1,4,3,V0323,68,0x20b,0x80c000c0,0x80c000c0,#FE-ADC 2 WR SPI,
1,4,3,V0323,69,0x20c,0x800040,0x800040,#FE-ADC 2 WR SPI,
1,4,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
1,4,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
1,4,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,4,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
1,4,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
1,4,3,V0323,75,0x212,0x80408000,0x80408000,#FE-ADC 3 WR SPI,
1,4,3,V0323,76,0x213,0x8080c040,0x8080c040,#FE-ADC 3 WR SPI,
1,4,3,V0323,77,0x214,0x400080c0,0x400080c0,#FE-ADC 3 WR SPI,
1,4,3,V0323,78,0x215,0x8000c080,0x8000c080,#FE-ADC 3 WR SPI,
1,4,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
1,4,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,4,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
1,4,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
1,4,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
1,4,3,V0323,84,0x21b,0x40404080,0x40404080,#FE-ADC 4 WR SPI,
1,4,3,V0323,85,0x21c,0xc000,0xc000,#FE-ADC 4 WR SPI,
1,4,3,V0323,86,0x21d,0x804000,0x804000,#FE-ADC 4 WR SPI,
1,4,3,V0323,87,0x21e,0x80804080,0x80804080,#FE-ADC 4 WR SPI,
1,4,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
1,4,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,4,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
1,4,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
1,4,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
1,4,3,V0323,93,0x224,0x80004040,0x80004040,#FE-ADC 5 WR SPI,
1,4,3,V0323,94,0x225,0x40808080,0x40808080,#FE-ADC 5 WR SPI,
1,4,3,V0323,95,0x226,0x40404000,0x40404000,#FE-ADC 5 WR SPI,
1,4,3,V0323,96,0x227,0x808040,0x808040,#FE-ADC 5 WR SPI,
1,4,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
1,4,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
1,4,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,4,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
1,4,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
1,4,3,V0323,102,0x22d,0x80804000,0x80804000,#FE-ADC 6 WR SPI,
1,4,3,V0323,103,0x22e,0x400080c0,0x400080c0,#FE-ADC 6 WR SPI,
1,4,3,V0323,104,0x22f,0x40000080,0x40000080,#FE-ADC 6 WR SPI,
1,4,3,V0323,105,0x230,0xc0408080,0xc0408080,#FE-ADC 6 WR SPI,
1,4,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
1,4,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
1,4,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,4,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
1,4,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
1,4,3,V0323,111,0x236,0x8080c000,0x8080c000,#FE-ADC 7 WR SPI,
1,4,3,V0323,112,0x237,0x80c080c0,0x80c080c0,#FE-ADC 7 WR SPI,
1,4,3,V0323,113,0x238,0x80c04080,0x80c04080,#FE-ADC 7 WR SPI,
1,4,3,V0323,114,0x239,0xc0400040,0xc0400040,#FE-ADC 7 WR SPI,
1,4,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
1,4,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,4,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
1,4,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
1,4,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
1,4,3,V0323,120,0x23f,0x8080c040,0x8080c040,#FE-ADC 8 WR SPI,
1,4,3,V0323,121,0x240,0xc04080,0xc04080,#FE-ADC 8 WR SPI,
1,4,3,V0323,122,0x241,0x40804040,0x40804040,#FE-ADC 8 WR SPI,
1,4,3,V0323,123,0x242,0xc0c0c0,0xc0c0c0,#FE-ADC 8 WR SPI,
1,4,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
1,4,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,4,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
1,4,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
1,4,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
1,4,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
1,4,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
1,4,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
1,4,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
1,4,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
1,4,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
1,4,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,0,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,0,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,0,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,0,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,0,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,0,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,0,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,0,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,0,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,0,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,0,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,0,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,0,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,0,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,0,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,0,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,0,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,0,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,0,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,0,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,0,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,0,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,0,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,0,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,0,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,0,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,0,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,0,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,0,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,0,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,0,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,0,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,0,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,0,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,0,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,0,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,0,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,0,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,0,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,0,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,0,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,0,0,V0323,57,0x200,0xc04040,0xc04040,#FE-ADC 1 WR SPI,
2,0,0,V0323,58,0x201,0x80000080,0x80000080,#FE-ADC 1 WR SPI,
2,0,0,V0323,59,0x202,0x800040,0x800040,#FE-ADC 1 WR SPI,
2,0,0,V0323,60,0x203,0xc0c00000,0xc0c00000,#FE-ADC 1 WR SPI,
2,0,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,0,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,0,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,0,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,0,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,0,0,V0323,66,0x209,0xc040c040,0xc040c040,#FE-ADC 2 WR SPI,
2,0,0,V0323,67,0x20a,0xc0800000,0xc0800000,#FE-ADC 2 WR SPI,
2,0,0,V0323,68,0x20b,0x8080c0,0x8080c0,#FE-ADC 2 WR SPI,
2,0,0,V0323,69,0x20c,0x80c04040,0x80c04040,#FE-ADC 2 WR SPI,
2,0,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,0,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,0,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,0,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,0,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,0,0,V0323,75,0x212,0xc0008040,0xc0008040,#FE-ADC 3 WR SPI,
2,0,0,V0323,76,0x213,0x400080c0,0x400080c0,#FE-ADC 3 WR SPI,
2,0,0,V0323,77,0x214,0x80c0c0,0x80c0c0,#FE-ADC 3 WR SPI,
2,0,0,V0323,78,0x215,0x40800080,0x40800080,#FE-ADC 3 WR SPI,
2,0,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,0,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,0,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,0,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,0,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,0,0,V0323,84,0x21b,0x80c08000,0x80c08000,#FE-ADC 4 WR SPI,
2,0,0,V0323,85,0x21c,0x4000c000,0x4000c000,#FE-ADC 4 WR SPI,
2,0,0,V0323,86,0x21d,0x800040c0,0x800040c0,#FE-ADC 4 WR SPI,
2,0,0,V0323,87,0x21e,0xc0408040,0xc0408040,#FE-ADC 4 WR SPI,
2,0,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,0,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,0,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,0,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,0,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,0,0,V0323,93,0x224,0x400000,0x400000,#FE-ADC 5 WR SPI,
2,0,0,V0323,94,0x225,0xc00040,0xc00040,#FE-ADC 5 WR SPI,
2,0,0,V0323,95,0x226,0xc00040,0xc00040,#FE-ADC 5 WR SPI,
2,0,0,V0323,96,0x227,0x40808080,0x40808080,#FE-ADC 5 WR SPI,
2,0,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,0,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,0,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,0,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,0,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,0,0,V0323,102,0x22d,0x80404080,0x80404080,#FE-ADC 6 WR SPI,
2,0,0,V0323,103,0x22e,0x80408080,0x80408080,#FE-ADC 6 WR SPI,
2,0,0,V0323,104,0x22f,0xc0800040,0xc0800040,#FE-ADC 6 WR SPI,
2,0,0,V0323,105,0x230,0x80c040c0,0x80c040c0,#FE-ADC 6 WR SPI,
2,0,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,0,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,0,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,0,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,0,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,0,0,V0323,111,0x236,0xc00080c0,0xc00080c0,#FE-ADC 7 WR SPI,
2,0,0,V0323,112,0x237,0x408000c0,0x408000c0,#FE-ADC 7 WR SPI,
2,0,0,V0323,113,0x238,0xc040c0c0,0xc040c0c0,#FE-ADC 7 WR SPI,
2,0,0,V0323,114,0x239,0x408080,0x408080,#FE-ADC 7 WR SPI,
2,0,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,0,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,0,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,0,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,0,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,0,0,V0323,120,0x23f,0x80000080,0x80000080,#FE-ADC 8 WR SPI,
2,0,0,V0323,121,0x240,0xc080c0,0xc080c0,#FE-ADC 8 WR SPI,
2,0,0,V0323,122,0x241,0x40808040,0x40808040,#FE-ADC 8 WR SPI,
2,0,0,V0323,123,0x242,0x8000c0,0x8000c0,#FE-ADC 8 WR SPI,
2,0,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,0,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,0,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,0,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,0,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,0,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,0,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,0,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,0,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,0,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,0,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,0,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,0,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,0,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,0,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,0,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,0,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,0,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,0,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,0,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,0,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,0,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,0,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,0,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,0,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,0,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,0,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,0,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,0,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,0,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,0,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,0,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,0,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,0,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,0,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,0,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,0,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,0,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,0,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,0,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,0,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,0,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,0,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,0,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,0,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,0,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,0,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,0,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,0,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,0,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,0,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,0,1,V0323,57,0x200,0x8080,0x8080,#FE-ADC 1 WR SPI,
2,0,1,V0323,58,0x201,0xc0408000,0xc0408000,#FE-ADC 1 WR SPI,
2,0,1,V0323,59,0x202,0xc0400080,0xc0400080,#FE-ADC 1 WR SPI,
2,0,1,V0323,60,0x203,0xc0008040,0xc0008040,#FE-ADC 1 WR SPI,
2,0,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,0,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,0,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,0,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,0,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,0,1,V0323,66,0x209,0x80,0x80,#FE-ADC 2 WR SPI,
2,0,1,V0323,67,0x20a,0xc0008000,0xc0008000,#FE-ADC 2 WR SPI,
2,0,1,V0323,68,0x20b,0x40c08080,0x40c08080,#FE-ADC 2 WR SPI,
2,0,1,V0323,69,0x20c,0xc00040,0xc00040,#FE-ADC 2 WR SPI,
2,0,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,0,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,0,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,0,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,0,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,0,1,V0323,75,0x212,0x80804040,0x80804040,#FE-ADC 3 WR SPI,
2,0,1,V0323,76,0x213,0xc080c000,0xc080c000,#FE-ADC 3 WR SPI,
2,0,1,V0323,77,0x214,0x4000,0x4000,#FE-ADC 3 WR SPI,
2,0,1,V0323,78,0x215,0xc0004000,0xc0004000,#FE-ADC 3 WR SPI,
2,0,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,0,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,0,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,0,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,0,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,0,1,V0323,84,0x21b,0x80c04080,0x80c04080,#FE-ADC 4 WR SPI,
2,0,1,V0323,85,0x21c,0x8000c0c0,0x8000c0c0,#FE-ADC 4 WR SPI,
2,0,1,V0323,86,0x21d,0xc0c0c040,0xc0c0c040,#FE-ADC 4 WR SPI,
2,0,1,V0323,87,0x21e,0x40c0c0,0x40c0c0,#FE-ADC 4 WR SPI,
2,0,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,0,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,0,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,0,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,0,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,0,1,V0323,93,0x224,0x404080,0x404080,#FE-ADC 5 WR SPI,
2,0,1,V0323,94,0x225,0x80c0c0c0,0x80c0c0c0,#FE-ADC 5 WR SPI,
2,0,1,V0323,95,0x226,0x800040c0,0x800040c0,#FE-ADC 5 WR SPI,
2,0,1,V0323,96,0x227,0x40c08080,0x40c08080,#FE-ADC 5 WR SPI,
2,0,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,0,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,0,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,0,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,0,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,0,1,V0323,102,0x22d,0xc0000040,0xc0000040,#FE-ADC 6 WR SPI,
2,0,1,V0323,103,0x22e,0xc08040,0xc08040,#FE-ADC 6 WR SPI,
2,0,1,V0323,104,0x22f,0x80008040,0x80008040,#FE-ADC 6 WR SPI,
2,0,1,V0323,105,0x230,0x808040,0x808040,#FE-ADC 6 WR SPI,
2,0,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,0,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,0,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,0,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,0,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,0,1,V0323,111,0x236,0xc0c080,0xc0c080,#FE-ADC 7 WR SPI,
2,0,1,V0323,112,0x237,0x4000c000,0x4000c000,#FE-ADC 7 WR SPI,
2,0,1,V0323,113,0x238,0x40c00040,0x40c00040,#FE-ADC 7 WR SPI,
2,0,1,V0323,114,0x239,0x80408000,0x80408000,#FE-ADC 7 WR SPI,
2,0,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,0,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,0,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,0,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,0,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,0,1,V0323,120,0x23f,0x40808080,0x40808080,#FE-ADC 8 WR SPI,
2,0,1,V0323,121,0x240,0xc0c080c0,0xc0c080c0,#FE-ADC 8 WR SPI,
2,0,1,V0323,122,0x241,0x40c0,0x40c0,#FE-ADC 8 WR SPI,
2,0,1,V0323,123,0x242,0xc0808000,0xc0808000,#FE-ADC 8 WR SPI,
2,0,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,0,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,0,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,0,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,0,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,0,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,0,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,0,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,0,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,0,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,0,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,0,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,0,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,0,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,0,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,0,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,0,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,0,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,0,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,0,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,0,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,0,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,0,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,0,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,0,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,0,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,0,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,0,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,0,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,0,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,0,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,0,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,0,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,0,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,0,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,0,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,0,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,0,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,0,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,0,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,0,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,0,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,0,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,0,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,0,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,0,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,0,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,0,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,0,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,0,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,0,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,0,2,V0323,57,0x200,0xc040c040,0xc040c040,#FE-ADC 1 WR SPI,
2,0,2,V0323,58,0x201,0x4000c0,0x4000c0,#FE-ADC 1 WR SPI,
2,0,2,V0323,59,0x202,0x40c08000,0x40c08000,#FE-ADC 1 WR SPI,
2,0,2,V0323,60,0x203,0x8040c040,0x8040c040,#FE-ADC 1 WR SPI,
2,0,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,0,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,0,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,0,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,0,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,0,2,V0323,66,0x209,0x80400080,0x80400080,#FE-ADC 2 WR SPI,
2,0,2,V0323,67,0x20a,0xc0000080,0xc0000080,#FE-ADC 2 WR SPI,
2,0,2,V0323,68,0x20b,0xc040,0xc040,#FE-ADC 2 WR SPI,
2,0,2,V0323,69,0x20c,0x80008000,0x80008000,#FE-ADC 2 WR SPI,
2,0,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,0,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,0,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,0,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,0,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,0,2,V0323,75,0x212,0x80c00000,0x80c00000,#FE-ADC 3 WR SPI,
2,0,2,V0323,76,0x213,0xc0008080,0xc0008080,#FE-ADC 3 WR SPI,
2,0,2,V0323,77,0x214,0x4080,0x4080,#FE-ADC 3 WR SPI,
2,0,2,V0323,78,0x215,0x80,0x80,#FE-ADC 3 WR SPI,
2,0,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,0,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,0,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,0,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,0,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,0,2,V0323,84,0x21b,0xc0408040,0xc0408040,#FE-ADC 4 WR SPI,
2,0,2,V0323,85,0x21c,0xc0808080,0xc0808080,#FE-ADC 4 WR SPI,
2,0,2,V0323,86,0x21d,0x40c0c000,0x40c0c000,#FE-ADC 4 WR SPI,
2,0,2,V0323,87,0x21e,0x408040,0x408040,#FE-ADC 4 WR SPI,
2,0,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,0,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,0,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,0,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,0,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,0,2,V0323,93,0x224,0x8000,0x8000,#FE-ADC 5 WR SPI,
2,0,2,V0323,94,0x225,0x80c040,0x80c040,#FE-ADC 5 WR SPI,
2,0,2,V0323,95,0x226,0x808040,0x808040,#FE-ADC 5 WR SPI,
2,0,2,V0323,96,0x227,0x8080c0c0,0x8080c0c0,#FE-ADC 5 WR SPI,
2,0,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,0,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,0,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,0,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,0,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,0,2,V0323,102,0x22d,0xc0808080,0xc0808080,#FE-ADC 6 WR SPI,
2,0,2,V0323,103,0x22e,0xc000c000,0xc000c000,#FE-ADC 6 WR SPI,
2,0,2,V0323,104,0x22f,0x80008080,0x80008080,#FE-ADC 6 WR SPI,
2,0,2,V0323,105,0x230,0x80400000,0x80400000,#FE-ADC 6 WR SPI,
2,0,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,0,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,0,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,0,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,0,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,0,2,V0323,111,0x236,0x80400040,0x80400040,#FE-ADC 7 WR SPI,
2,0,2,V0323,112,0x237,0xc0000000,0xc0000000,#FE-ADC 7 WR SPI,
2,0,2,V0323,113,0x238,0x40008040,0x40008040,#FE-ADC 7 WR SPI,
2,0,2,V0323,114,0x239,0x80408000,0x80408000,#FE-ADC 7 WR SPI,
2,0,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,0,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,0,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,0,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,0,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,0,2,V0323,120,0x23f,0x80804000,0x80804000,#FE-ADC 8 WR SPI,
2,0,2,V0323,121,0x240,0x804040,0x804040,#FE-ADC 8 WR SPI,
2,0,2,V0323,122,0x241,0x80404000,0x80404000,#FE-ADC 8 WR SPI,
2,0,2,V0323,123,0x242,0x40c040c0,0x40c040c0,#FE-ADC 8 WR SPI,
2,0,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,0,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,0,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,0,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,0,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,0,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,0,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,0,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,0,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,0,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,0,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,0,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,0,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,0,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,0,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,0,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,0,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,0,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,0,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,0,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,0,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,0,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,0,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,0,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,0,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,0,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,0,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,0,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,0,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,0,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,0,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,0,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,0,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,0,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,0,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,0,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,0,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,0,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,0,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,0,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,0,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,0,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,0,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,0,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,0,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,0,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,0,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,0,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,0,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,0,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,0,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,0,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,0,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,0,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,0,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,0,3,V0323,57,0x200,0xc0000080,0xc0000080,#FE-ADC 1 WR SPI,
2,0,3,V0323,58,0x201,0x80c0c080,0x80c0c080,#FE-ADC 1 WR SPI,
2,0,3,V0323,59,0x202,0x80800080,0x80800080,#FE-ADC 1 WR SPI,
2,0,3,V0323,60,0x203,0xc00000,0xc00000,#FE-ADC 1 WR SPI,
2,0,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,0,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,0,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,0,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,0,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,0,3,V0323,66,0x209,0x8080c080,0x8080c080,#FE-ADC 2 WR SPI,
2,0,3,V0323,67,0x20a,0x80008040,0x80008040,#FE-ADC 2 WR SPI,
2,0,3,V0323,68,0x20b,0x404080,0x404080,#FE-ADC 2 WR SPI,
2,0,3,V0323,69,0x20c,0xc0400080,0xc0400080,#FE-ADC 2 WR SPI,
2,0,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,0,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,0,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,0,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,0,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,0,3,V0323,75,0x212,0x400040,0x400040,#FE-ADC 3 WR SPI,
2,0,3,V0323,76,0x213,0xc0c0c080,0xc0c0c080,#FE-ADC 3 WR SPI,
2,0,3,V0323,77,0x214,0x80808040,0x80808040,#FE-ADC 3 WR SPI,
2,0,3,V0323,78,0x215,0xc0808000,0xc0808000,#FE-ADC 3 WR SPI,
2,0,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,0,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,0,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,0,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,0,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,0,3,V0323,84,0x21b,0x80800040,0x80800040,#FE-ADC 4 WR SPI,
2,0,3,V0323,85,0x21c,0x80c04080,0x80c04080,#FE-ADC 4 WR SPI,
2,0,3,V0323,86,0x21d,0x800040,0x800040,#FE-ADC 4 WR SPI,
2,0,3,V0323,87,0x21e,0x804080,0x804080,#FE-ADC 4 WR SPI,
2,0,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,0,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,0,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,0,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,0,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,0,3,V0323,93,0x224,0x8000,0x8000,#FE-ADC 5 WR SPI,
2,0,3,V0323,94,0x225,0x40004040,0x40004040,#FE-ADC 5 WR SPI,
2,0,3,V0323,95,0x226,0xc0004080,0xc0004080,#FE-ADC 5 WR SPI,
2,0,3,V0323,96,0x227,0x800000,0x800000,#FE-ADC 5 WR SPI,
2,0,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,0,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,0,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,0,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,0,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,0,3,V0323,102,0x22d,0xc0800000,0xc0800000,#FE-ADC 6 WR SPI,
2,0,3,V0323,103,0x22e,0x8080c0,0x8080c0,#FE-ADC 6 WR SPI,
2,0,3,V0323,104,0x22f,0x40000040,0x40000040,#FE-ADC 6 WR SPI,
2,0,3,V0323,105,0x230,0x80c0,0x80c0,#FE-ADC 6 WR SPI,
2,0,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,0,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,0,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,0,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,0,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,0,3,V0323,111,0x236,0x80c08000,0x80c08000,#FE-ADC 7 WR SPI,
2,0,3,V0323,112,0x237,0x80008000,0x80008000,#FE-ADC 7 WR SPI,
2,0,3,V0323,113,0x238,0x40000040,0x40000040,#FE-ADC 7 WR SPI,
2,0,3,V0323,114,0x239,0xc0800080,0xc0800080,#FE-ADC 7 WR SPI,
2,0,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,0,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,0,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,0,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,0,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,0,3,V0323,120,0x23f,0x40008000,0x40008000,#FE-ADC 8 WR SPI,
2,0,3,V0323,121,0x240,0x8040c000,0x8040c000,#FE-ADC 8 WR SPI,
2,0,3,V0323,122,0x241,0x408080,0x408080,#FE-ADC 8 WR SPI,
2,0,3,V0323,123,0x242,0x80008000,0x80008000,#FE-ADC 8 WR SPI,
2,0,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,0,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,0,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,0,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,0,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,0,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,0,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,0,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,0,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,0,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,0,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,0,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,1,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,1,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,1,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,1,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,1,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,1,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,1,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,1,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,1,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,1,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,1,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,1,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,1,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,1,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,1,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,1,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,1,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,1,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,1,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,1,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,1,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,1,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,1,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,1,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,1,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,1,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,1,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,1,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,1,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,1,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,1,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,1,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,1,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,1,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,1,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,1,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,1,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,1,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,1,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,1,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,1,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,1,0,V0323,57,0x200,0xc0c080,0xc0c080,#FE-ADC 1 WR SPI,
2,1,0,V0323,58,0x201,0x80c00080,0x80c00080,#FE-ADC 1 WR SPI,
2,1,0,V0323,59,0x202,0xc000c040,0xc000c040,#FE-ADC 1 WR SPI,
2,1,0,V0323,60,0x203,0xc0004040,0xc0004040,#FE-ADC 1 WR SPI,
2,1,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,1,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,1,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,1,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,1,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,1,0,V0323,66,0x209,0x80800080,0x80800080,#FE-ADC 2 WR SPI,
2,1,0,V0323,67,0x20a,0x40000080,0x40000080,#FE-ADC 2 WR SPI,
2,1,0,V0323,68,0x20b,0x80c04000,0x80c04000,#FE-ADC 2 WR SPI,
2,1,0,V0323,69,0x20c,0xc0800000,0xc0800000,#FE-ADC 2 WR SPI,
2,1,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,1,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,1,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,1,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,1,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,1,0,V0323,75,0x212,0x408080c0,0x408080c0,#FE-ADC 3 WR SPI,
2,1,0,V0323,76,0x213,0x80808040,0x80808040,#FE-ADC 3 WR SPI,
2,1,0,V0323,77,0x214,0x40008000,0x40008000,#FE-ADC 3 WR SPI,
2,1,0,V0323,78,0x215,0xc0000040,0xc0000040,#FE-ADC 3 WR SPI,
2,1,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,1,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,1,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,1,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,1,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,1,0,V0323,84,0x21b,0x80c080,0x80c080,#FE-ADC 4 WR SPI,
2,1,0,V0323,85,0x21c,0xc04040,0xc04040,#FE-ADC 4 WR SPI,
2,1,0,V0323,86,0x21d,0xc04080,0xc04080,#FE-ADC 4 WR SPI,
2,1,0,V0323,87,0x21e,0x80,0x80,#FE-ADC 4 WR SPI,
2,1,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,1,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,1,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,1,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,1,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,1,0,V0323,93,0x224,0x8000c0,0x8000c0,#FE-ADC 5 WR SPI,
2,1,0,V0323,94,0x225,0x80408080,0x80408080,#FE-ADC 5 WR SPI,
2,1,0,V0323,95,0x226,0x8080,0x8080,#FE-ADC 5 WR SPI,
2,1,0,V0323,96,0x227,0xc080,0xc080,#FE-ADC 5 WR SPI,
2,1,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,1,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,1,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,1,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,1,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,1,0,V0323,102,0x22d,0xc08080,0xc08080,#FE-ADC 6 WR SPI,
2,1,0,V0323,103,0x22e,0x80808000,0x80808000,#FE-ADC 6 WR SPI,
2,1,0,V0323,104,0x22f,0xc00080c0,0xc00080c0,#FE-ADC 6 WR SPI,
2,1,0,V0323,105,0x230,0xc0c040c0,0xc0c040c0,#FE-ADC 6 WR SPI,
2,1,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,1,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,1,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,1,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,1,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,1,0,V0323,111,0x236,0x400040c0,0x400040c0,#FE-ADC 7 WR SPI,
2,1,0,V0323,112,0x237,0x80000000,0x80000000,#FE-ADC 7 WR SPI,
2,1,0,V0323,113,0x238,0xc080c080,0xc080c080,#FE-ADC 7 WR SPI,
2,1,0,V0323,114,0x239,0xc0800000,0xc0800000,#FE-ADC 7 WR SPI,
2,1,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,1,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,1,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,1,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,1,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,1,0,V0323,120,0x23f,0x404000c0,0x404000c0,#FE-ADC 8 WR SPI,
2,1,0,V0323,121,0x240,0x0,0x0,#FE-ADC 8 WR SPI,
2,1,0,V0323,122,0x241,0x80808000,0x80808000,#FE-ADC 8 WR SPI,
2,1,0,V0323,123,0x242,0xc0400000,0xc0400000,#FE-ADC 8 WR SPI,
2,1,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,1,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,1,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,1,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,1,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,1,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,1,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,1,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,1,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,1,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,1,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,1,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,1,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,1,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,1,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,1,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,1,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,1,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,1,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,1,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,1,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,1,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,1,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,1,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,1,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,1,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,1,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,1,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,1,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,1,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,1,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,1,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,1,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,1,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,1,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,1,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,1,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,1,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,1,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,1,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,1,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,1,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,1,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,1,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,1,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,1,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,1,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,1,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,1,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,1,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,1,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,1,1,V0323,57,0x200,0xc0400040,0xc0400040,#FE-ADC 1 WR SPI,
2,1,1,V0323,58,0x201,0x40c04000,0x40c04000,#FE-ADC 1 WR SPI,
2,1,1,V0323,59,0x202,0x80000080,0x80000080,#FE-ADC 1 WR SPI,
2,1,1,V0323,60,0x203,0x40000040,0x40000040,#FE-ADC 1 WR SPI,
2,1,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,1,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,1,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,1,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,1,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,1,1,V0323,66,0x209,0x40800000,0x40800000,#FE-ADC 2 WR SPI,
2,1,1,V0323,67,0x20a,0x804040,0x804040,#FE-ADC 2 WR SPI,
2,1,1,V0323,68,0x20b,0x400040c0,0x400040c0,#FE-ADC 2 WR SPI,
2,1,1,V0323,69,0x20c,0x4000c000,0x4000c000,#FE-ADC 2 WR SPI,
2,1,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,1,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,1,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,1,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,1,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,1,1,V0323,75,0x212,0x80808040,0x80808040,#FE-ADC 3 WR SPI,
2,1,1,V0323,76,0x213,0xc0c08000,0xc0c08000,#FE-ADC 3 WR SPI,
2,1,1,V0323,77,0x214,0x80008000,0x80008000,#FE-ADC 3 WR SPI,
2,1,1,V0323,78,0x215,0xc0408080,0xc0408080,#FE-ADC 3 WR SPI,
2,1,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,1,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,1,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,1,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,1,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,1,1,V0323,84,0x21b,0x80008000,0x80008000,#FE-ADC 4 WR SPI,
2,1,1,V0323,85,0x21c,0x80,0x80,#FE-ADC 4 WR SPI,
2,1,1,V0323,86,0x21d,0x80404040,0x80404040,#FE-ADC 4 WR SPI,
2,1,1,V0323,87,0x21e,0x40c0c0,0x40c0c0,#FE-ADC 4 WR SPI,
2,1,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,1,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,1,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,1,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,1,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,1,1,V0323,93,0x224,0x80c040,0x80c040,#FE-ADC 5 WR SPI,
2,1,1,V0323,94,0x225,0x804000,0x804000,#FE-ADC 5 WR SPI,
2,1,1,V0323,95,0x226,0xc0c000,0xc0c000,#FE-ADC 5 WR SPI,
2,1,1,V0323,96,0x227,0xc00000,0xc00000,#FE-ADC 5 WR SPI,
2,1,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,1,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,1,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,1,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,1,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,1,1,V0323,102,0x22d,0xc08040,0xc08040,#FE-ADC 6 WR SPI,
2,1,1,V0323,103,0x22e,0xc0808080,0xc0808080,#FE-ADC 6 WR SPI,
2,1,1,V0323,104,0x22f,0x80004000,0x80004000,#FE-ADC 6 WR SPI,
2,1,1,V0323,105,0x230,0xc0808000,0xc0808000,#FE-ADC 6 WR SPI,
2,1,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,1,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,1,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,1,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,1,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,1,1,V0323,111,0x236,0xc0004000,0xc0004000,#FE-ADC 7 WR SPI,
2,1,1,V0323,112,0x237,0x80000000,0x80000000,#FE-ADC 7 WR SPI,
2,1,1,V0323,113,0x238,0x808080,0x808080,#FE-ADC 7 WR SPI,
2,1,1,V0323,114,0x239,0x40c00000,0x40c00000,#FE-ADC 7 WR SPI,
2,1,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,1,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,1,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,1,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,1,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,1,1,V0323,120,0x23f,0x40408080,0x40408080,#FE-ADC 8 WR SPI,
2,1,1,V0323,121,0x240,0x80808000,0x80808000,#FE-ADC 8 WR SPI,
2,1,1,V0323,122,0x241,0x8000,0x8000,#FE-ADC 8 WR SPI,
2,1,1,V0323,123,0x242,0x8000,0x8000,#FE-ADC 8 WR SPI,
2,1,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,1,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,1,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,1,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,1,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,1,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,1,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,1,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,1,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,1,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,1,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,1,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,1,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,1,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,1,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,1,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,1,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,1,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,1,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,1,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,1,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,1,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,1,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,1,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,1,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,1,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,1,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,1,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,1,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,1,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,1,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,1,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,1,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,1,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,1,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,1,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,1,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,1,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,1,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,1,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,1,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,1,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,1,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,1,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,1,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,1,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,1,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,1,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,1,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,1,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,1,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,1,2,V0323,57,0x200,0x40c080c0,0x40c080c0,#FE-ADC 1 WR SPI,
2,1,2,V0323,58,0x201,0x80004000,0x80004000,#FE-ADC 1 WR SPI,
2,1,2,V0323,59,0x202,0xc0008000,0xc0008000,#FE-ADC 1 WR SPI,
2,1,2,V0323,60,0x203,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
2,1,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,1,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,1,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,1,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,1,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,1,2,V0323,66,0x209,0x80808080,0x80808080,#FE-ADC 2 WR SPI,
2,1,2,V0323,67,0x20a,0xc0008000,0xc0008000,#FE-ADC 2 WR SPI,
2,1,2,V0323,68,0x20b,0x40808040,0x40808040,#FE-ADC 2 WR SPI,
2,1,2,V0323,69,0x20c,0x80804080,0x80804080,#FE-ADC 2 WR SPI,
2,1,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,1,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,1,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,1,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,1,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,1,2,V0323,75,0x212,0x804080,0x804080,#FE-ADC 3 WR SPI,
2,1,2,V0323,76,0x213,0x80000080,0x80000080,#FE-ADC 3 WR SPI,
2,1,2,V0323,77,0x214,0xc0008080,0xc0008080,#FE-ADC 3 WR SPI,
2,1,2,V0323,78,0x215,0xc0808040,0xc0808040,#FE-ADC 3 WR SPI,
2,1,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,1,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,1,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,1,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,1,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,1,2,V0323,84,0x21b,0x80000000,0x80000000,#FE-ADC 4 WR SPI,
2,1,2,V0323,85,0x21c,0xc0004040,0xc0004040,#FE-ADC 4 WR SPI,
2,1,2,V0323,86,0x21d,0x80804040,0x80804040,#FE-ADC 4 WR SPI,
2,1,2,V0323,87,0x21e,0xc0800000,0xc0800000,#FE-ADC 4 WR SPI,
2,1,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,1,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,1,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,1,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,1,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,1,2,V0323,93,0x224,0x80004000,0x80004000,#FE-ADC 5 WR SPI,
2,1,2,V0323,94,0x225,0x80c00040,0x80c00040,#FE-ADC 5 WR SPI,
2,1,2,V0323,95,0x226,0x80400000,0x80400000,#FE-ADC 5 WR SPI,
2,1,2,V0323,96,0x227,0x40c00080,0x40c00080,#FE-ADC 5 WR SPI,
2,1,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,1,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,1,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,1,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,1,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,1,2,V0323,102,0x22d,0xc000,0xc000,#FE-ADC 6 WR SPI,
2,1,2,V0323,103,0x22e,0x800040c0,0x800040c0,#FE-ADC 6 WR SPI,
2,1,2,V0323,104,0x22f,0x80c040c0,0x80c040c0,#FE-ADC 6 WR SPI,
2,1,2,V0323,105,0x230,0x80004080,0x80004080,#FE-ADC 6 WR SPI,
2,1,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,1,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,1,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,1,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,1,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,1,2,V0323,111,0x236,0x80000040,0x80000040,#FE-ADC 7 WR SPI,
2,1,2,V0323,112,0x237,0x80c08040,0x80c08040,#FE-ADC 7 WR SPI,
2,1,2,V0323,113,0x238,0x4000c0,0x4000c0,#FE-ADC 7 WR SPI,
2,1,2,V0323,114,0x239,0xc00000,0xc00000,#FE-ADC 7 WR SPI,
2,1,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,1,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,1,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,1,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,1,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,1,2,V0323,120,0x23f,0x808000,0x808000,#FE-ADC 8 WR SPI,
2,1,2,V0323,121,0x240,0x4000c0,0x4000c0,#FE-ADC 8 WR SPI,
2,1,2,V0323,122,0x241,0x80808000,0x80808000,#FE-ADC 8 WR SPI,
2,1,2,V0323,123,0x242,0x40808080,0x40808080,#FE-ADC 8 WR SPI,
2,1,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,1,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,1,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,1,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,1,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,1,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,1,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,1,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,1,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,1,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,1,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,1,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,1,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,1,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,1,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,1,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,1,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,1,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,1,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,1,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,1,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,1,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,1,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,1,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,1,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,1,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,1,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,1,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,1,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,1,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,1,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,1,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,1,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,1,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,1,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,1,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,1,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,1,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,1,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,1,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,1,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,1,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,1,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,1,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,1,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,1,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,1,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,1,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,1,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,1,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,1,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,1,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,1,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,1,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,1,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,1,3,V0323,57,0x200,0x80c0,0x80c0,#FE-ADC 1 WR SPI,
2,1,3,V0323,58,0x201,0xc0004000,0xc0004000,#FE-ADC 1 WR SPI,
2,1,3,V0323,59,0x202,0xc080c0,0xc080c0,#FE-ADC 1 WR SPI,
2,1,3,V0323,60,0x203,0x8080,0x8080,#FE-ADC 1 WR SPI,
2,1,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,1,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,1,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,1,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,1,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,1,3,V0323,66,0x209,0x40408000,0x40408000,#FE-ADC 2 WR SPI,
2,1,3,V0323,67,0x20a,0xc000c000,0xc000c000,#FE-ADC 2 WR SPI,
2,1,3,V0323,68,0x20b,0x80c040,0x80c040,#FE-ADC 2 WR SPI,
2,1,3,V0323,69,0x20c,0x80,0x80,#FE-ADC 2 WR SPI,
2,1,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,1,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,1,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,1,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,1,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,1,3,V0323,75,0x212,0xc0c00040,0xc0c00040,#FE-ADC 3 WR SPI,
2,1,3,V0323,76,0x213,0x8080,0x8080,#FE-ADC 3 WR SPI,
2,1,3,V0323,77,0x214,0x8000,0x8000,#FE-ADC 3 WR SPI,
2,1,3,V0323,78,0x215,0x80800000,0x80800000,#FE-ADC 3 WR SPI,
2,1,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,1,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,1,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,1,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,1,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,1,3,V0323,84,0x21b,0x80000040,0x80000040,#FE-ADC 4 WR SPI,
2,1,3,V0323,85,0x21c,0x40808040,0x40808040,#FE-ADC 4 WR SPI,
2,1,3,V0323,86,0x21d,0x40004080,0x40004080,#FE-ADC 4 WR SPI,
2,1,3,V0323,87,0x21e,0x80804080,0x80804080,#FE-ADC 4 WR SPI,
2,1,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,1,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,1,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,1,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,1,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,1,3,V0323,93,0x224,0xc0c08080,0xc0c08080,#FE-ADC 5 WR SPI,
2,1,3,V0323,94,0x225,0xc0808000,0xc0808000,#FE-ADC 5 WR SPI,
2,1,3,V0323,95,0x226,0x800080c0,0x800080c0,#FE-ADC 5 WR SPI,
2,1,3,V0323,96,0x227,0x4000c0,0x4000c0,#FE-ADC 5 WR SPI,
2,1,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,1,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,1,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,1,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,1,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,1,3,V0323,102,0x22d,0x40800000,0x40800000,#FE-ADC 6 WR SPI,
2,1,3,V0323,103,0x22e,0xc0c040,0xc0c040,#FE-ADC 6 WR SPI,
2,1,3,V0323,104,0x22f,0x804080,0x804080,#FE-ADC 6 WR SPI,
2,1,3,V0323,105,0x230,0x800000c0,0x800000c0,#FE-ADC 6 WR SPI,
2,1,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,1,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,1,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,1,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,1,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,1,3,V0323,111,0x236,0x80808040,0x80808040,#FE-ADC 7 WR SPI,
2,1,3,V0323,112,0x237,0x40804040,0x40804040,#FE-ADC 7 WR SPI,
2,1,3,V0323,113,0x238,0x40000000,0x40000000,#FE-ADC 7 WR SPI,
2,1,3,V0323,114,0x239,0x408080,0x408080,#FE-ADC 7 WR SPI,
2,1,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,1,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,1,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,1,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,1,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,1,3,V0323,120,0x23f,0x800040c0,0x800040c0,#FE-ADC 8 WR SPI,
2,1,3,V0323,121,0x240,0xc0800080,0xc0800080,#FE-ADC 8 WR SPI,
2,1,3,V0323,122,0x241,0xc00040c0,0xc00040c0,#FE-ADC 8 WR SPI,
2,1,3,V0323,123,0x242,0x40404000,0x40404000,#FE-ADC 8 WR SPI,
2,1,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,1,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,1,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,1,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,1,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,1,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,1,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,1,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,1,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,1,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,1,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,1,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,2,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,2,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,2,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,2,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,2,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,2,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,2,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,2,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,2,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,2,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,2,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,2,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,2,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,2,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,2,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,2,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,2,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,2,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,2,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,2,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,2,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,2,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,2,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,2,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,2,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,2,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,2,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,2,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,2,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,2,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,2,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,2,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,2,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,2,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,2,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,2,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,2,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,2,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,2,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,2,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,2,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,2,0,V0323,57,0x200,0xc00000c0,0xc00000c0,#FE-ADC 1 WR SPI,
2,2,0,V0323,58,0x201,0x408000,0x408000,#FE-ADC 1 WR SPI,
2,2,0,V0323,59,0x202,0x80c080,0x80c080,#FE-ADC 1 WR SPI,
2,2,0,V0323,60,0x203,0x40008000,0x40008000,#FE-ADC 1 WR SPI,
2,2,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,2,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,2,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,2,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,2,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,2,0,V0323,66,0x209,0xc0800000,0xc0800000,#FE-ADC 2 WR SPI,
2,2,0,V0323,67,0x20a,0xc080,0xc080,#FE-ADC 2 WR SPI,
2,2,0,V0323,68,0x20b,0xc00080c0,0xc00080c0,#FE-ADC 2 WR SPI,
2,2,0,V0323,69,0x20c,0xc0408000,0xc0408000,#FE-ADC 2 WR SPI,
2,2,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,2,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,2,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,2,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,2,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,2,0,V0323,75,0x212,0x80800000,0x80800000,#FE-ADC 3 WR SPI,
2,2,0,V0323,76,0x213,0x408040,0x408040,#FE-ADC 3 WR SPI,
2,2,0,V0323,77,0x214,0xc0c08040,0xc0c08040,#FE-ADC 3 WR SPI,
2,2,0,V0323,78,0x215,0xc0004080,0xc0004080,#FE-ADC 3 WR SPI,
2,2,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,2,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,2,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,2,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,2,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,2,0,V0323,84,0x21b,0x8040c0,0x8040c0,#FE-ADC 4 WR SPI,
2,2,0,V0323,85,0x21c,0x80000040,0x80000040,#FE-ADC 4 WR SPI,
2,2,0,V0323,86,0x21d,0xc040,0xc040,#FE-ADC 4 WR SPI,
2,2,0,V0323,87,0x21e,0x80c00080,0x80c00080,#FE-ADC 4 WR SPI,
2,2,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,2,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,2,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,2,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,2,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,2,0,V0323,93,0x224,0x80808000,0x80808000,#FE-ADC 5 WR SPI,
2,2,0,V0323,94,0x225,0x80000080,0x80000080,#FE-ADC 5 WR SPI,
2,2,0,V0323,95,0x226,0x8080c000,0x8080c000,#FE-ADC 5 WR SPI,
2,2,0,V0323,96,0x227,0x4000c040,0x4000c040,#FE-ADC 5 WR SPI,
2,2,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,2,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,2,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,2,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,2,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,2,0,V0323,102,0x22d,0x80800040,0x80800040,#FE-ADC 6 WR SPI,
2,2,0,V0323,103,0x22e,0xc0800080,0xc0800080,#FE-ADC 6 WR SPI,
2,2,0,V0323,104,0x22f,0x4040c080,0x4040c080,#FE-ADC 6 WR SPI,
2,2,0,V0323,105,0x230,0xc040c080,0xc040c080,#FE-ADC 6 WR SPI,
2,2,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,2,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,2,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,2,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,2,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,2,0,V0323,111,0x236,0x40800040,0x40800040,#FE-ADC 7 WR SPI,
2,2,0,V0323,112,0x237,0x0,0x0,#FE-ADC 7 WR SPI,
2,2,0,V0323,113,0x238,0x4040,0x4040,#FE-ADC 7 WR SPI,
2,2,0,V0323,114,0x239,0x800000c0,0x800000c0,#FE-ADC 7 WR SPI,
2,2,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,2,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,2,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,2,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,2,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,2,0,V0323,120,0x23f,0xc00040c0,0xc00040c0,#FE-ADC 8 WR SPI,
2,2,0,V0323,121,0x240,0x40408080,0x40408080,#FE-ADC 8 WR SPI,
2,2,0,V0323,122,0x241,0x80808000,0x80808000,#FE-ADC 8 WR SPI,
2,2,0,V0323,123,0x242,0x40c080,0x40c080,#FE-ADC 8 WR SPI,
2,2,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,2,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,2,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,2,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,2,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,2,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,2,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,2,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,2,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,2,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,2,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,2,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,2,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,2,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,2,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,2,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,2,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,2,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,2,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,2,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,2,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,2,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,2,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,2,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,2,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,2,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,2,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,2,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,2,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,2,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,2,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,2,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,2,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,2,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,2,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,2,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,2,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,2,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,2,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,2,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,2,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,2,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,2,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,2,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,2,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,2,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,2,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,2,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,2,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,2,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,2,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,2,1,V0323,57,0x200,0x40c080c0,0x40c080c0,#FE-ADC 1 WR SPI,
2,2,1,V0323,58,0x201,0x808040c0,0x808040c0,#FE-ADC 1 WR SPI,
2,2,1,V0323,59,0x202,0x804040,0x804040,#FE-ADC 1 WR SPI,
2,2,1,V0323,60,0x203,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
2,2,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,2,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,2,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,2,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,2,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,2,1,V0323,66,0x209,0x80000040,0x80000040,#FE-ADC 2 WR SPI,
2,2,1,V0323,67,0x20a,0x408000,0x408000,#FE-ADC 2 WR SPI,
2,2,1,V0323,68,0x20b,0x40c08040,0x40c08040,#FE-ADC 2 WR SPI,
2,2,1,V0323,69,0x20c,0x40004080,0x40004080,#FE-ADC 2 WR SPI,
2,2,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,2,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,2,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,2,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,2,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,2,1,V0323,75,0x212,0x80c0c040,0x80c0c040,#FE-ADC 3 WR SPI,
2,2,1,V0323,76,0x213,0x40c0,0x40c0,#FE-ADC 3 WR SPI,
2,2,1,V0323,77,0x214,0x40804080,0x40804080,#FE-ADC 3 WR SPI,
2,2,1,V0323,78,0x215,0x40808080,0x40808080,#FE-ADC 3 WR SPI,
2,2,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,2,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,2,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,2,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,2,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,2,1,V0323,84,0x21b,0x80408080,0x80408080,#FE-ADC 4 WR SPI,
2,2,1,V0323,85,0x21c,0xc0c08000,0xc0c08000,#FE-ADC 4 WR SPI,
2,2,1,V0323,86,0x21d,0xc0808000,0xc0808000,#FE-ADC 4 WR SPI,
2,2,1,V0323,87,0x21e,0x80408080,0x80408080,#FE-ADC 4 WR SPI,
2,2,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,2,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,2,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,2,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,2,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,2,1,V0323,93,0x224,0x40000000,0x40000000,#FE-ADC 5 WR SPI,
2,2,1,V0323,94,0x225,0x400080,0x400080,#FE-ADC 5 WR SPI,
2,2,1,V0323,95,0x226,0xc0404080,0xc0404080,#FE-ADC 5 WR SPI,
2,2,1,V0323,96,0x227,0xc0008040,0xc0008040,#FE-ADC 5 WR SPI,
2,2,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,2,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,2,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,2,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,2,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,2,1,V0323,102,0x22d,0x40800040,0x40800040,#FE-ADC 6 WR SPI,
2,2,1,V0323,103,0x22e,0xc0800080,0xc0800080,#FE-ADC 6 WR SPI,
2,2,1,V0323,104,0x22f,0x80c04000,0x80c04000,#FE-ADC 6 WR SPI,
2,2,1,V0323,105,0x230,0x40408080,0x40408080,#FE-ADC 6 WR SPI,
2,2,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,2,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,2,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,2,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,2,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,2,1,V0323,111,0x236,0x800000,0x800000,#FE-ADC 7 WR SPI,
2,2,1,V0323,112,0x237,0x8040c080,0x8040c080,#FE-ADC 7 WR SPI,
2,2,1,V0323,113,0x238,0x40800080,0x40800080,#FE-ADC 7 WR SPI,
2,2,1,V0323,114,0x239,0x804080,0x804080,#FE-ADC 7 WR SPI,
2,2,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,2,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,2,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,2,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,2,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,2,1,V0323,120,0x23f,0xc0804080,0xc0804080,#FE-ADC 8 WR SPI,
2,2,1,V0323,121,0x240,0x40c08000,0x40c08000,#FE-ADC 8 WR SPI,
2,2,1,V0323,122,0x241,0x80c0c040,0x80c0c040,#FE-ADC 8 WR SPI,
2,2,1,V0323,123,0x242,0x80000080,0x80000080,#FE-ADC 8 WR SPI,
2,2,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,2,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,2,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,2,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,2,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,2,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,2,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,2,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,2,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,2,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,2,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,2,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,2,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,2,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,2,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,2,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,2,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,2,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,2,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,2,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,2,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,2,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,2,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,2,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,2,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,2,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,2,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,2,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,2,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,2,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,2,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,2,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,2,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,2,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,2,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,2,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,2,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,2,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,2,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,2,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,2,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,2,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,2,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,2,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,2,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,2,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,2,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,2,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,2,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,2,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,2,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,2,2,V0323,57,0x200,0x4000c0,0x4000c0,#FE-ADC 1 WR SPI,
2,2,2,V0323,58,0x201,0xc08000c0,0xc08000c0,#FE-ADC 1 WR SPI,
2,2,2,V0323,59,0x202,0x40408000,0x40408000,#FE-ADC 1 WR SPI,
2,2,2,V0323,60,0x203,0x40c080,0x40c080,#FE-ADC 1 WR SPI,
2,2,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,2,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,2,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,2,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,2,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,2,2,V0323,66,0x209,0x80000080,0x80000080,#FE-ADC 2 WR SPI,
2,2,2,V0323,67,0x20a,0xc0008000,0xc0008000,#FE-ADC 2 WR SPI,
2,2,2,V0323,68,0x20b,0x80c0c040,0x80c0c040,#FE-ADC 2 WR SPI,
2,2,2,V0323,69,0x20c,0x404080,0x404080,#FE-ADC 2 WR SPI,
2,2,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,2,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,2,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,2,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,2,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,2,2,V0323,75,0x212,0x800000,0x800000,#FE-ADC 3 WR SPI,
2,2,2,V0323,76,0x213,0xc040,0xc040,#FE-ADC 3 WR SPI,
2,2,2,V0323,77,0x214,0x800080,0x800080,#FE-ADC 3 WR SPI,
2,2,2,V0323,78,0x215,0xc0c00000,0xc0c00000,#FE-ADC 3 WR SPI,
2,2,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,2,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,2,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,2,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,2,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,2,2,V0323,84,0x21b,0x800080,0x800080,#FE-ADC 4 WR SPI,
2,2,2,V0323,85,0x21c,0x80000040,0x80000040,#FE-ADC 4 WR SPI,
2,2,2,V0323,86,0x21d,0x40808000,0x40808000,#FE-ADC 4 WR SPI,
2,2,2,V0323,87,0x21e,0xc08080,0xc08080,#FE-ADC 4 WR SPI,
2,2,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,2,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,2,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,2,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,2,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,2,2,V0323,93,0x224,0x800080,0x800080,#FE-ADC 5 WR SPI,
2,2,2,V0323,94,0x225,0x400000c0,0x400000c0,#FE-ADC 5 WR SPI,
2,2,2,V0323,95,0x226,0x80004040,0x80004040,#FE-ADC 5 WR SPI,
2,2,2,V0323,96,0x227,0x8040c000,0x8040c000,#FE-ADC 5 WR SPI,
2,2,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,2,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,2,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,2,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,2,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,2,2,V0323,102,0x22d,0x800040,0x800040,#FE-ADC 6 WR SPI,
2,2,2,V0323,103,0x22e,0xc080,0xc080,#FE-ADC 6 WR SPI,
2,2,2,V0323,104,0x22f,0x8080c0c0,0x8080c0c0,#FE-ADC 6 WR SPI,
2,2,2,V0323,105,0x230,0x8040c040,0x8040c040,#FE-ADC 6 WR SPI,
2,2,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,2,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,2,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,2,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,2,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,2,2,V0323,111,0x236,0x40000080,0x40000080,#FE-ADC 7 WR SPI,
2,2,2,V0323,112,0x237,0xc08000,0xc08000,#FE-ADC 7 WR SPI,
2,2,2,V0323,113,0x238,0xc08080c0,0xc08080c0,#FE-ADC 7 WR SPI,
2,2,2,V0323,114,0x239,0xc080,0xc080,#FE-ADC 7 WR SPI,
2,2,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,2,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,2,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,2,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,2,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,2,2,V0323,120,0x23f,0x80408000,0x80408000,#FE-ADC 8 WR SPI,
2,2,2,V0323,121,0x240,0x400080,0x400080,#FE-ADC 8 WR SPI,
2,2,2,V0323,122,0x241,0x80c00080,0x80c00080,#FE-ADC 8 WR SPI,
2,2,2,V0323,123,0x242,0xc0808080,0xc0808080,#FE-ADC 8 WR SPI,
2,2,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,2,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,2,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,2,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,2,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,2,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,2,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,2,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,2,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,2,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,2,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,2,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,2,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,2,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,2,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,2,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,2,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,2,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,2,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,2,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,2,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,2,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,2,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,2,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,2,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,2,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,2,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,2,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,2,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,2,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,2,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,2,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,2,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,2,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,2,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,2,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,2,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,2,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,2,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,2,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,2,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,2,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,2,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,2,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,2,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,2,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,2,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,2,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,2,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,2,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,2,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,2,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,2,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,2,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,2,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,2,3,V0323,57,0x200,0x8080c000,0x8080c000,#FE-ADC 1 WR SPI,
2,2,3,V0323,58,0x201,0xc0000080,0xc0000080,#FE-ADC 1 WR SPI,
2,2,3,V0323,59,0x202,0x808080,0x808080,#FE-ADC 1 WR SPI,
2,2,3,V0323,60,0x203,0x80000040,0x80000040,#FE-ADC 1 WR SPI,
2,2,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,2,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,2,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,2,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,2,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,2,3,V0323,66,0x209,0xc0800080,0xc0800080,#FE-ADC 2 WR SPI,
2,2,3,V0323,67,0x20a,0x80800080,0x80800080,#FE-ADC 2 WR SPI,
2,2,3,V0323,68,0x20b,0x80004040,0x80004040,#FE-ADC 2 WR SPI,
2,2,3,V0323,69,0x20c,0x80c0c0c0,0x80c0c0c0,#FE-ADC 2 WR SPI,
2,2,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,2,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,2,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,2,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,2,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,2,3,V0323,75,0x212,0x80c08040,0x80c08040,#FE-ADC 3 WR SPI,
2,2,3,V0323,76,0x213,0x4040c0,0x4040c0,#FE-ADC 3 WR SPI,
2,2,3,V0323,77,0x214,0x80804040,0x80804040,#FE-ADC 3 WR SPI,
2,2,3,V0323,78,0x215,0x40800040,0x40800040,#FE-ADC 3 WR SPI,
2,2,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,2,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,2,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,2,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,2,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,2,3,V0323,84,0x21b,0x80808080,0x80808080,#FE-ADC 4 WR SPI,
2,2,3,V0323,85,0x21c,0x4080,0x4080,#FE-ADC 4 WR SPI,
2,2,3,V0323,86,0x21d,0x8000,0x8000,#FE-ADC 4 WR SPI,
2,2,3,V0323,87,0x21e,0x8080c000,0x8080c000,#FE-ADC 4 WR SPI,
2,2,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,2,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,2,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,2,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,2,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,2,3,V0323,93,0x224,0xc0400040,0xc0400040,#FE-ADC 5 WR SPI,
2,2,3,V0323,94,0x225,0x8000c000,0x8000c000,#FE-ADC 5 WR SPI,
2,2,3,V0323,95,0x226,0x80c0c000,0x80c0c000,#FE-ADC 5 WR SPI,
2,2,3,V0323,96,0x227,0x80008040,0x80008040,#FE-ADC 5 WR SPI,
2,2,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,2,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,2,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,2,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,2,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,2,3,V0323,102,0x22d,0x400040,0x400040,#FE-ADC 6 WR SPI,
2,2,3,V0323,103,0x22e,0x40c08040,0x40c08040,#FE-ADC 6 WR SPI,
2,2,3,V0323,104,0x22f,0x408000,0x408000,#FE-ADC 6 WR SPI,
2,2,3,V0323,105,0x230,0x804000c0,0x804000c0,#FE-ADC 6 WR SPI,
2,2,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,2,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,2,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,2,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,2,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,2,3,V0323,111,0x236,0xc0808040,0xc0808040,#FE-ADC 7 WR SPI,
2,2,3,V0323,112,0x237,0xc0808040,0xc0808040,#FE-ADC 7 WR SPI,
2,2,3,V0323,113,0x238,0x400080,0x400080,#FE-ADC 7 WR SPI,
2,2,3,V0323,114,0x239,0x40c000,0x40c000,#FE-ADC 7 WR SPI,
2,2,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,2,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,2,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,2,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,2,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,2,3,V0323,120,0x23f,0x40408000,0x40408000,#FE-ADC 8 WR SPI,
2,2,3,V0323,121,0x240,0x80004080,0x80004080,#FE-ADC 8 WR SPI,
2,2,3,V0323,122,0x241,0x40404080,0x40404080,#FE-ADC 8 WR SPI,
2,2,3,V0323,123,0x242,0x80c00000,0x80c00000,#FE-ADC 8 WR SPI,
2,2,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,2,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,2,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,2,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,2,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,2,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,2,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,2,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,2,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,2,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,2,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,2,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,3,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,3,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,3,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,3,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,3,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,3,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,3,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,3,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,3,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,3,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,3,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,3,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,3,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,3,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,3,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,3,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,3,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,3,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,3,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,3,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,3,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,3,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,3,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,3,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,3,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,3,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,3,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,3,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,3,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,3,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,3,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,3,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,3,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,3,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,3,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,3,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,3,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,3,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,3,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,3,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,3,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,3,0,V0323,57,0x200,0xc0808080,0xc0808080,#FE-ADC 1 WR SPI,
2,3,0,V0323,58,0x201,0xc040,0xc040,#FE-ADC 1 WR SPI,
2,3,0,V0323,59,0x202,0x4000c000,0x4000c000,#FE-ADC 1 WR SPI,
2,3,0,V0323,60,0x203,0x80408080,0x80408080,#FE-ADC 1 WR SPI,
2,3,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,3,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,3,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,3,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,3,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,3,0,V0323,66,0x209,0x4040c0,0x4040c0,#FE-ADC 2 WR SPI,
2,3,0,V0323,67,0x20a,0x808000c0,0x808000c0,#FE-ADC 2 WR SPI,
2,3,0,V0323,68,0x20b,0x80404080,0x80404080,#FE-ADC 2 WR SPI,
2,3,0,V0323,69,0x20c,0x80c08000,0x80c08000,#FE-ADC 2 WR SPI,
2,3,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,3,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,3,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,3,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,3,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,3,0,V0323,75,0x212,0x80000040,0x80000040,#FE-ADC 3 WR SPI,
2,3,0,V0323,76,0x213,0x408040c0,0x408040c0,#FE-ADC 3 WR SPI,
2,3,0,V0323,77,0x214,0x804040,0x804040,#FE-ADC 3 WR SPI,
2,3,0,V0323,78,0x215,0xc080c080,0xc080c080,#FE-ADC 3 WR SPI,
2,3,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,3,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,3,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,3,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,3,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,3,0,V0323,84,0x21b,0x40c08040,0x40c08040,#FE-ADC 4 WR SPI,
2,3,0,V0323,85,0x21c,0x804080,0x804080,#FE-ADC 4 WR SPI,
2,3,0,V0323,86,0x21d,0x80804080,0x80804080,#FE-ADC 4 WR SPI,
2,3,0,V0323,87,0x21e,0x40c04000,0x40c04000,#FE-ADC 4 WR SPI,
2,3,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,3,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,3,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,3,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,3,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,3,0,V0323,93,0x224,0xc08000,0xc08000,#FE-ADC 5 WR SPI,
2,3,0,V0323,94,0x225,0x80004040,0x80004040,#FE-ADC 5 WR SPI,
2,3,0,V0323,95,0x226,0x80,0x80,#FE-ADC 5 WR SPI,
2,3,0,V0323,96,0x227,0x40c0c080,0x40c0c080,#FE-ADC 5 WR SPI,
2,3,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,3,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,3,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,3,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,3,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,3,0,V0323,102,0x22d,0x40808080,0x40808080,#FE-ADC 6 WR SPI,
2,3,0,V0323,103,0x22e,0x80c04000,0x80c04000,#FE-ADC 6 WR SPI,
2,3,0,V0323,104,0x22f,0x80800000,0x80800000,#FE-ADC 6 WR SPI,
2,3,0,V0323,105,0x230,0xc0400080,0xc0400080,#FE-ADC 6 WR SPI,
2,3,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,3,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,3,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,3,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,3,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,3,0,V0323,111,0x236,0x40400000,0x40400000,#FE-ADC 7 WR SPI,
2,3,0,V0323,112,0x237,0xc0c04000,0xc0c04000,#FE-ADC 7 WR SPI,
2,3,0,V0323,113,0x238,0x8080c040,0x8080c040,#FE-ADC 7 WR SPI,
2,3,0,V0323,114,0x239,0x8080c080,0x8080c080,#FE-ADC 7 WR SPI,
2,3,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,3,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,3,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,3,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,3,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,3,0,V0323,120,0x23f,0x80c08080,0x80c08080,#FE-ADC 8 WR SPI,
2,3,0,V0323,121,0x240,0x8000,0x8000,#FE-ADC 8 WR SPI,
2,3,0,V0323,122,0x241,0xc0800040,0xc0800040,#FE-ADC 8 WR SPI,
2,3,0,V0323,123,0x242,0xc080,0xc080,#FE-ADC 8 WR SPI,
2,3,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,3,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,3,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,3,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,3,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,3,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,3,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,3,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,3,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,3,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,3,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,3,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,3,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,3,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,3,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,3,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,3,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,3,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,3,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,3,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,3,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,3,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,3,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,3,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,3,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,3,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,3,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,3,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,3,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,3,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,3,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,3,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,3,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,3,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,3,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,3,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,3,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,3,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,3,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,3,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,3,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,3,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,3,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,3,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,3,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,3,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,3,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,3,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,3,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,3,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,3,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,3,1,V0323,57,0x200,0xc0808000,0xc0808000,#FE-ADC 1 WR SPI,
2,3,1,V0323,58,0x201,0x40800040,0x40800040,#FE-ADC 1 WR SPI,
2,3,1,V0323,59,0x202,0xc0c0,0xc0c0,#FE-ADC 1 WR SPI,
2,3,1,V0323,60,0x203,0xc0008040,0xc0008040,#FE-ADC 1 WR SPI,
2,3,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,3,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,3,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,3,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,3,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,3,1,V0323,66,0x209,0x8040c040,0x8040c040,#FE-ADC 2 WR SPI,
2,3,1,V0323,67,0x20a,0x40000080,0x40000080,#FE-ADC 2 WR SPI,
2,3,1,V0323,68,0x20b,0xc080c0c0,0xc080c0c0,#FE-ADC 2 WR SPI,
2,3,1,V0323,69,0x20c,0x8000c0,0x8000c0,#FE-ADC 2 WR SPI,
2,3,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,3,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,3,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,3,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,3,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,3,1,V0323,75,0x212,0x404040,0x404040,#FE-ADC 3 WR SPI,
2,3,1,V0323,76,0x213,0x80408040,0x80408040,#FE-ADC 3 WR SPI,
2,3,1,V0323,77,0x214,0xc08080,0xc08080,#FE-ADC 3 WR SPI,
2,3,1,V0323,78,0x215,0x400040c0,0x400040c0,#FE-ADC 3 WR SPI,
2,3,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,3,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,3,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,3,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,3,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,3,1,V0323,84,0x21b,0x40c08080,0x40c08080,#FE-ADC 4 WR SPI,
2,3,1,V0323,85,0x21c,0x80c000,0x80c000,#FE-ADC 4 WR SPI,
2,3,1,V0323,86,0x21d,0x400040,0x400040,#FE-ADC 4 WR SPI,
2,3,1,V0323,87,0x21e,0x80400000,0x80400000,#FE-ADC 4 WR SPI,
2,3,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,3,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,3,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,3,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,3,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,3,1,V0323,93,0x224,0xc0808080,0xc0808080,#FE-ADC 5 WR SPI,
2,3,1,V0323,94,0x225,0x400080c0,0x400080c0,#FE-ADC 5 WR SPI,
2,3,1,V0323,95,0x226,0x40800080,0x40800080,#FE-ADC 5 WR SPI,
2,3,1,V0323,96,0x227,0x80800080,0x80800080,#FE-ADC 5 WR SPI,
2,3,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,3,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,3,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,3,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,3,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,3,1,V0323,102,0x22d,0xc0808000,0xc0808000,#FE-ADC 6 WR SPI,
2,3,1,V0323,103,0x22e,0x4080c0,0x4080c0,#FE-ADC 6 WR SPI,
2,3,1,V0323,104,0x22f,0x408000c0,0x408000c0,#FE-ADC 6 WR SPI,
2,3,1,V0323,105,0x230,0x4000c000,0x4000c000,#FE-ADC 6 WR SPI,
2,3,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,3,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,3,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,3,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,3,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,3,1,V0323,111,0x236,0x40804080,0x40804080,#FE-ADC 7 WR SPI,
2,3,1,V0323,112,0x237,0x40000000,0x40000000,#FE-ADC 7 WR SPI,
2,3,1,V0323,113,0x238,0x80c00000,0x80c00000,#FE-ADC 7 WR SPI,
2,3,1,V0323,114,0x239,0xc0,0xc0,#FE-ADC 7 WR SPI,
2,3,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,3,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,3,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,3,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,3,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,3,1,V0323,120,0x23f,0x800080c0,0x800080c0,#FE-ADC 8 WR SPI,
2,3,1,V0323,121,0x240,0x40800000,0x40800000,#FE-ADC 8 WR SPI,
2,3,1,V0323,122,0x241,0x80008080,0x80008080,#FE-ADC 8 WR SPI,
2,3,1,V0323,123,0x242,0x808080,0x808080,#FE-ADC 8 WR SPI,
2,3,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,3,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,3,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,3,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,3,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,3,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,3,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,3,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,3,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,3,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,3,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,3,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,3,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,3,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,3,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,3,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,3,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,3,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,3,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,3,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,3,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,3,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,3,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,3,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,3,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,3,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,3,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,3,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,3,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,3,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,3,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,3,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,3,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,3,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,3,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,3,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,3,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,3,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,3,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,3,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,3,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,3,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,3,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,3,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,3,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,3,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,3,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,3,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,3,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,3,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,3,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,3,2,V0323,57,0x200,0x40800000,0x40800000,#FE-ADC 1 WR SPI,
2,3,2,V0323,58,0x201,0xc0400000,0xc0400000,#FE-ADC 1 WR SPI,
2,3,2,V0323,59,0x202,0x80c0c040,0x80c0c040,#FE-ADC 1 WR SPI,
2,3,2,V0323,60,0x203,0xc08040,0xc08040,#FE-ADC 1 WR SPI,
2,3,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,3,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,3,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,3,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,3,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,3,2,V0323,66,0x209,0xc0008000,0xc0008000,#FE-ADC 2 WR SPI,
2,3,2,V0323,67,0x20a,0x8080c0c0,0x8080c0c0,#FE-ADC 2 WR SPI,
2,3,2,V0323,68,0x20b,0x40408080,0x40408080,#FE-ADC 2 WR SPI,
2,3,2,V0323,69,0x20c,0x40808080,0x40808080,#FE-ADC 2 WR SPI,
2,3,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,3,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,3,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,3,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,3,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,3,2,V0323,75,0x212,0xc08080c0,0xc08080c0,#FE-ADC 3 WR SPI,
2,3,2,V0323,76,0x213,0xc0800000,0xc0800000,#FE-ADC 3 WR SPI,
2,3,2,V0323,77,0x214,0x80c0,0x80c0,#FE-ADC 3 WR SPI,
2,3,2,V0323,78,0x215,0x8040c0,0x8040c0,#FE-ADC 3 WR SPI,
2,3,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,3,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,3,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,3,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,3,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,3,2,V0323,84,0x21b,0x80400000,0x80400000,#FE-ADC 4 WR SPI,
2,3,2,V0323,85,0x21c,0x40c0,0x40c0,#FE-ADC 4 WR SPI,
2,3,2,V0323,86,0x21d,0x808040,0x808040,#FE-ADC 4 WR SPI,
2,3,2,V0323,87,0x21e,0xc040,0xc040,#FE-ADC 4 WR SPI,
2,3,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,3,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,3,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,3,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,3,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,3,2,V0323,93,0x224,0x40c00000,0x40c00000,#FE-ADC 5 WR SPI,
2,3,2,V0323,94,0x225,0x404040,0x404040,#FE-ADC 5 WR SPI,
2,3,2,V0323,95,0x226,0x400080c0,0x400080c0,#FE-ADC 5 WR SPI,
2,3,2,V0323,96,0x227,0xc00080,0xc00080,#FE-ADC 5 WR SPI,
2,3,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,3,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,3,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,3,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,3,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,3,2,V0323,102,0x22d,0x80000040,0x80000040,#FE-ADC 6 WR SPI,
2,3,2,V0323,103,0x22e,0x80004000,0x80004000,#FE-ADC 6 WR SPI,
2,3,2,V0323,104,0x22f,0x40c00040,0x40c00040,#FE-ADC 6 WR SPI,
2,3,2,V0323,105,0x230,0x80c0c080,0x80c0c080,#FE-ADC 6 WR SPI,
2,3,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,3,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,3,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,3,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,3,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,3,2,V0323,111,0x236,0x800080c0,0x800080c0,#FE-ADC 7 WR SPI,
2,3,2,V0323,112,0x237,0x80c00000,0x80c00000,#FE-ADC 7 WR SPI,
2,3,2,V0323,113,0x238,0xc0c080,0xc0c080,#FE-ADC 7 WR SPI,
2,3,2,V0323,114,0x239,0x808080,0x808080,#FE-ADC 7 WR SPI,
2,3,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,3,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,3,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,3,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,3,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,3,2,V0323,120,0x23f,0x800040,0x800040,#FE-ADC 8 WR SPI,
2,3,2,V0323,121,0x240,0xc0800040,0xc0800040,#FE-ADC 8 WR SPI,
2,3,2,V0323,122,0x241,0x80408040,0x80408040,#FE-ADC 8 WR SPI,
2,3,2,V0323,123,0x242,0x400040,0x400040,#FE-ADC 8 WR SPI,
2,3,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,3,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,3,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,3,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,3,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,3,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,3,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,3,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,3,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,3,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,3,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,3,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,3,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,3,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,3,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,3,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,3,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,3,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,3,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,3,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,3,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,3,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,3,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,3,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,3,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,3,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,3,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,3,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,3,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,3,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,3,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,3,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,3,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,3,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,3,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,3,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,3,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,3,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,3,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,3,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,3,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,3,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,3,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,3,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,3,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,3,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,3,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,3,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,3,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,3,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,3,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,3,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,3,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,3,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,3,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,3,3,V0323,57,0x200,0x40c0,0x40c0,#FE-ADC 1 WR SPI,
2,3,3,V0323,58,0x201,0x804000c0,0x804000c0,#FE-ADC 1 WR SPI,
2,3,3,V0323,59,0x202,0x80004000,0x80004000,#FE-ADC 1 WR SPI,
2,3,3,V0323,60,0x203,0xc0408000,0xc0408000,#FE-ADC 1 WR SPI,
2,3,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,3,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,3,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,3,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,3,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,3,3,V0323,66,0x209,0x8040c040,0x8040c040,#FE-ADC 2 WR SPI,
2,3,3,V0323,67,0x20a,0x800080,0x800080,#FE-ADC 2 WR SPI,
2,3,3,V0323,68,0x20b,0xc0400040,0xc0400040,#FE-ADC 2 WR SPI,
2,3,3,V0323,69,0x20c,0x4000c0c0,0x4000c0c0,#FE-ADC 2 WR SPI,
2,3,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,3,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,3,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,3,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,3,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,3,3,V0323,75,0x212,0x8080c040,0x8080c040,#FE-ADC 3 WR SPI,
2,3,3,V0323,76,0x213,0x40808080,0x40808080,#FE-ADC 3 WR SPI,
2,3,3,V0323,77,0x214,0x80000000,0x80000000,#FE-ADC 3 WR SPI,
2,3,3,V0323,78,0x215,0x8080,0x8080,#FE-ADC 3 WR SPI,
2,3,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,3,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,3,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,3,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,3,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,3,3,V0323,84,0x21b,0x80008000,0x80008000,#FE-ADC 4 WR SPI,
2,3,3,V0323,85,0x21c,0x40800000,0x40800000,#FE-ADC 4 WR SPI,
2,3,3,V0323,86,0x21d,0xc04000,0xc04000,#FE-ADC 4 WR SPI,
2,3,3,V0323,87,0x21e,0x40000040,0x40000040,#FE-ADC 4 WR SPI,
2,3,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,3,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,3,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,3,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,3,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,3,3,V0323,93,0x224,0x400040c0,0x400040c0,#FE-ADC 5 WR SPI,
2,3,3,V0323,94,0x225,0x80000040,0x80000040,#FE-ADC 5 WR SPI,
2,3,3,V0323,95,0x226,0xc0408000,0xc0408000,#FE-ADC 5 WR SPI,
2,3,3,V0323,96,0x227,0x40804080,0x40804080,#FE-ADC 5 WR SPI,
2,3,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,3,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,3,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,3,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,3,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,3,3,V0323,102,0x22d,0x8000c080,0x8000c080,#FE-ADC 6 WR SPI,
2,3,3,V0323,103,0x22e,0x80c08040,0x80c08040,#FE-ADC 6 WR SPI,
2,3,3,V0323,104,0x22f,0xc0004040,0xc0004040,#FE-ADC 6 WR SPI,
2,3,3,V0323,105,0x230,0xc080,0xc080,#FE-ADC 6 WR SPI,
2,3,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,3,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,3,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,3,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,3,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,3,3,V0323,111,0x236,0xc0800080,0xc0800080,#FE-ADC 7 WR SPI,
2,3,3,V0323,112,0x237,0xc0408000,0xc0408000,#FE-ADC 7 WR SPI,
2,3,3,V0323,113,0x238,0x804000,0x804000,#FE-ADC 7 WR SPI,
2,3,3,V0323,114,0x239,0xc0c00040,0xc0c00040,#FE-ADC 7 WR SPI,
2,3,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,3,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,3,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,3,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,3,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,3,3,V0323,120,0x23f,0x80408040,0x80408040,#FE-ADC 8 WR SPI,
2,3,3,V0323,121,0x240,0xc040c000,0xc040c000,#FE-ADC 8 WR SPI,
2,3,3,V0323,122,0x241,0xc0808080,0xc0808080,#FE-ADC 8 WR SPI,
2,3,3,V0323,123,0x242,0x8040,0x8040,#FE-ADC 8 WR SPI,
2,3,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,3,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,3,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,3,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,3,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,3,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,3,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,3,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,3,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,3,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,3,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,3,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,4,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,4,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,4,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,4,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,4,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,4,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,4,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,4,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,4,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,4,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,4,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,4,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,4,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,4,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,4,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,4,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,4,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,4,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,4,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,4,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,4,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,4,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,4,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,4,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,4,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,4,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,4,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,4,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,4,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,4,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,4,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,4,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,4,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,4,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,4,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,4,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,4,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,4,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,4,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,4,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,4,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,4,0,V0323,57,0x200,0x8040c040,0x8040c040,#FE-ADC 1 WR SPI,
2,4,0,V0323,58,0x201,0xc0000000,0xc0000000,#FE-ADC 1 WR SPI,
2,4,0,V0323,59,0x202,0x80c04040,0x80c04040,#FE-ADC 1 WR SPI,
2,4,0,V0323,60,0x203,0x40000080,0x40000080,#FE-ADC 1 WR SPI,
2,4,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,4,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,4,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,4,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,4,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,4,0,V0323,66,0x209,0x80c040c0,0x80c040c0,#FE-ADC 2 WR SPI,
2,4,0,V0323,67,0x20a,0x80004080,0x80004080,#FE-ADC 2 WR SPI,
2,4,0,V0323,68,0x20b,0xc040,0xc040,#FE-ADC 2 WR SPI,
2,4,0,V0323,69,0x20c,0x80000080,0x80000080,#FE-ADC 2 WR SPI,
2,4,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,4,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,4,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,4,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,4,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,4,0,V0323,75,0x212,0x40c00080,0x40c00080,#FE-ADC 3 WR SPI,
2,4,0,V0323,76,0x213,0x40800080,0x40800080,#FE-ADC 3 WR SPI,
2,4,0,V0323,77,0x214,0x400080c0,0x400080c0,#FE-ADC 3 WR SPI,
2,4,0,V0323,78,0x215,0xc08000c0,0xc08000c0,#FE-ADC 3 WR SPI,
2,4,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,4,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,4,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,4,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,4,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,4,0,V0323,84,0x21b,0x40004080,0x40004080,#FE-ADC 4 WR SPI,
2,4,0,V0323,85,0x21c,0x808080,0x808080,#FE-ADC 4 WR SPI,
2,4,0,V0323,86,0x21d,0x80808000,0x80808000,#FE-ADC 4 WR SPI,
2,4,0,V0323,87,0x21e,0x8080,0x8080,#FE-ADC 4 WR SPI,
2,4,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,4,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,4,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,4,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,4,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,4,0,V0323,93,0x224,0x40408080,0x40408080,#FE-ADC 5 WR SPI,
2,4,0,V0323,94,0x225,0x40804080,0x40804080,#FE-ADC 5 WR SPI,
2,4,0,V0323,95,0x226,0x80800080,0x80800080,#FE-ADC 5 WR SPI,
2,4,0,V0323,96,0x227,0x80c080c0,0x80c080c0,#FE-ADC 5 WR SPI,
2,4,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,4,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,4,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,4,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,4,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,4,0,V0323,102,0x22d,0x8000,0x8000,#FE-ADC 6 WR SPI,
2,4,0,V0323,103,0x22e,0x8040,0x8040,#FE-ADC 6 WR SPI,
2,4,0,V0323,104,0x22f,0x808080c0,0x808080c0,#FE-ADC 6 WR SPI,
2,4,0,V0323,105,0x230,0xc0,0xc0,#FE-ADC 6 WR SPI,
2,4,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,4,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,4,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,4,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,4,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,4,0,V0323,111,0x236,0x4040c040,0x4040c040,#FE-ADC 7 WR SPI,
2,4,0,V0323,112,0x237,0x800000,0x800000,#FE-ADC 7 WR SPI,
2,4,0,V0323,113,0x238,0x40c0c000,0x40c0c000,#FE-ADC 7 WR SPI,
2,4,0,V0323,114,0x239,0x40808080,0x40808080,#FE-ADC 7 WR SPI,
2,4,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,4,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,4,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,4,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,4,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,4,0,V0323,120,0x23f,0x80400040,0x80400040,#FE-ADC 8 WR SPI,
2,4,0,V0323,121,0x240,0x40808000,0x40808000,#FE-ADC 8 WR SPI,
2,4,0,V0323,122,0x241,0xc0000040,0xc0000040,#FE-ADC 8 WR SPI,
2,4,0,V0323,123,0x242,0x8040c080,0x8040c080,#FE-ADC 8 WR SPI,
2,4,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,4,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,4,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,4,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,4,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,4,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,4,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,4,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,4,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,4,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,4,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,4,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,4,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,4,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,4,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,4,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,4,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,4,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,4,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,4,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,4,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,4,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,4,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,4,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,4,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,4,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,4,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,4,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,4,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,4,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,4,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,4,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,4,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,4,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,4,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,4,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,4,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,4,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,4,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,4,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,4,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,4,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,4,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,4,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,4,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,4,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,4,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,4,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,4,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,4,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,4,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,4,1,V0323,57,0x200,0x8000,0x8000,#FE-ADC 1 WR SPI,
2,4,1,V0323,58,0x201,0xc04080c0,0xc04080c0,#FE-ADC 1 WR SPI,
2,4,1,V0323,59,0x202,0x80c08040,0x80c08040,#FE-ADC 1 WR SPI,
2,4,1,V0323,60,0x203,0x804080,0x804080,#FE-ADC 1 WR SPI,
2,4,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,4,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,4,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,4,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,4,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,4,1,V0323,66,0x209,0x80408080,0x80408080,#FE-ADC 2 WR SPI,
2,4,1,V0323,67,0x20a,0xc0000040,0xc0000040,#FE-ADC 2 WR SPI,
2,4,1,V0323,68,0x20b,0x0,0x0,#FE-ADC 2 WR SPI,
2,4,1,V0323,69,0x20c,0x40808080,0x40808080,#FE-ADC 2 WR SPI,
2,4,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,4,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,4,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,4,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,4,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,4,1,V0323,75,0x212,0x80800040,0x80800040,#FE-ADC 3 WR SPI,
2,4,1,V0323,76,0x213,0x800000c0,0x800000c0,#FE-ADC 3 WR SPI,
2,4,1,V0323,77,0x214,0x40c0,0x40c0,#FE-ADC 3 WR SPI,
2,4,1,V0323,78,0x215,0x80000000,0x80000000,#FE-ADC 3 WR SPI,
2,4,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,4,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,4,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,4,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,4,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,4,1,V0323,84,0x21b,0x800000c0,0x800000c0,#FE-ADC 4 WR SPI,
2,4,1,V0323,85,0x21c,0xc000c0,0xc000c0,#FE-ADC 4 WR SPI,
2,4,1,V0323,86,0x21d,0xc080c0,0xc080c0,#FE-ADC 4 WR SPI,
2,4,1,V0323,87,0x21e,0x40808080,0x40808080,#FE-ADC 4 WR SPI,
2,4,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,4,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,4,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,4,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,4,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,4,1,V0323,93,0x224,0xc0400080,0xc0400080,#FE-ADC 5 WR SPI,
2,4,1,V0323,94,0x225,0x40004080,0x40004080,#FE-ADC 5 WR SPI,
2,4,1,V0323,95,0x226,0x40804080,0x40804080,#FE-ADC 5 WR SPI,
2,4,1,V0323,96,0x227,0x4000,0x4000,#FE-ADC 5 WR SPI,
2,4,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,4,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,4,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,4,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,4,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,4,1,V0323,102,0x22d,0x40008000,0x40008000,#FE-ADC 6 WR SPI,
2,4,1,V0323,103,0x22e,0x40004040,0x40004040,#FE-ADC 6 WR SPI,
2,4,1,V0323,104,0x22f,0x80808080,0x80808080,#FE-ADC 6 WR SPI,
2,4,1,V0323,105,0x230,0xc0000000,0xc0000000,#FE-ADC 6 WR SPI,
2,4,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,4,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,4,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,4,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,4,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,4,1,V0323,111,0x236,0x8000c0c0,0x8000c0c0,#FE-ADC 7 WR SPI,
2,4,1,V0323,112,0x237,0xc08000,0xc08000,#FE-ADC 7 WR SPI,
2,4,1,V0323,113,0x238,0x8000c000,0x8000c000,#FE-ADC 7 WR SPI,
2,4,1,V0323,114,0x239,0x40008080,0x40008080,#FE-ADC 7 WR SPI,
2,4,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,4,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,4,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,4,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,4,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,4,1,V0323,120,0x23f,0x4080c0,0x4080c0,#FE-ADC 8 WR SPI,
2,4,1,V0323,121,0x240,0x8080c080,0x8080c080,#FE-ADC 8 WR SPI,
2,4,1,V0323,122,0x241,0x80c0c0,0x80c0c0,#FE-ADC 8 WR SPI,
2,4,1,V0323,123,0x242,0x80000080,0x80000080,#FE-ADC 8 WR SPI,
2,4,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,4,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,4,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,4,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,4,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,4,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,4,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,4,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,4,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,4,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,4,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,4,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,4,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,4,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,4,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,4,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,4,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,4,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,4,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,4,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,4,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,4,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,4,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,4,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,4,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,4,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,4,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,4,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,4,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,4,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,4,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,4,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,4,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,4,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,4,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,4,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,4,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,4,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,4,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,4,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,4,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,4,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,4,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,4,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,4,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,4,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,4,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,4,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,4,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,4,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,4,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,4,2,V0323,57,0x200,0x80c040,0x80c040,#FE-ADC 1 WR SPI,
2,4,2,V0323,58,0x201,0x8080c0c0,0x8080c0c0,#FE-ADC 1 WR SPI,
2,4,2,V0323,59,0x202,0x4040,0x4040,#FE-ADC 1 WR SPI,
2,4,2,V0323,60,0x203,0x40c0c080,0x40c0c080,#FE-ADC 1 WR SPI,
2,4,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,4,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,4,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,4,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,4,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,4,2,V0323,66,0x209,0xc0,0xc0,#FE-ADC 2 WR SPI,
2,4,2,V0323,67,0x20a,0x40c000,0x40c000,#FE-ADC 2 WR SPI,
2,4,2,V0323,68,0x20b,0x80c000,0x80c000,#FE-ADC 2 WR SPI,
2,4,2,V0323,69,0x20c,0x40c040c0,0x40c040c0,#FE-ADC 2 WR SPI,
2,4,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,4,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,4,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,4,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,4,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,4,2,V0323,75,0x212,0xc080c040,0xc080c040,#FE-ADC 3 WR SPI,
2,4,2,V0323,76,0x213,0x80804080,0x80804080,#FE-ADC 3 WR SPI,
2,4,2,V0323,77,0x214,0x80808080,0x80808080,#FE-ADC 3 WR SPI,
2,4,2,V0323,78,0x215,0x40008080,0x40008080,#FE-ADC 3 WR SPI,
2,4,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,4,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,4,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,4,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,4,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,4,2,V0323,84,0x21b,0xc0000040,0xc0000040,#FE-ADC 4 WR SPI,
2,4,2,V0323,85,0x21c,0x40000080,0x40000080,#FE-ADC 4 WR SPI,
2,4,2,V0323,86,0x21d,0x800080c0,0x800080c0,#FE-ADC 4 WR SPI,
2,4,2,V0323,87,0x21e,0xc00040,0xc00040,#FE-ADC 4 WR SPI,
2,4,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,4,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,4,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,4,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,4,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,4,2,V0323,93,0x224,0xc0008080,0xc0008080,#FE-ADC 5 WR SPI,
2,4,2,V0323,94,0x225,0x40404080,0x40404080,#FE-ADC 5 WR SPI,
2,4,2,V0323,95,0x226,0x80c00040,0x80c00040,#FE-ADC 5 WR SPI,
2,4,2,V0323,96,0x227,0x80c00080,0x80c00080,#FE-ADC 5 WR SPI,
2,4,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,4,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,4,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,4,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,4,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,4,2,V0323,102,0x22d,0x40c08000,0x40c08000,#FE-ADC 6 WR SPI,
2,4,2,V0323,103,0x22e,0x40808000,0x40808000,#FE-ADC 6 WR SPI,
2,4,2,V0323,104,0x22f,0x80404040,0x80404040,#FE-ADC 6 WR SPI,
2,4,2,V0323,105,0x230,0x8080c0,0x8080c0,#FE-ADC 6 WR SPI,
2,4,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,4,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,4,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,4,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,4,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,4,2,V0323,111,0x236,0x40c000c0,0x40c000c0,#FE-ADC 7 WR SPI,
2,4,2,V0323,112,0x237,0x80404080,0x80404080,#FE-ADC 7 WR SPI,
2,4,2,V0323,113,0x238,0x40c040c0,0x40c040c0,#FE-ADC 7 WR SPI,
2,4,2,V0323,114,0x239,0x80808000,0x80808000,#FE-ADC 7 WR SPI,
2,4,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,4,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,4,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,4,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,4,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,4,2,V0323,120,0x23f,0x80408000,0x80408000,#FE-ADC 8 WR SPI,
2,4,2,V0323,121,0x240,0x40808000,0x40808000,#FE-ADC 8 WR SPI,
2,4,2,V0323,122,0x241,0xc0800040,0xc0800040,#FE-ADC 8 WR SPI,
2,4,2,V0323,123,0x242,0x40c08080,0x40c08080,#FE-ADC 8 WR SPI,
2,4,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,4,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,4,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,4,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,4,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,4,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,4,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,4,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,4,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,4,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
2,4,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
2,4,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
2,4,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
2,4,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
2,4,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
2,4,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
2,4,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
2,4,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
2,4,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
2,4,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
2,4,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
2,4,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
2,4,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
2,4,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
2,4,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
2,4,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
2,4,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,4,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,4,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,4,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
2,4,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
2,4,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
2,4,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
2,4,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
2,4,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
2,4,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
2,4,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
2,4,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
2,4,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
2,4,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
2,4,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
2,4,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
2,4,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
2,4,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
2,4,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
2,4,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
2,4,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
2,4,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
2,4,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
2,4,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
2,4,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
2,4,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
2,4,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
2,4,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
2,4,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
2,4,3,V0323,57,0x200,0x80800080,0x80800080,#FE-ADC 1 WR SPI,
2,4,3,V0323,58,0x201,0xc080,0xc080,#FE-ADC 1 WR SPI,
2,4,3,V0323,59,0x202,0xc0400040,0xc0400040,#FE-ADC 1 WR SPI,
2,4,3,V0323,60,0x203,0x40000080,0x40000080,#FE-ADC 1 WR SPI,
2,4,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
2,4,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
2,4,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,4,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
2,4,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
2,4,3,V0323,66,0x209,0xc080c0,0xc080c0,#FE-ADC 2 WR SPI,
2,4,3,V0323,67,0x20a,0x80008080,0x80008080,#FE-ADC 2 WR SPI,
2,4,3,V0323,68,0x20b,0xc080,0xc080,#FE-ADC 2 WR SPI,
2,4,3,V0323,69,0x20c,0xc04080c0,0xc04080c0,#FE-ADC 2 WR SPI,
2,4,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
2,4,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
2,4,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,4,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
2,4,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
2,4,3,V0323,75,0x212,0x40408080,0x40408080,#FE-ADC 3 WR SPI,
2,4,3,V0323,76,0x213,0x40808000,0x40808000,#FE-ADC 3 WR SPI,
2,4,3,V0323,77,0x214,0x40c040c0,0x40c040c0,#FE-ADC 3 WR SPI,
2,4,3,V0323,78,0x215,0xc0804040,0xc0804040,#FE-ADC 3 WR SPI,
2,4,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
2,4,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,4,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
2,4,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
2,4,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
2,4,3,V0323,84,0x21b,0x4040c0,0x4040c0,#FE-ADC 4 WR SPI,
2,4,3,V0323,85,0x21c,0x40408080,0x40408080,#FE-ADC 4 WR SPI,
2,4,3,V0323,86,0x21d,0xc0008080,0xc0008080,#FE-ADC 4 WR SPI,
2,4,3,V0323,87,0x21e,0x80c0c0,0x80c0c0,#FE-ADC 4 WR SPI,
2,4,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
2,4,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,4,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
2,4,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
2,4,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
2,4,3,V0323,93,0x224,0x80008000,0x80008000,#FE-ADC 5 WR SPI,
2,4,3,V0323,94,0x225,0x40008080,0x40008080,#FE-ADC 5 WR SPI,
2,4,3,V0323,95,0x226,0x40c0c000,0x40c0c000,#FE-ADC 5 WR SPI,
2,4,3,V0323,96,0x227,0xc080,0xc080,#FE-ADC 5 WR SPI,
2,4,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
2,4,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
2,4,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,4,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
2,4,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
2,4,3,V0323,102,0x22d,0x80400000,0x80400000,#FE-ADC 6 WR SPI,
2,4,3,V0323,103,0x22e,0x80008000,0x80008000,#FE-ADC 6 WR SPI,
2,4,3,V0323,104,0x22f,0x40008040,0x40008040,#FE-ADC 6 WR SPI,
2,4,3,V0323,105,0x230,0xc04040,0xc04040,#FE-ADC 6 WR SPI,
2,4,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
2,4,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
2,4,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,4,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
2,4,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
2,4,3,V0323,111,0x236,0xc0804080,0xc0804080,#FE-ADC 7 WR SPI,
2,4,3,V0323,112,0x237,0x4040,0x4040,#FE-ADC 7 WR SPI,
2,4,3,V0323,113,0x238,0xc04000,0xc04000,#FE-ADC 7 WR SPI,
2,4,3,V0323,114,0x239,0x808000,0x808000,#FE-ADC 7 WR SPI,
2,4,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
2,4,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,4,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
2,4,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
2,4,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
2,4,3,V0323,120,0x23f,0x8080c0,0x8080c0,#FE-ADC 8 WR SPI,
2,4,3,V0323,121,0x240,0x4080c0c0,0x4080c0c0,#FE-ADC 8 WR SPI,
2,4,3,V0323,122,0x241,0xc0c000,0xc0c000,#FE-ADC 8 WR SPI,
2,4,3,V0323,123,0x242,0x80c0,0x80c0,#FE-ADC 8 WR SPI,
2,4,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
2,4,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,4,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
2,4,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
2,4,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
2,4,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
2,4,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
2,4,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
2,4,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
2,4,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
2,4,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
2,4,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,0,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,0,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,0,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,0,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,0,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,0,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,0,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,0,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,0,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,0,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,0,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,0,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,0,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,0,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,0,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,0,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,0,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,0,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,0,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,0,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,0,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,0,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,0,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,0,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,0,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,0,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,0,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,0,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,0,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,0,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,0,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,0,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,0,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,0,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,0,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,0,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,0,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,0,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,0,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,0,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,0,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,0,0,V0323,57,0x200,0x40808040,0x40808040,#FE-ADC 1 WR SPI,
3,0,0,V0323,58,0x201,0xc000c000,0xc000c000,#FE-ADC 1 WR SPI,
3,0,0,V0323,59,0x202,0x0,0x0,#FE-ADC 1 WR SPI,
3,0,0,V0323,60,0x203,0xc0c04000,0xc0c04000,#FE-ADC 1 WR SPI,
3,0,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,0,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,0,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,0,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,0,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,0,0,V0323,66,0x209,0x80004080,0x80004080,#FE-ADC 2 WR SPI,
3,0,0,V0323,67,0x20a,0xc0c0c000,0xc0c0c000,#FE-ADC 2 WR SPI,
3,0,0,V0323,68,0x20b,0x80808040,0x80808040,#FE-ADC 2 WR SPI,
3,0,0,V0323,69,0x20c,0xc000,0xc000,#FE-ADC 2 WR SPI,
3,0,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,0,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,0,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,0,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,0,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,0,0,V0323,75,0x212,0x804040c0,0x804040c0,#FE-ADC 3 WR SPI,
3,0,0,V0323,76,0x213,0x40000080,0x40000080,#FE-ADC 3 WR SPI,
3,0,0,V0323,77,0x214,0x80808000,0x80808000,#FE-ADC 3 WR SPI,
3,0,0,V0323,78,0x215,0xc0,0xc0,#FE-ADC 3 WR SPI,
3,0,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,0,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,0,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,0,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,0,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,0,0,V0323,84,0x21b,0x400040c0,0x400040c0,#FE-ADC 4 WR SPI,
3,0,0,V0323,85,0x21c,0x400000c0,0x400000c0,#FE-ADC 4 WR SPI,
3,0,0,V0323,86,0x21d,0x808000,0x808000,#FE-ADC 4 WR SPI,
3,0,0,V0323,87,0x21e,0x80c0c000,0x80c0c000,#FE-ADC 4 WR SPI,
3,0,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,0,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,0,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,0,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,0,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,0,0,V0323,93,0x224,0x8000c0,0x8000c0,#FE-ADC 5 WR SPI,
3,0,0,V0323,94,0x225,0x80804000,0x80804000,#FE-ADC 5 WR SPI,
3,0,0,V0323,95,0x226,0x40c080,0x40c080,#FE-ADC 5 WR SPI,
3,0,0,V0323,96,0x227,0x4080c000,0x4080c000,#FE-ADC 5 WR SPI,
3,0,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,0,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,0,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,0,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,0,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,0,0,V0323,102,0x22d,0x80c0,0x80c0,#FE-ADC 6 WR SPI,
3,0,0,V0323,103,0x22e,0x400040c0,0x400040c0,#FE-ADC 6 WR SPI,
3,0,0,V0323,104,0x22f,0xc08080c0,0xc08080c0,#FE-ADC 6 WR SPI,
3,0,0,V0323,105,0x230,0x80804040,0x80804040,#FE-ADC 6 WR SPI,
3,0,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,0,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,0,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,0,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,0,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,0,0,V0323,111,0x236,0xc0c0,0xc0c0,#FE-ADC 7 WR SPI,
3,0,0,V0323,112,0x237,0x40c000,0x40c000,#FE-ADC 7 WR SPI,
3,0,0,V0323,113,0x238,0x80800040,0x80800040,#FE-ADC 7 WR SPI,
3,0,0,V0323,114,0x239,0x40c08040,0x40c08040,#FE-ADC 7 WR SPI,
3,0,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,0,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,0,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,0,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,0,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,0,0,V0323,120,0x23f,0x80,0x80,#FE-ADC 8 WR SPI,
3,0,0,V0323,121,0x240,0x4080,0x4080,#FE-ADC 8 WR SPI,
3,0,0,V0323,122,0x241,0x40808000,0x40808000,#FE-ADC 8 WR SPI,
3,0,0,V0323,123,0x242,0x80008000,0x80008000,#FE-ADC 8 WR SPI,
3,0,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,0,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,0,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,0,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,0,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,0,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,0,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,0,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,0,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,0,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,0,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,0,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,0,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,0,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,0,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,0,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,0,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,0,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,0,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,0,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,0,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,0,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,0,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,0,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,0,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,0,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,0,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,0,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,0,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,0,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,0,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,0,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,0,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,0,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,0,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,0,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,0,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,0,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,0,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,0,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,0,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,0,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,0,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,0,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,0,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,0,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,0,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,0,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,0,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,0,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,0,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,0,1,V0323,57,0x200,0x80408000,0x80408000,#FE-ADC 1 WR SPI,
3,0,1,V0323,58,0x201,0x0,0x0,#FE-ADC 1 WR SPI,
3,0,1,V0323,59,0x202,0x408080,0x408080,#FE-ADC 1 WR SPI,
3,0,1,V0323,60,0x203,0x4040c0,0x4040c0,#FE-ADC 1 WR SPI,
3,0,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,0,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,0,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,0,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,0,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,0,1,V0323,66,0x209,0xc0804080,0xc0804080,#FE-ADC 2 WR SPI,
3,0,1,V0323,67,0x20a,0xc08080,0xc08080,#FE-ADC 2 WR SPI,
3,0,1,V0323,68,0x20b,0x8000c0,0x8000c0,#FE-ADC 2 WR SPI,
3,0,1,V0323,69,0x20c,0xc00040,0xc00040,#FE-ADC 2 WR SPI,
3,0,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,0,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,0,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,0,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,0,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,0,1,V0323,75,0x212,0x400080,0x400080,#FE-ADC 3 WR SPI,
3,0,1,V0323,76,0x213,0x40408080,0x40408080,#FE-ADC 3 WR SPI,
3,0,1,V0323,77,0x214,0xc0c04000,0xc0c04000,#FE-ADC 3 WR SPI,
3,0,1,V0323,78,0x215,0x40000080,0x40000080,#FE-ADC 3 WR SPI,
3,0,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,0,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,0,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,0,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,0,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,0,1,V0323,84,0x21b,0xc0808000,0xc0808000,#FE-ADC 4 WR SPI,
3,0,1,V0323,85,0x21c,0xc0000040,0xc0000040,#FE-ADC 4 WR SPI,
3,0,1,V0323,86,0x21d,0x4040c0c0,0x4040c0c0,#FE-ADC 4 WR SPI,
3,0,1,V0323,87,0x21e,0x40,0x40,#FE-ADC 4 WR SPI,
3,0,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,0,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,0,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,0,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,0,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,0,1,V0323,93,0x224,0x800080c0,0x800080c0,#FE-ADC 5 WR SPI,
3,0,1,V0323,94,0x225,0x80004080,0x80004080,#FE-ADC 5 WR SPI,
3,0,1,V0323,95,0x226,0x408080c0,0x408080c0,#FE-ADC 5 WR SPI,
3,0,1,V0323,96,0x227,0x404080c0,0x404080c0,#FE-ADC 5 WR SPI,
3,0,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,0,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,0,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,0,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,0,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,0,1,V0323,102,0x22d,0xc0808000,0xc0808000,#FE-ADC 6 WR SPI,
3,0,1,V0323,103,0x22e,0xc0808040,0xc0808040,#FE-ADC 6 WR SPI,
3,0,1,V0323,104,0x22f,0x80800080,0x80800080,#FE-ADC 6 WR SPI,
3,0,1,V0323,105,0x230,0x8040c080,0x8040c080,#FE-ADC 6 WR SPI,
3,0,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,0,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,0,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,0,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,0,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,0,1,V0323,111,0x236,0x40808040,0x40808040,#FE-ADC 7 WR SPI,
3,0,1,V0323,112,0x237,0x8000,0x8000,#FE-ADC 7 WR SPI,
3,0,1,V0323,113,0x238,0x408000,0x408000,#FE-ADC 7 WR SPI,
3,0,1,V0323,114,0x239,0x804080c0,0x804080c0,#FE-ADC 7 WR SPI,
3,0,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,0,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,0,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,0,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,0,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,0,1,V0323,120,0x23f,0x8040c080,0x8040c080,#FE-ADC 8 WR SPI,
3,0,1,V0323,121,0x240,0x40c04000,0x40c04000,#FE-ADC 8 WR SPI,
3,0,1,V0323,122,0x241,0x80800000,0x80800000,#FE-ADC 8 WR SPI,
3,0,1,V0323,123,0x242,0x80004000,0x80004000,#FE-ADC 8 WR SPI,
3,0,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,0,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,0,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,0,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,0,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,0,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,0,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,0,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,0,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,0,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,0,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,0,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,0,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,0,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,0,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,0,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,0,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,0,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,0,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,0,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,0,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,0,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,0,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,0,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,0,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,0,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,0,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,0,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,0,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,0,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,0,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,0,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,0,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,0,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,0,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,0,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,0,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,0,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,0,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,0,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,0,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,0,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,0,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,0,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,0,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,0,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,0,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,0,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,0,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,0,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,0,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,0,2,V0323,57,0x200,0xc08000,0xc08000,#FE-ADC 1 WR SPI,
3,0,2,V0323,58,0x201,0xc0004000,0xc0004000,#FE-ADC 1 WR SPI,
3,0,2,V0323,59,0x202,0x8040c0,0x8040c0,#FE-ADC 1 WR SPI,
3,0,2,V0323,60,0x203,0x8080c040,0x8080c040,#FE-ADC 1 WR SPI,
3,0,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,0,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,0,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,0,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,0,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,0,2,V0323,66,0x209,0x40c04080,0x40c04080,#FE-ADC 2 WR SPI,
3,0,2,V0323,67,0x20a,0x804000,0x804000,#FE-ADC 2 WR SPI,
3,0,2,V0323,68,0x20b,0x80800040,0x80800040,#FE-ADC 2 WR SPI,
3,0,2,V0323,69,0x20c,0x800080,0x800080,#FE-ADC 2 WR SPI,
3,0,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,0,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,0,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,0,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,0,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,0,2,V0323,75,0x212,0x80c08000,0x80c08000,#FE-ADC 3 WR SPI,
3,0,2,V0323,76,0x213,0xc0c04000,0xc0c04000,#FE-ADC 3 WR SPI,
3,0,2,V0323,77,0x214,0x80800080,0x80800080,#FE-ADC 3 WR SPI,
3,0,2,V0323,78,0x215,0xc080,0xc080,#FE-ADC 3 WR SPI,
3,0,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,0,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,0,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,0,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,0,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,0,2,V0323,84,0x21b,0x8040,0x8040,#FE-ADC 4 WR SPI,
3,0,2,V0323,85,0x21c,0x800080c0,0x800080c0,#FE-ADC 4 WR SPI,
3,0,2,V0323,86,0x21d,0x80004080,0x80004080,#FE-ADC 4 WR SPI,
3,0,2,V0323,87,0x21e,0x40808040,0x40808040,#FE-ADC 4 WR SPI,
3,0,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,0,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,0,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,0,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,0,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,0,2,V0323,93,0x224,0x80000080,0x80000080,#FE-ADC 5 WR SPI,
3,0,2,V0323,94,0x225,0x800080c0,0x800080c0,#FE-ADC 5 WR SPI,
3,0,2,V0323,95,0x226,0x800040,0x800040,#FE-ADC 5 WR SPI,
3,0,2,V0323,96,0x227,0xc0000000,0xc0000000,#FE-ADC 5 WR SPI,
3,0,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,0,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,0,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,0,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,0,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,0,2,V0323,102,0x22d,0xc0008000,0xc0008000,#FE-ADC 6 WR SPI,
3,0,2,V0323,103,0x22e,0x400000c0,0x400000c0,#FE-ADC 6 WR SPI,
3,0,2,V0323,104,0x22f,0x80000080,0x80000080,#FE-ADC 6 WR SPI,
3,0,2,V0323,105,0x230,0xc04040,0xc04040,#FE-ADC 6 WR SPI,
3,0,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,0,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,0,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,0,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,0,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,0,2,V0323,111,0x236,0xc000,0xc000,#FE-ADC 7 WR SPI,
3,0,2,V0323,112,0x237,0x4080,0x4080,#FE-ADC 7 WR SPI,
3,0,2,V0323,113,0x238,0x80c0,0x80c0,#FE-ADC 7 WR SPI,
3,0,2,V0323,114,0x239,0x4000,0x4000,#FE-ADC 7 WR SPI,
3,0,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,0,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,0,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,0,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,0,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,0,2,V0323,120,0x23f,0x8080c080,0x8080c080,#FE-ADC 8 WR SPI,
3,0,2,V0323,121,0x240,0x80408080,0x80408080,#FE-ADC 8 WR SPI,
3,0,2,V0323,122,0x241,0x80c08080,0x80c08080,#FE-ADC 8 WR SPI,
3,0,2,V0323,123,0x242,0xc0c000,0xc0c000,#FE-ADC 8 WR SPI,
3,0,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,0,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,0,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,0,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,0,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,0,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,0,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,0,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,0,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,0,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,0,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,0,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,0,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,0,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,0,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,0,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,0,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,0,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,0,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,0,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,0,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,0,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,0,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,0,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,0,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,0,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,0,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,0,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,0,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,0,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,0,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,0,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,0,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,0,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,0,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,0,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,0,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,0,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,0,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,0,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,0,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,0,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,0,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,0,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,0,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,0,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,0,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,0,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,0,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,0,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,0,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,0,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,0,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,0,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,0,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,0,3,V0323,57,0x200,0x80c08000,0x80c08000,#FE-ADC 1 WR SPI,
3,0,3,V0323,58,0x201,0xc0c08040,0xc0c08040,#FE-ADC 1 WR SPI,
3,0,3,V0323,59,0x202,0x80c04000,0x80c04000,#FE-ADC 1 WR SPI,
3,0,3,V0323,60,0x203,0x40c00040,0x40c00040,#FE-ADC 1 WR SPI,
3,0,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,0,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,0,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,0,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,0,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,0,3,V0323,66,0x209,0xc0804080,0xc0804080,#FE-ADC 2 WR SPI,
3,0,3,V0323,67,0x20a,0x40404000,0x40404000,#FE-ADC 2 WR SPI,
3,0,3,V0323,68,0x20b,0x40004040,0x40004040,#FE-ADC 2 WR SPI,
3,0,3,V0323,69,0x20c,0xc0c00040,0xc0c00040,#FE-ADC 2 WR SPI,
3,0,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,0,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,0,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,0,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,0,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,0,3,V0323,75,0x212,0xc0808080,0xc0808080,#FE-ADC 3 WR SPI,
3,0,3,V0323,76,0x213,0x40,0x40,#FE-ADC 3 WR SPI,
3,0,3,V0323,77,0x214,0x0,0x0,#FE-ADC 3 WR SPI,
3,0,3,V0323,78,0x215,0x8080,0x8080,#FE-ADC 3 WR SPI,
3,0,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,0,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,0,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,0,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,0,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,0,3,V0323,84,0x21b,0x8080c0,0x8080c0,#FE-ADC 4 WR SPI,
3,0,3,V0323,85,0x21c,0x80c000,0x80c000,#FE-ADC 4 WR SPI,
3,0,3,V0323,86,0x21d,0x80008080,0x80008080,#FE-ADC 4 WR SPI,
3,0,3,V0323,87,0x21e,0x800080,0x800080,#FE-ADC 4 WR SPI,
3,0,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,0,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,0,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,0,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,0,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,0,3,V0323,93,0x224,0x80c00080,0x80c00080,#FE-ADC 5 WR SPI,
3,0,3,V0323,94,0x225,0x40c000,0x40c000,#FE-ADC 5 WR SPI,
3,0,3,V0323,95,0x226,0xc0c040c0,0xc0c040c0,#FE-ADC 5 WR SPI,
3,0,3,V0323,96,0x227,0xc000,0xc000,#FE-ADC 5 WR SPI,
3,0,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,0,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,0,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,0,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,0,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,0,3,V0323,102,0x22d,0xc08000,0xc08000,#FE-ADC 6 WR SPI,
3,0,3,V0323,103,0x22e,0x808080,0x808080,#FE-ADC 6 WR SPI,
3,0,3,V0323,104,0x22f,0x4000c000,0x4000c000,#FE-ADC 6 WR SPI,
3,0,3,V0323,105,0x230,0xc0c000,0xc0c000,#FE-ADC 6 WR SPI,
3,0,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,0,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,0,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,0,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,0,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,0,3,V0323,111,0x236,0x4040,0x4040,#FE-ADC 7 WR SPI,
3,0,3,V0323,112,0x237,0xc0400000,0xc0400000,#FE-ADC 7 WR SPI,
3,0,3,V0323,113,0x238,0x40,0x40,#FE-ADC 7 WR SPI,
3,0,3,V0323,114,0x239,0x40804040,0x40804040,#FE-ADC 7 WR SPI,
3,0,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,0,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,0,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,0,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,0,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,0,3,V0323,120,0x23f,0xc0808080,0xc0808080,#FE-ADC 8 WR SPI,
3,0,3,V0323,121,0x240,0x40808040,0x40808040,#FE-ADC 8 WR SPI,
3,0,3,V0323,122,0x241,0x40804080,0x40804080,#FE-ADC 8 WR SPI,
3,0,3,V0323,123,0x242,0x8080,0x8080,#FE-ADC 8 WR SPI,
3,0,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,0,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,0,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,0,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,0,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,0,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,0,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,0,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,0,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,0,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,0,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,0,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,1,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,1,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,1,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,1,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,1,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,1,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,1,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,1,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,1,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,1,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,1,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,1,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,1,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,1,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,1,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,1,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,1,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,1,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,1,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,1,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,1,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,1,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,1,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,1,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,1,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,1,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,1,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,1,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,1,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,1,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,1,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,1,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,1,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,1,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,1,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,1,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,1,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,1,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,1,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,1,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,1,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,1,0,V0323,57,0x200,0xc0408000,0xc0408000,#FE-ADC 1 WR SPI,
3,1,0,V0323,58,0x201,0xc000c0,0xc000c0,#FE-ADC 1 WR SPI,
3,1,0,V0323,59,0x202,0x80c0,0x80c0,#FE-ADC 1 WR SPI,
3,1,0,V0323,60,0x203,0x80,0x80,#FE-ADC 1 WR SPI,
3,1,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,1,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,1,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,1,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,1,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,1,0,V0323,66,0x209,0x4000,0x4000,#FE-ADC 2 WR SPI,
3,1,0,V0323,67,0x20a,0x80,0x80,#FE-ADC 2 WR SPI,
3,1,0,V0323,68,0x20b,0xc0804080,0xc0804080,#FE-ADC 2 WR SPI,
3,1,0,V0323,69,0x20c,0x40,0x40,#FE-ADC 2 WR SPI,
3,1,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,1,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,1,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,1,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,1,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,1,0,V0323,75,0x212,0x804000c0,0x804000c0,#FE-ADC 3 WR SPI,
3,1,0,V0323,76,0x213,0x80400000,0x80400000,#FE-ADC 3 WR SPI,
3,1,0,V0323,77,0x214,0xc0800000,0xc0800000,#FE-ADC 3 WR SPI,
3,1,0,V0323,78,0x215,0x80400080,0x80400080,#FE-ADC 3 WR SPI,
3,1,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,1,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,1,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,1,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,1,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,1,0,V0323,84,0x21b,0x40000080,0x40000080,#FE-ADC 4 WR SPI,
3,1,0,V0323,85,0x21c,0x80808080,0x80808080,#FE-ADC 4 WR SPI,
3,1,0,V0323,86,0x21d,0x80000000,0x80000000,#FE-ADC 4 WR SPI,
3,1,0,V0323,87,0x21e,0xc080c0,0xc080c0,#FE-ADC 4 WR SPI,
3,1,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,1,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,1,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,1,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,1,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,1,0,V0323,93,0x224,0x4040c080,0x4040c080,#FE-ADC 5 WR SPI,
3,1,0,V0323,94,0x225,0x80c04040,0x80c04040,#FE-ADC 5 WR SPI,
3,1,0,V0323,95,0x226,0x80804000,0x80804000,#FE-ADC 5 WR SPI,
3,1,0,V0323,96,0x227,0x8080,0x8080,#FE-ADC 5 WR SPI,
3,1,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,1,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,1,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,1,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,1,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,1,0,V0323,102,0x22d,0xc080c040,0xc080c040,#FE-ADC 6 WR SPI,
3,1,0,V0323,103,0x22e,0x80c00080,0x80c00080,#FE-ADC 6 WR SPI,
3,1,0,V0323,104,0x22f,0xc0800000,0xc0800000,#FE-ADC 6 WR SPI,
3,1,0,V0323,105,0x230,0x400080,0x400080,#FE-ADC 6 WR SPI,
3,1,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,1,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,1,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,1,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,1,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,1,0,V0323,111,0x236,0xc0804000,0xc0804000,#FE-ADC 7 WR SPI,
3,1,0,V0323,112,0x237,0xc0008080,0xc0008080,#FE-ADC 7 WR SPI,
3,1,0,V0323,113,0x238,0x40004040,0x40004040,#FE-ADC 7 WR SPI,
3,1,0,V0323,114,0x239,0xc0400000,0xc0400000,#FE-ADC 7 WR SPI,
3,1,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,1,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,1,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,1,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,1,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,1,0,V0323,120,0x23f,0x80408080,0x80408080,#FE-ADC 8 WR SPI,
3,1,0,V0323,121,0x240,0x4040c080,0x4040c080,#FE-ADC 8 WR SPI,
3,1,0,V0323,122,0x241,0x404080,0x404080,#FE-ADC 8 WR SPI,
3,1,0,V0323,123,0x242,0x80800040,0x80800040,#FE-ADC 8 WR SPI,
3,1,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,1,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,1,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,1,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,1,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,1,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,1,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,1,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,1,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,1,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,1,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,1,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,1,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,1,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,1,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,1,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,1,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,1,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,1,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,1,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,1,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,1,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,1,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,1,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,1,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,1,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,1,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,1,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,1,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,1,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,1,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,1,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,1,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,1,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,1,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,1,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,1,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,1,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,1,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,1,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,1,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,1,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,1,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,1,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,1,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,1,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,1,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,1,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,1,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,1,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,1,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,1,1,V0323,57,0x200,0x80808000,0x80808000,#FE-ADC 1 WR SPI,
3,1,1,V0323,58,0x201,0x40400040,0x40400040,#FE-ADC 1 WR SPI,
3,1,1,V0323,59,0x202,0x40800080,0x40800080,#FE-ADC 1 WR SPI,
3,1,1,V0323,60,0x203,0xc04080c0,0xc04080c0,#FE-ADC 1 WR SPI,
3,1,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,1,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,1,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,1,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,1,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,1,1,V0323,66,0x209,0x40000000,0x40000000,#FE-ADC 2 WR SPI,
3,1,1,V0323,67,0x20a,0x80,0x80,#FE-ADC 2 WR SPI,
3,1,1,V0323,68,0x20b,0x80c080,0x80c080,#FE-ADC 2 WR SPI,
3,1,1,V0323,69,0x20c,0xc0000080,0xc0000080,#FE-ADC 2 WR SPI,
3,1,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,1,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,1,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,1,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,1,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,1,1,V0323,75,0x212,0xc0c08040,0xc0c08040,#FE-ADC 3 WR SPI,
3,1,1,V0323,76,0x213,0x40000040,0x40000040,#FE-ADC 3 WR SPI,
3,1,1,V0323,77,0x214,0xc0c080c0,0xc0c080c0,#FE-ADC 3 WR SPI,
3,1,1,V0323,78,0x215,0x80004040,0x80004040,#FE-ADC 3 WR SPI,
3,1,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,1,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,1,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,1,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,1,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,1,1,V0323,84,0x21b,0xc0400080,0xc0400080,#FE-ADC 4 WR SPI,
3,1,1,V0323,85,0x21c,0x4080c000,0x4080c000,#FE-ADC 4 WR SPI,
3,1,1,V0323,86,0x21d,0x40808080,0x40808080,#FE-ADC 4 WR SPI,
3,1,1,V0323,87,0x21e,0x80008080,0x80008080,#FE-ADC 4 WR SPI,
3,1,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,1,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,1,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,1,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,1,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,1,1,V0323,93,0x224,0x800040c0,0x800040c0,#FE-ADC 5 WR SPI,
3,1,1,V0323,94,0x225,0xc080,0xc080,#FE-ADC 5 WR SPI,
3,1,1,V0323,95,0x226,0x80c00040,0x80c00040,#FE-ADC 5 WR SPI,
3,1,1,V0323,96,0x227,0x404080,0x404080,#FE-ADC 5 WR SPI,
3,1,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,1,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,1,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,1,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,1,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,1,1,V0323,102,0x22d,0x80c0c0,0x80c0c0,#FE-ADC 6 WR SPI,
3,1,1,V0323,103,0x22e,0xc0408000,0xc0408000,#FE-ADC 6 WR SPI,
3,1,1,V0323,104,0x22f,0x808040c0,0x808040c0,#FE-ADC 6 WR SPI,
3,1,1,V0323,105,0x230,0x800000,0x800000,#FE-ADC 6 WR SPI,
3,1,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,1,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,1,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,1,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,1,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,1,1,V0323,111,0x236,0x40c08040,0x40c08040,#FE-ADC 7 WR SPI,
3,1,1,V0323,112,0x237,0xc0c000,0xc0c000,#FE-ADC 7 WR SPI,
3,1,1,V0323,113,0x238,0x80808000,0x80808000,#FE-ADC 7 WR SPI,
3,1,1,V0323,114,0x239,0xc08000,0xc08000,#FE-ADC 7 WR SPI,
3,1,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,1,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,1,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,1,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,1,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,1,1,V0323,120,0x23f,0xc04080,0xc04080,#FE-ADC 8 WR SPI,
3,1,1,V0323,121,0x240,0x40c08080,0x40c08080,#FE-ADC 8 WR SPI,
3,1,1,V0323,122,0x241,0x8080,0x8080,#FE-ADC 8 WR SPI,
3,1,1,V0323,123,0x242,0xc0808000,0xc0808000,#FE-ADC 8 WR SPI,
3,1,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,1,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,1,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,1,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,1,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,1,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,1,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,1,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,1,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,1,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,1,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,1,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,1,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,1,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,1,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,1,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,1,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,1,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,1,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,1,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,1,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,1,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,1,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,1,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,1,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,1,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,1,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,1,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,1,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,1,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,1,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,1,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,1,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,1,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,1,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,1,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,1,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,1,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,1,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,1,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,1,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,1,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,1,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,1,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,1,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,1,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,1,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,1,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,1,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,1,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,1,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,1,2,V0323,57,0x200,0xc00040,0xc00040,#FE-ADC 1 WR SPI,
3,1,2,V0323,58,0x201,0x8040c0c0,0x8040c0c0,#FE-ADC 1 WR SPI,
3,1,2,V0323,59,0x202,0x40404080,0x40404080,#FE-ADC 1 WR SPI,
3,1,2,V0323,60,0x203,0xc0400000,0xc0400000,#FE-ADC 1 WR SPI,
3,1,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,1,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,1,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,1,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,1,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,1,2,V0323,66,0x209,0x808080c0,0x808080c0,#FE-ADC 2 WR SPI,
3,1,2,V0323,67,0x20a,0x40008000,0x40008000,#FE-ADC 2 WR SPI,
3,1,2,V0323,68,0x20b,0x800040,0x800040,#FE-ADC 2 WR SPI,
3,1,2,V0323,69,0x20c,0xc0c0c040,0xc0c0c040,#FE-ADC 2 WR SPI,
3,1,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,1,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,1,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,1,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,1,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,1,2,V0323,75,0x212,0xc0c0c000,0xc0c0c000,#FE-ADC 3 WR SPI,
3,1,2,V0323,76,0x213,0x8040,0x8040,#FE-ADC 3 WR SPI,
3,1,2,V0323,77,0x214,0x400040c0,0x400040c0,#FE-ADC 3 WR SPI,
3,1,2,V0323,78,0x215,0xc0c0c080,0xc0c0c080,#FE-ADC 3 WR SPI,
3,1,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,1,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,1,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,1,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,1,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,1,2,V0323,84,0x21b,0x8040c0,0x8040c0,#FE-ADC 4 WR SPI,
3,1,2,V0323,85,0x21c,0xc0800080,0xc0800080,#FE-ADC 4 WR SPI,
3,1,2,V0323,86,0x21d,0x80800080,0x80800080,#FE-ADC 4 WR SPI,
3,1,2,V0323,87,0x21e,0xc08000c0,0xc08000c0,#FE-ADC 4 WR SPI,
3,1,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,1,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,1,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,1,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,1,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,1,2,V0323,93,0x224,0x80c0c080,0x80c0c080,#FE-ADC 5 WR SPI,
3,1,2,V0323,94,0x225,0x0,0x0,#FE-ADC 5 WR SPI,
3,1,2,V0323,95,0x226,0x404040c0,0x404040c0,#FE-ADC 5 WR SPI,
3,1,2,V0323,96,0x227,0x80c00040,0x80c00040,#FE-ADC 5 WR SPI,
3,1,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,1,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,1,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,1,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,1,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,1,2,V0323,102,0x22d,0xc04000,0xc04000,#FE-ADC 6 WR SPI,
3,1,2,V0323,103,0x22e,0xc080c080,0xc080c080,#FE-ADC 6 WR SPI,
3,1,2,V0323,104,0x22f,0x4040c0,0x4040c0,#FE-ADC 6 WR SPI,
3,1,2,V0323,105,0x230,0xc0000080,0xc0000080,#FE-ADC 6 WR SPI,
3,1,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,1,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,1,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,1,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,1,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,1,2,V0323,111,0x236,0xc00040,0xc00040,#FE-ADC 7 WR SPI,
3,1,2,V0323,112,0x237,0xc000c0,0xc000c0,#FE-ADC 7 WR SPI,
3,1,2,V0323,113,0x238,0x80,0x80,#FE-ADC 7 WR SPI,
3,1,2,V0323,114,0x239,0xc000,0xc000,#FE-ADC 7 WR SPI,
3,1,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,1,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,1,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,1,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,1,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,1,2,V0323,120,0x23f,0x40c08080,0x40c08080,#FE-ADC 8 WR SPI,
3,1,2,V0323,121,0x240,0x80808080,0x80808080,#FE-ADC 8 WR SPI,
3,1,2,V0323,122,0x241,0x808000c0,0x808000c0,#FE-ADC 8 WR SPI,
3,1,2,V0323,123,0x242,0xc0400000,0xc0400000,#FE-ADC 8 WR SPI,
3,1,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,1,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,1,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,1,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,1,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,1,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,1,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,1,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,1,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,1,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,1,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,1,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,1,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,1,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,1,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,1,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,1,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,1,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,1,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,1,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,1,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,1,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,1,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,1,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,1,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,1,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,1,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,1,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,1,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,1,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,1,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,1,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,1,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,1,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,1,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,1,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,1,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,1,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,1,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,1,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,1,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,1,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,1,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,1,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,1,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,1,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,1,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,1,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,1,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,1,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,1,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,1,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,1,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,1,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,1,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,1,3,V0323,57,0x200,0x80800040,0x80800040,#FE-ADC 1 WR SPI,
3,1,3,V0323,58,0x201,0x40c08000,0x40c08000,#FE-ADC 1 WR SPI,
3,1,3,V0323,59,0x202,0x40004000,0x40004000,#FE-ADC 1 WR SPI,
3,1,3,V0323,60,0x203,0x8080c000,0x8080c000,#FE-ADC 1 WR SPI,
3,1,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,1,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,1,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,1,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,1,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,1,3,V0323,66,0x209,0x0,0x0,#FE-ADC 2 WR SPI,
3,1,3,V0323,67,0x20a,0x808080,0x808080,#FE-ADC 2 WR SPI,
3,1,3,V0323,68,0x20b,0xc0800080,0xc0800080,#FE-ADC 2 WR SPI,
3,1,3,V0323,69,0x20c,0x80c08040,0x80c08040,#FE-ADC 2 WR SPI,
3,1,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,1,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,1,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,1,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,1,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,1,3,V0323,75,0x212,0x80400040,0x80400040,#FE-ADC 3 WR SPI,
3,1,3,V0323,76,0x213,0xc0c0c080,0xc0c0c080,#FE-ADC 3 WR SPI,
3,1,3,V0323,77,0x214,0xc080c040,0xc080c040,#FE-ADC 3 WR SPI,
3,1,3,V0323,78,0x215,0x80c0,0x80c0,#FE-ADC 3 WR SPI,
3,1,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,1,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,1,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,1,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,1,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,1,3,V0323,84,0x21b,0x80c08080,0x80c08080,#FE-ADC 4 WR SPI,
3,1,3,V0323,85,0x21c,0xc0400040,0xc0400040,#FE-ADC 4 WR SPI,
3,1,3,V0323,86,0x21d,0xc00040,0xc00040,#FE-ADC 4 WR SPI,
3,1,3,V0323,87,0x21e,0xc0800040,0xc0800040,#FE-ADC 4 WR SPI,
3,1,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,1,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,1,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,1,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,1,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,1,3,V0323,93,0x224,0xc0400080,0xc0400080,#FE-ADC 5 WR SPI,
3,1,3,V0323,94,0x225,0xc08000c0,0xc08000c0,#FE-ADC 5 WR SPI,
3,1,3,V0323,95,0x226,0x40c08000,0x40c08000,#FE-ADC 5 WR SPI,
3,1,3,V0323,96,0x227,0xc040c0,0xc040c0,#FE-ADC 5 WR SPI,
3,1,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,1,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,1,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,1,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,1,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,1,3,V0323,102,0x22d,0xc0c040,0xc0c040,#FE-ADC 6 WR SPI,
3,1,3,V0323,103,0x22e,0x80808040,0x80808040,#FE-ADC 6 WR SPI,
3,1,3,V0323,104,0x22f,0x808000,0x808000,#FE-ADC 6 WR SPI,
3,1,3,V0323,105,0x230,0x408080,0x408080,#FE-ADC 6 WR SPI,
3,1,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,1,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,1,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,1,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,1,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,1,3,V0323,111,0x236,0xc0808080,0xc0808080,#FE-ADC 7 WR SPI,
3,1,3,V0323,112,0x237,0x80800000,0x80800000,#FE-ADC 7 WR SPI,
3,1,3,V0323,113,0x238,0x4040,0x4040,#FE-ADC 7 WR SPI,
3,1,3,V0323,114,0x239,0xc000,0xc000,#FE-ADC 7 WR SPI,
3,1,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,1,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,1,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,1,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,1,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,1,3,V0323,120,0x23f,0x4000c040,0x4000c040,#FE-ADC 8 WR SPI,
3,1,3,V0323,121,0x240,0x40800000,0x40800000,#FE-ADC 8 WR SPI,
3,1,3,V0323,122,0x241,0x404040,0x404040,#FE-ADC 8 WR SPI,
3,1,3,V0323,123,0x242,0x40000080,0x40000080,#FE-ADC 8 WR SPI,
3,1,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,1,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,1,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,1,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,1,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,1,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,1,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,1,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,1,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,1,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,1,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,1,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,2,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,2,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,2,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,2,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,2,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,2,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,2,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,2,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,2,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,2,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,2,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,2,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,2,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,2,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,2,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,2,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,2,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,2,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,2,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,2,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,2,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,2,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,2,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,2,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,2,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,2,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,2,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,2,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,2,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,2,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,2,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,2,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,2,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,2,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,2,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,2,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,2,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,2,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,2,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,2,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,2,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,2,0,V0323,57,0x200,0x8080c000,0x8080c000,#FE-ADC 1 WR SPI,
3,2,0,V0323,58,0x201,0x40c000,0x40c000,#FE-ADC 1 WR SPI,
3,2,0,V0323,59,0x202,0x80404000,0x80404000,#FE-ADC 1 WR SPI,
3,2,0,V0323,60,0x203,0x800000c0,0x800000c0,#FE-ADC 1 WR SPI,
3,2,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,2,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,2,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,2,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,2,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,2,0,V0323,66,0x209,0x400040,0x400040,#FE-ADC 2 WR SPI,
3,2,0,V0323,67,0x20a,0x0,0x0,#FE-ADC 2 WR SPI,
3,2,0,V0323,68,0x20b,0x80408080,0x80408080,#FE-ADC 2 WR SPI,
3,2,0,V0323,69,0x20c,0x40c0,0x40c0,#FE-ADC 2 WR SPI,
3,2,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,2,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,2,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,2,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,2,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,2,0,V0323,75,0x212,0xc0c08000,0xc0c08000,#FE-ADC 3 WR SPI,
3,2,0,V0323,76,0x213,0xc0004080,0xc0004080,#FE-ADC 3 WR SPI,
3,2,0,V0323,77,0x214,0x4040c0c0,0x4040c0c0,#FE-ADC 3 WR SPI,
3,2,0,V0323,78,0x215,0x80,0x80,#FE-ADC 3 WR SPI,
3,2,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,2,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,2,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,2,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,2,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,2,0,V0323,84,0x21b,0xc0404000,0xc0404000,#FE-ADC 4 WR SPI,
3,2,0,V0323,85,0x21c,0x80000040,0x80000040,#FE-ADC 4 WR SPI,
3,2,0,V0323,86,0x21d,0x8000,0x8000,#FE-ADC 4 WR SPI,
3,2,0,V0323,87,0x21e,0xc080,0xc080,#FE-ADC 4 WR SPI,
3,2,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,2,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,2,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,2,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,2,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,2,0,V0323,93,0x224,0xc0004000,0xc0004000,#FE-ADC 5 WR SPI,
3,2,0,V0323,94,0x225,0x80400040,0x80400040,#FE-ADC 5 WR SPI,
3,2,0,V0323,95,0x226,0xc0008040,0xc0008040,#FE-ADC 5 WR SPI,
3,2,0,V0323,96,0x227,0x8040c0,0x8040c0,#FE-ADC 5 WR SPI,
3,2,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,2,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,2,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,2,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,2,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,2,0,V0323,102,0x22d,0x40c08040,0x40c08040,#FE-ADC 6 WR SPI,
3,2,0,V0323,103,0x22e,0x80800000,0x80800000,#FE-ADC 6 WR SPI,
3,2,0,V0323,104,0x22f,0x408080,0x408080,#FE-ADC 6 WR SPI,
3,2,0,V0323,105,0x230,0x80808080,0x80808080,#FE-ADC 6 WR SPI,
3,2,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,2,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,2,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,2,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,2,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,2,0,V0323,111,0x236,0x40008080,0x40008080,#FE-ADC 7 WR SPI,
3,2,0,V0323,112,0x237,0xc0c04080,0xc0c04080,#FE-ADC 7 WR SPI,
3,2,0,V0323,113,0x238,0x4000c040,0x4000c040,#FE-ADC 7 WR SPI,
3,2,0,V0323,114,0x239,0x400000,0x400000,#FE-ADC 7 WR SPI,
3,2,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,2,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,2,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,2,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,2,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,2,0,V0323,120,0x23f,0xc0400080,0xc0400080,#FE-ADC 8 WR SPI,
3,2,0,V0323,121,0x240,0xc040c000,0xc040c000,#FE-ADC 8 WR SPI,
3,2,0,V0323,122,0x241,0x408040c0,0x408040c0,#FE-ADC 8 WR SPI,
3,2,0,V0323,123,0x242,0xc0000000,0xc0000000,#FE-ADC 8 WR SPI,
3,2,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,2,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,2,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,2,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,2,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,2,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,2,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,2,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,2,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,2,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,2,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,2,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,2,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,2,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,2,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,2,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,2,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,2,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,2,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,2,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,2,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,2,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,2,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,2,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,2,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,2,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,2,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,2,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,2,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,2,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,2,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,2,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,2,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,2,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,2,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,2,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,2,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,2,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,2,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,2,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,2,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,2,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,2,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,2,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,2,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,2,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,2,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,2,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,2,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,2,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,2,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,2,1,V0323,57,0x200,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
3,2,1,V0323,58,0x201,0x40c0c080,0x40c0c080,#FE-ADC 1 WR SPI,
3,2,1,V0323,59,0x202,0x408000c0,0x408000c0,#FE-ADC 1 WR SPI,
3,2,1,V0323,60,0x203,0x80c00000,0x80c00000,#FE-ADC 1 WR SPI,
3,2,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,2,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,2,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,2,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,2,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,2,1,V0323,66,0x209,0xc040c0,0xc040c0,#FE-ADC 2 WR SPI,
3,2,1,V0323,67,0x20a,0x80c0c0c0,0x80c0c0c0,#FE-ADC 2 WR SPI,
3,2,1,V0323,68,0x20b,0x8080,0x8080,#FE-ADC 2 WR SPI,
3,2,1,V0323,69,0x20c,0x80408000,0x80408000,#FE-ADC 2 WR SPI,
3,2,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,2,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,2,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,2,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,2,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,2,1,V0323,75,0x212,0xc00000,0xc00000,#FE-ADC 3 WR SPI,
3,2,1,V0323,76,0x213,0x80c00000,0x80c00000,#FE-ADC 3 WR SPI,
3,2,1,V0323,77,0x214,0xc0800000,0xc0800000,#FE-ADC 3 WR SPI,
3,2,1,V0323,78,0x215,0x80000000,0x80000000,#FE-ADC 3 WR SPI,
3,2,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,2,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,2,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,2,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,2,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,2,1,V0323,84,0x21b,0x80c00000,0x80c00000,#FE-ADC 4 WR SPI,
3,2,1,V0323,85,0x21c,0x0,0x0,#FE-ADC 4 WR SPI,
3,2,1,V0323,86,0x21d,0x800000c0,0x800000c0,#FE-ADC 4 WR SPI,
3,2,1,V0323,87,0x21e,0x40c08000,0x40c08000,#FE-ADC 4 WR SPI,
3,2,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,2,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,2,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,2,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,2,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,2,1,V0323,93,0x224,0x8040c080,0x8040c080,#FE-ADC 5 WR SPI,
3,2,1,V0323,94,0x225,0xc08000c0,0xc08000c0,#FE-ADC 5 WR SPI,
3,2,1,V0323,95,0x226,0x40400080,0x40400080,#FE-ADC 5 WR SPI,
3,2,1,V0323,96,0x227,0x80808040,0x80808040,#FE-ADC 5 WR SPI,
3,2,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,2,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,2,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,2,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,2,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,2,1,V0323,102,0x22d,0x400080c0,0x400080c0,#FE-ADC 6 WR SPI,
3,2,1,V0323,103,0x22e,0x80008000,0x80008000,#FE-ADC 6 WR SPI,
3,2,1,V0323,104,0x22f,0x80c000c0,0x80c000c0,#FE-ADC 6 WR SPI,
3,2,1,V0323,105,0x230,0x80,0x80,#FE-ADC 6 WR SPI,
3,2,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,2,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,2,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,2,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,2,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,2,1,V0323,111,0x236,0x4080c0c0,0x4080c0c0,#FE-ADC 7 WR SPI,
3,2,1,V0323,112,0x237,0x80804080,0x80804080,#FE-ADC 7 WR SPI,
3,2,1,V0323,113,0x238,0x40808040,0x40808040,#FE-ADC 7 WR SPI,
3,2,1,V0323,114,0x239,0x80808080,0x80808080,#FE-ADC 7 WR SPI,
3,2,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,2,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,2,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,2,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,2,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,2,1,V0323,120,0x23f,0x80c0c0,0x80c0c0,#FE-ADC 8 WR SPI,
3,2,1,V0323,121,0x240,0x80000080,0x80000080,#FE-ADC 8 WR SPI,
3,2,1,V0323,122,0x241,0xc000c0,0xc000c0,#FE-ADC 8 WR SPI,
3,2,1,V0323,123,0x242,0x404000,0x404000,#FE-ADC 8 WR SPI,
3,2,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,2,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,2,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,2,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,2,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,2,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,2,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,2,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,2,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,2,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,2,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,2,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,2,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,2,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,2,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,2,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,2,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,2,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,2,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,2,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,2,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,2,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,2,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,2,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,2,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,2,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,2,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,2,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,2,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,2,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,2,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,2,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,2,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,2,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,2,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,2,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,2,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,2,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,2,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,2,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,2,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,2,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,2,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,2,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,2,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,2,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,2,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,2,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,2,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,2,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,2,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,2,2,V0323,57,0x200,0x8000,0x8000,#FE-ADC 1 WR SPI,
3,2,2,V0323,58,0x201,0x8000c0,0x8000c0,#FE-ADC 1 WR SPI,
3,2,2,V0323,59,0x202,0x80804080,0x80804080,#FE-ADC 1 WR SPI,
3,2,2,V0323,60,0x203,0x8040c0,0x8040c0,#FE-ADC 1 WR SPI,
3,2,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,2,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,2,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,2,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,2,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,2,2,V0323,66,0x209,0x8000c0,0x8000c0,#FE-ADC 2 WR SPI,
3,2,2,V0323,67,0x20a,0xc04000c0,0xc04000c0,#FE-ADC 2 WR SPI,
3,2,2,V0323,68,0x20b,0x40c04000,0x40c04000,#FE-ADC 2 WR SPI,
3,2,2,V0323,69,0x20c,0xc0408080,0xc0408080,#FE-ADC 2 WR SPI,
3,2,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,2,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,2,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,2,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,2,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,2,2,V0323,75,0x212,0x800080c0,0x800080c0,#FE-ADC 3 WR SPI,
3,2,2,V0323,76,0x213,0xc00000c0,0xc00000c0,#FE-ADC 3 WR SPI,
3,2,2,V0323,77,0x214,0x80800040,0x80800040,#FE-ADC 3 WR SPI,
3,2,2,V0323,78,0x215,0xc0c08000,0xc0c08000,#FE-ADC 3 WR SPI,
3,2,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,2,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,2,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,2,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,2,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,2,2,V0323,84,0x21b,0x40404080,0x40404080,#FE-ADC 4 WR SPI,
3,2,2,V0323,85,0x21c,0x80808040,0x80808040,#FE-ADC 4 WR SPI,
3,2,2,V0323,86,0x21d,0xc0408000,0xc0408000,#FE-ADC 4 WR SPI,
3,2,2,V0323,87,0x21e,0x80008000,0x80008000,#FE-ADC 4 WR SPI,
3,2,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,2,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,2,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,2,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,2,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,2,2,V0323,93,0x224,0xc0c000,0xc0c000,#FE-ADC 5 WR SPI,
3,2,2,V0323,94,0x225,0x80404040,0x80404040,#FE-ADC 5 WR SPI,
3,2,2,V0323,95,0x226,0x8000c000,0x8000c000,#FE-ADC 5 WR SPI,
3,2,2,V0323,96,0x227,0xc04040,0xc04040,#FE-ADC 5 WR SPI,
3,2,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,2,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,2,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,2,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,2,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,2,2,V0323,102,0x22d,0x804080,0x804080,#FE-ADC 6 WR SPI,
3,2,2,V0323,103,0x22e,0x800000c0,0x800000c0,#FE-ADC 6 WR SPI,
3,2,2,V0323,104,0x22f,0xc0808080,0xc0808080,#FE-ADC 6 WR SPI,
3,2,2,V0323,105,0x230,0x80c0c0c0,0x80c0c0c0,#FE-ADC 6 WR SPI,
3,2,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,2,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,2,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,2,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,2,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,2,2,V0323,111,0x236,0xc04000,0xc04000,#FE-ADC 7 WR SPI,
3,2,2,V0323,112,0x237,0x404040,0x404040,#FE-ADC 7 WR SPI,
3,2,2,V0323,113,0x238,0x80c000c0,0x80c000c0,#FE-ADC 7 WR SPI,
3,2,2,V0323,114,0x239,0xc0800000,0xc0800000,#FE-ADC 7 WR SPI,
3,2,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,2,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,2,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,2,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,2,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,2,2,V0323,120,0x23f,0x80000000,0x80000000,#FE-ADC 8 WR SPI,
3,2,2,V0323,121,0x240,0x80c04080,0x80c04080,#FE-ADC 8 WR SPI,
3,2,2,V0323,122,0x241,0x800080c0,0x800080c0,#FE-ADC 8 WR SPI,
3,2,2,V0323,123,0x242,0x80008000,0x80008000,#FE-ADC 8 WR SPI,
3,2,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,2,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,2,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,2,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,2,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,2,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,2,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,2,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,2,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,2,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,2,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,2,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,2,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,2,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,2,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,2,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,2,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,2,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,2,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,2,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,2,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,2,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,2,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,2,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,2,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,2,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,2,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,2,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,2,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,2,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,2,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,2,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,2,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,2,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,2,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,2,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,2,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,2,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,2,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,2,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,2,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,2,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,2,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,2,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,2,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,2,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,2,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,2,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,2,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,2,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,2,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,2,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,2,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,2,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,2,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,2,3,V0323,57,0x200,0x408040,0x408040,#FE-ADC 1 WR SPI,
3,2,3,V0323,58,0x201,0x80400080,0x80400080,#FE-ADC 1 WR SPI,
3,2,3,V0323,59,0x202,0x40008000,0x40008000,#FE-ADC 1 WR SPI,
3,2,3,V0323,60,0x203,0x800000,0x800000,#FE-ADC 1 WR SPI,
3,2,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,2,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,2,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,2,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,2,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,2,3,V0323,66,0x209,0xc0008080,0xc0008080,#FE-ADC 2 WR SPI,
3,2,3,V0323,67,0x20a,0x408040,0x408040,#FE-ADC 2 WR SPI,
3,2,3,V0323,68,0x20b,0x800080c0,0x800080c0,#FE-ADC 2 WR SPI,
3,2,3,V0323,69,0x20c,0x80c000,0x80c000,#FE-ADC 2 WR SPI,
3,2,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,2,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,2,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,2,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,2,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,2,3,V0323,75,0x212,0x404080,0x404080,#FE-ADC 3 WR SPI,
3,2,3,V0323,76,0x213,0x40800000,0x40800000,#FE-ADC 3 WR SPI,
3,2,3,V0323,77,0x214,0xc080c0c0,0xc080c0c0,#FE-ADC 3 WR SPI,
3,2,3,V0323,78,0x215,0x80c04000,0x80c04000,#FE-ADC 3 WR SPI,
3,2,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,2,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,2,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,2,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,2,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,2,3,V0323,84,0x21b,0x80c0c0,0x80c0c0,#FE-ADC 4 WR SPI,
3,2,3,V0323,85,0x21c,0x4040c0c0,0x4040c0c0,#FE-ADC 4 WR SPI,
3,2,3,V0323,86,0x21d,0x40400000,0x40400000,#FE-ADC 4 WR SPI,
3,2,3,V0323,87,0x21e,0x80800000,0x80800000,#FE-ADC 4 WR SPI,
3,2,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,2,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,2,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,2,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,2,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,2,3,V0323,93,0x224,0x404000c0,0x404000c0,#FE-ADC 5 WR SPI,
3,2,3,V0323,94,0x225,0x40800080,0x40800080,#FE-ADC 5 WR SPI,
3,2,3,V0323,95,0x226,0x80c00080,0x80c00080,#FE-ADC 5 WR SPI,
3,2,3,V0323,96,0x227,0xc0408040,0xc0408040,#FE-ADC 5 WR SPI,
3,2,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,2,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,2,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,2,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,2,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,2,3,V0323,102,0x22d,0x800000c0,0x800000c0,#FE-ADC 6 WR SPI,
3,2,3,V0323,103,0x22e,0x8000c0,0x8000c0,#FE-ADC 6 WR SPI,
3,2,3,V0323,104,0x22f,0x80c080,0x80c080,#FE-ADC 6 WR SPI,
3,2,3,V0323,105,0x230,0x80c08080,0x80c08080,#FE-ADC 6 WR SPI,
3,2,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,2,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,2,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,2,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,2,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,2,3,V0323,111,0x236,0x800080,0x800080,#FE-ADC 7 WR SPI,
3,2,3,V0323,112,0x237,0xc0c00000,0xc0c00000,#FE-ADC 7 WR SPI,
3,2,3,V0323,113,0x238,0xc0,0xc0,#FE-ADC 7 WR SPI,
3,2,3,V0323,114,0x239,0x80,0x80,#FE-ADC 7 WR SPI,
3,2,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,2,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,2,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,2,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,2,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,2,3,V0323,120,0x23f,0x80404000,0x80404000,#FE-ADC 8 WR SPI,
3,2,3,V0323,121,0x240,0xc0c08040,0xc0c08040,#FE-ADC 8 WR SPI,
3,2,3,V0323,122,0x241,0xc00000,0xc00000,#FE-ADC 8 WR SPI,
3,2,3,V0323,123,0x242,0x808000,0x808000,#FE-ADC 8 WR SPI,
3,2,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,2,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,2,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,2,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,2,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,2,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,2,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,2,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,2,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,2,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,2,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,2,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,3,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,3,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,3,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,3,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,3,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,3,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,3,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,3,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,3,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,3,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,3,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,3,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,3,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,3,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,3,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,3,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,3,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,3,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,3,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,3,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,3,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,3,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,3,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,3,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,3,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,3,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,3,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,3,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,3,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,3,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,3,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,3,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,3,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,3,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,3,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,3,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,3,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,3,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,3,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,3,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,3,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,3,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,3,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,3,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,3,0,V0323,57,0x200,0x80400000,0x80400000,#FE-ADC 1 WR SPI,
3,3,0,V0323,58,0x201,0x40008000,0x40008000,#FE-ADC 1 WR SPI,
3,3,0,V0323,59,0x202,0xc04000,0xc04000,#FE-ADC 1 WR SPI,
3,3,0,V0323,60,0x203,0x4040c000,0x4040c000,#FE-ADC 1 WR SPI,
3,3,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,3,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,3,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,3,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,3,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,3,0,V0323,66,0x209,0x40808080,0x40808080,#FE-ADC 2 WR SPI,
3,3,0,V0323,67,0x20a,0x804080,0x804080,#FE-ADC 2 WR SPI,
3,3,0,V0323,68,0x20b,0x400040,0x400040,#FE-ADC 2 WR SPI,
3,3,0,V0323,69,0x20c,0x800000,0x800000,#FE-ADC 2 WR SPI,
3,3,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,3,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,3,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,3,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,3,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,3,0,V0323,75,0x212,0x4040,0x4040,#FE-ADC 3 WR SPI,
3,3,0,V0323,76,0x213,0x804000,0x804000,#FE-ADC 3 WR SPI,
3,3,0,V0323,77,0x214,0x8000c000,0x8000c000,#FE-ADC 3 WR SPI,
3,3,0,V0323,78,0x215,0xc0c04040,0xc0c04040,#FE-ADC 3 WR SPI,
3,3,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,3,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,3,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,3,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,3,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,3,0,V0323,84,0x21b,0x808080c0,0x808080c0,#FE-ADC 4 WR SPI,
3,3,0,V0323,85,0x21c,0x4080,0x4080,#FE-ADC 4 WR SPI,
3,3,0,V0323,86,0x21d,0x40408040,0x40408040,#FE-ADC 4 WR SPI,
3,3,0,V0323,87,0x21e,0x80008080,0x80008080,#FE-ADC 4 WR SPI,
3,3,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,3,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,3,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,3,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,3,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,3,0,V0323,93,0x224,0x80c00000,0x80c00000,#FE-ADC 5 WR SPI,
3,3,0,V0323,94,0x225,0x4080c0c0,0x4080c0c0,#FE-ADC 5 WR SPI,
3,3,0,V0323,95,0x226,0x80c08040,0x80c08040,#FE-ADC 5 WR SPI,
3,3,0,V0323,96,0x227,0x80000080,0x80000080,#FE-ADC 5 WR SPI,
3,3,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,3,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,3,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,3,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,3,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,3,0,V0323,102,0x22d,0x80c08000,0x80c08000,#FE-ADC 6 WR SPI,
3,3,0,V0323,103,0x22e,0xc0808080,0xc0808080,#FE-ADC 6 WR SPI,
3,3,0,V0323,104,0x22f,0x4040c0c0,0x4040c0c0,#FE-ADC 6 WR SPI,
3,3,0,V0323,105,0x230,0x808040,0x808040,#FE-ADC 6 WR SPI,
3,3,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,3,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,3,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,3,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,3,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,3,0,V0323,111,0x236,0x80008000,0x80008000,#FE-ADC 7 WR SPI,
3,3,0,V0323,112,0x237,0xc0008000,0xc0008000,#FE-ADC 7 WR SPI,
3,3,0,V0323,113,0x238,0xc0c00080,0xc0c00080,#FE-ADC 7 WR SPI,
3,3,0,V0323,114,0x239,0x80c04080,0x80c04080,#FE-ADC 7 WR SPI,
3,3,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,3,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,3,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,3,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,3,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,3,0,V0323,120,0x23f,0x80c0,0x80c0,#FE-ADC 8 WR SPI,
3,3,0,V0323,121,0x240,0x40c080c0,0x40c080c0,#FE-ADC 8 WR SPI,
3,3,0,V0323,122,0x241,0x408000,0x408000,#FE-ADC 8 WR SPI,
3,3,0,V0323,123,0x242,0x80808080,0x80808080,#FE-ADC 8 WR SPI,
3,3,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,3,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,3,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,3,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,3,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,3,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,3,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,3,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,3,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,3,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,3,1,V325C,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,3,1,V325C,2,0x15,0x630000,0x15,630000,
3,3,1,V325C,3,0x16,0x0,0x16,0,
3,3,1,V325C,4,0x17,0x90009,0x17,90009,
3,3,1,V325C,5,0x18,0x600060,0x18,600060,
3,3,1,V325C,6,0x19,0x40004,0x19,40004,
3,3,1,V325C,7,0x1a,0x2e002e,0x1a, 2E002E,
3,3,1,V325C,8,0x1b,0x360036,0x1b,360036,
3,3,1,V325C,9,0x1c,0x600060,0x1c,600060,
3,3,1,V325C,10,0x1d,0x40004,0x1d,40004,
3,3,1,V325C,11,0x1e,0xa000a,0x1e, A000A,
3,3,1,V325C,12,0x1f,0x250025,0x1f,250025,
3,3,1,V325C,13,0x20,0x600060,0x20,600060,
3,3,1,V325C,14,0x21,0x40004,0x21,40004,
3,3,1,V325C,15,0x23,0x40003,0x40003,    #configure phase of ADC timing,
3,3,1,V325C,16,0x24,0xc0003,0xc0003,    #configure phase of ADC timing,
3,3,1,V325C,17,0x25,0x40004,0x40004,    #configure phase of ADC timing,
3,3,1,V325C,18,0x26,0x40002,0x40002,    #configure phase of ADC timing,
3,3,1,V325C,19,0x27,0x130002,0x130002,   #configure phase of ADC timing,
3,3,1,V325C,20,0x28,0xc0002,0xc0002,    #configure phase of ADC timing,
3,3,1,V325C,21,0x23,0x40003,0x40003,      #configure phase of ADC timing,
3,3,1,V325C,22,0x24,0xc0003,0xc0003,      #configure phase of ADC timing,
3,3,1,V325C,23,0x25,0x80040004,0x80040004,   #configure phase of ADC timing,
3,3,1,V325C,24,0x26,0x40002,0x40002,      #configure phase of ADC timing,
3,3,1,V325C,25,0x27,0x130002,0x130002,     #configure phase of ADC timing,
3,3,1,V325C,26,0x28,0x800c0002,0x800c0002,   #configure phase of ADC timing,
3,3,1,V325C,27,0x23,0x40003,0x40003,      #configure phase of ADC timing,
3,3,1,V325C,28,0x24,0xc0003,0xc0003,      #configure phase of ADC timing,
3,3,1,V325C,29,0x25,0x40004,0x40004,       #configure phase of ADC timing,
3,3,1,V325C,30,0x26,0x40002,0x40002,       #configure phase of ADC timing,
3,3,1,V325C,31,0x27,0x130002,0x130002,      #configure phase of ADC timing,
3,3,1,V325C,32,0x28,0xc0002,0xc0002,       #configure phase of ADC timing,
3,3,1,V325C,33,0x23,0x40003,0x40003,       #configure phase of ADC timing,
3,3,1,V325C,34,0x24,0xc0003,0xc0003,       #configure phase of ADC timing,
3,3,1,V325C,35,0x25,0x80040004,0x80040004,    #configure phase of ADC timing,
3,3,1,V325C,36,0x26,0x40002,0x40002,       #configure phase of ADC timing,
3,3,1,V325C,37,0x27,0x130002,0x130002,      #configure phase of ADC timing,
3,3,1,V325C,38,0x28,0x800c0002,0x800c0002,    #configure phase of ADC timing,
3,3,1,V325C,39,0x0,0x4,  ,   #time stampe reset,
3,3,1,V325C,40,0x0,0x4,  ,   #time stampe reset,
3,3,1,V325C,41,0x1,0x1,  ,   #SPI Reset,
3,3,1,V325C,42,0x1,0x1,  ,   #SPI Reset,
3,3,1,V325C,43,0x1,0x2,  ,   #ADC soft_reset,
3,3,1,V325C,44,0x1,0x2,  ,   #ADC soft_reset,
3,3,1,V325C,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,3,1,V325C,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,3,1,V325C,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,3,1,V325C,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,3,1,V325C,49,0x6,0xbf,NA, #ADC sync phase,
3,3,1,V325C,50,0xf,0xbf,0xbf, #ADC sync phase,
3,3,1,V325C,51,0x6,0xbf,NA, #ADC sync phase,
3,3,1,V325C,52,0xf,0xbf,0xbf, #ADC sync phase,
3,3,1,V325C,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,3,1,V325C,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,3,1,V325C,55,0x3,0x1230000,0x1230000, #test pattern ,
3,3,1,V325C,56,0x9,0x0,0x0,   #data stream disable,
3,3,1,V325C,57,0x200,0x40404040,0x40404040,#FE-ADC 1 WR SPI,
3,3,1,V325C,58,0x201,0xc0c08080,0xc0c08080,#FE-ADC 1 WR SPI,
3,3,1,V325C,59,0x202,0xc0808000,0xc0808000,#FE-ADC 1 WR SPI,
3,3,1,V325C,60,0x203,0x80800080,0x80800080,#FE-ADC 1 WR SPI,
3,3,1,V325C,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,3,1,V325C,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,3,1,V325C,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,3,1,V325C,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,3,1,V325C,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,3,1,V325C,66,0x209,0x40408000,0x40408000,#FE-ADC 2 WR SPI,
3,3,1,V325C,67,0x20a,0x40c08080,0x40c08080,#FE-ADC 2 WR SPI,
3,3,1,V325C,68,0x20b,0xc0000080,0xc0000080,#FE-ADC 2 WR SPI,
3,3,1,V325C,69,0x20c,0x8000c000,0x8000c000,#FE-ADC 2 WR SPI,
3,3,1,V325C,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,3,1,V325C,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,3,1,V325C,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,3,1,V325C,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,3,1,V325C,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,3,1,V325C,75,0x212,0x808080c0,0x808080c0,#FE-ADC 3 WR SPI,
3,3,1,V325C,76,0x213,0x40804040,0x40804040,#FE-ADC 3 WR SPI,
3,3,1,V325C,77,0x214,0x8080c000,0x8080c000,#FE-ADC 3 WR SPI,
3,3,1,V325C,78,0x215,0x80400000,0x80400000,#FE-ADC 3 WR SPI,
3,3,1,V325C,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,3,1,V325C,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,3,1,V325C,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,3,1,V325C,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,3,1,V325C,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,3,1,V325C,84,0x21b,0xc0000000,0xc0000000,#FE-ADC 4 WR SPI,
3,3,1,V325C,85,0x21c,0xc0408080,0xc0408080,#FE-ADC 4 WR SPI,
3,3,1,V325C,86,0x21d,0xc000,0xc000,#FE-ADC 4 WR SPI,
3,3,1,V325C,87,0x21e,0x8080c0,0x8080c0,#FE-ADC 4 WR SPI,
3,3,1,V325C,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,3,1,V325C,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,3,1,V325C,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,3,1,V325C,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,3,1,V325C,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,3,1,V325C,93,0x224,0xc0c04000,0xc0c04000,#FE-ADC 5 WR SPI,
3,3,1,V325C,94,0x225,0xc0808040,0xc0808040,#FE-ADC 5 WR SPI,
3,3,1,V325C,95,0x226,0x80804080,0x80804080,#FE-ADC 5 WR SPI,
3,3,1,V325C,96,0x227,0x80004040,0x80004040,#FE-ADC 5 WR SPI,
3,3,1,V325C,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,3,1,V325C,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,3,1,V325C,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,3,1,V325C,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,3,1,V325C,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,3,1,V325C,102,0x22d,0x4080c040,0x4080c040,#FE-ADC 6 WR SPI,
3,3,1,V325C,103,0x22e,0x80000080,0x80000080,#FE-ADC 6 WR SPI,
3,3,1,V325C,104,0x22f,0x40004040,0x40004040,#FE-ADC 6 WR SPI,
3,3,1,V325C,105,0x230,0x80000000,0x80000000,#FE-ADC 6 WR SPI,
3,3,1,V325C,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,3,1,V325C,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,3,1,V325C,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,3,1,V325C,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,3,1,V325C,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,3,1,V325C,111,0x236,0xc0408000,0xc0408000,#FE-ADC 7 WR SPI,
3,3,1,V325C,112,0x237,0x80408000,0x80408000,#FE-ADC 7 WR SPI,
3,3,1,V325C,113,0x238,0x40c08080,0x40c08080,#FE-ADC 7 WR SPI,
3,3,1,V325C,114,0x239,0x80000040,0x80000040,#FE-ADC 7 WR SPI,
3,3,1,V325C,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,3,1,V325C,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,3,1,V325C,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,3,1,V325C,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,3,1,V325C,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,3,1,V325C,120,0x23f,0x80c04080,0x80c04080,#FE-ADC 8 WR SPI,
3,3,1,V325C,121,0x240,0xc0800080,0xc0800080,#FE-ADC 8 WR SPI,
3,3,1,V325C,122,0x241,0x80800000,0x80800000,#FE-ADC 8 WR SPI,
3,3,1,V325C,123,0x242,0x40804040,0x40804040,#FE-ADC 8 WR SPI,
3,3,1,V325C,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,3,1,V325C,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,3,1,V325C,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,3,1,V325C,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,3,1,V325C,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,3,1,V325C,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,3,1,V325C,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,1,V325C,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,1,V325C,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,1,V325C,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,1,V325C,143,0x9,0x9,0x9,       #enable data stream ,
3,3,1,V325C,144,0x9,0x9,0x9,       #enable data stream ,
3,3,1,V325C,145,0x0,0x4,  ,       #time stampe reset,
3,3,1,V325C,146,0x0,0x4,  ,       #time stampe reset,
3,3,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,3,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,3,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,3,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,3,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,3,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,3,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,3,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,3,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,3,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,3,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,3,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,3,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,3,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,3,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,3,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,3,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,3,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,3,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,3,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,3,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,3,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,3,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,3,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,3,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,3,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,3,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,3,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,3,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,3,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,3,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,3,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,3,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,3,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,3,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,3,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,3,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,3,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,3,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,3,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,3,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,3,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,3,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,3,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,3,2,V0323,57,0x200,0x80804080,0x80804080,#FE-ADC 1 WR SPI,
3,3,2,V0323,58,0x201,0x80c04000,0x80c04000,#FE-ADC 1 WR SPI,
3,3,2,V0323,59,0x202,0x804080,0x804080,#FE-ADC 1 WR SPI,
3,3,2,V0323,60,0x203,0xc0,0xc0,#FE-ADC 1 WR SPI,
3,3,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,3,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,3,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,3,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,3,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,3,2,V0323,66,0x209,0x800000c0,0x800000c0,#FE-ADC 2 WR SPI,
3,3,2,V0323,67,0x20a,0x408080,0x408080,#FE-ADC 2 WR SPI,
3,3,2,V0323,68,0x20b,0x4080c000,0x4080c000,#FE-ADC 2 WR SPI,
3,3,2,V0323,69,0x20c,0x40800000,0x40800000,#FE-ADC 2 WR SPI,
3,3,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,3,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,3,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,3,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,3,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,3,2,V0323,75,0x212,0x800040c0,0x800040c0,#FE-ADC 3 WR SPI,
3,3,2,V0323,76,0x213,0x80808000,0x80808000,#FE-ADC 3 WR SPI,
3,3,2,V0323,77,0x214,0x40008000,0x40008000,#FE-ADC 3 WR SPI,
3,3,2,V0323,78,0x215,0x8000c0,0x8000c0,#FE-ADC 3 WR SPI,
3,3,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,3,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,3,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,3,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,3,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,3,2,V0323,84,0x21b,0x80c00040,0x80c00040,#FE-ADC 4 WR SPI,
3,3,2,V0323,85,0x21c,0x80,0x80,#FE-ADC 4 WR SPI,
3,3,2,V0323,86,0x21d,0xc000,0xc000,#FE-ADC 4 WR SPI,
3,3,2,V0323,87,0x21e,0x80808040,0x80808040,#FE-ADC 4 WR SPI,
3,3,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,3,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,3,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,3,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,3,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,3,2,V0323,93,0x224,0x80000040,0x80000040,#FE-ADC 5 WR SPI,
3,3,2,V0323,94,0x225,0x8080,0x8080,#FE-ADC 5 WR SPI,
3,3,2,V0323,95,0x226,0x40c00080,0x40c00080,#FE-ADC 5 WR SPI,
3,3,2,V0323,96,0x227,0x80400000,0x80400000,#FE-ADC 5 WR SPI,
3,3,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,3,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,3,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,3,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,3,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,3,2,V0323,102,0x22d,0x400040,0x400040,#FE-ADC 6 WR SPI,
3,3,2,V0323,103,0x22e,0x804000c0,0x804000c0,#FE-ADC 6 WR SPI,
3,3,2,V0323,104,0x22f,0x8000c040,0x8000c040,#FE-ADC 6 WR SPI,
3,3,2,V0323,105,0x230,0x40000080,0x40000080,#FE-ADC 6 WR SPI,
3,3,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,3,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,3,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,3,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,3,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,3,2,V0323,111,0x236,0x80400000,0x80400000,#FE-ADC 7 WR SPI,
3,3,2,V0323,112,0x237,0x404080,0x404080,#FE-ADC 7 WR SPI,
3,3,2,V0323,113,0x238,0x80c000,0x80c000,#FE-ADC 7 WR SPI,
3,3,2,V0323,114,0x239,0x80000080,0x80000080,#FE-ADC 7 WR SPI,
3,3,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,3,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,3,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,3,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,3,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,3,2,V0323,120,0x23f,0x80808080,0x80808080,#FE-ADC 8 WR SPI,
3,3,2,V0323,121,0x240,0x400000,0x400000,#FE-ADC 8 WR SPI,
3,3,2,V0323,122,0x241,0xc0c08000,0xc0c08000,#FE-ADC 8 WR SPI,
3,3,2,V0323,123,0x242,0xc0400080,0xc0400080,#FE-ADC 8 WR SPI,
3,3,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,3,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,3,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,3,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,3,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,3,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,3,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,3,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,3,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,3,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,3,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,3,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,3,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,3,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,3,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,3,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,3,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,3,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,3,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,3,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,3,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,3,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,3,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,3,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,3,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,3,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,3,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,3,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,3,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,3,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,3,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,3,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,3,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,3,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,3,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,3,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,3,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,3,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,3,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,3,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,3,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,3,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,3,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,3,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,3,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,3,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,3,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,3,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,3,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,3,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,3,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,3,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,3,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,3,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,3,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,3,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,3,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,3,3,V0323,57,0x200,0x8080c0,0x8080c0,#FE-ADC 1 WR SPI,
3,3,3,V0323,58,0x201,0x8080c080,0x8080c080,#FE-ADC 1 WR SPI,
3,3,3,V0323,59,0x202,0x4000c0,0x4000c0,#FE-ADC 1 WR SPI,
3,3,3,V0323,60,0x203,0x40,0x40,#FE-ADC 1 WR SPI,
3,3,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,3,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,3,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,3,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,3,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,3,3,V0323,66,0x209,0xc000c000,0xc000c000,#FE-ADC 2 WR SPI,
3,3,3,V0323,67,0x20a,0x80800040,0x80800040,#FE-ADC 2 WR SPI,
3,3,3,V0323,68,0x20b,0xc08080,0xc08080,#FE-ADC 2 WR SPI,
3,3,3,V0323,69,0x20c,0x80800040,0x80800040,#FE-ADC 2 WR SPI,
3,3,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,3,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,3,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,3,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,3,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,3,3,V0323,75,0x212,0x800080,0x800080,#FE-ADC 3 WR SPI,
3,3,3,V0323,76,0x213,0xc0c000c0,0xc0c000c0,#FE-ADC 3 WR SPI,
3,3,3,V0323,77,0x214,0x40c080,0x40c080,#FE-ADC 3 WR SPI,
3,3,3,V0323,78,0x215,0x40c00000,0x40c00000,#FE-ADC 3 WR SPI,
3,3,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,3,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,3,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,3,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,3,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,3,3,V0323,84,0x21b,0x4000c0c0,0x4000c0c0,#FE-ADC 4 WR SPI,
3,3,3,V0323,85,0x21c,0x80004000,0x80004000,#FE-ADC 4 WR SPI,
3,3,3,V0323,86,0x21d,0x8040c080,0x8040c080,#FE-ADC 4 WR SPI,
3,3,3,V0323,87,0x21e,0x40c080,0x40c080,#FE-ADC 4 WR SPI,
3,3,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,3,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,3,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,3,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,3,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,3,3,V0323,93,0x224,0x800000,0x800000,#FE-ADC 5 WR SPI,
3,3,3,V0323,94,0x225,0x800000,0x800000,#FE-ADC 5 WR SPI,
3,3,3,V0323,95,0x226,0xc04000c0,0xc04000c0,#FE-ADC 5 WR SPI,
3,3,3,V0323,96,0x227,0x40,0x40,#FE-ADC 5 WR SPI,
3,3,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,3,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,3,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,3,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,3,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,3,3,V0323,102,0x22d,0x808080,0x808080,#FE-ADC 6 WR SPI,
3,3,3,V0323,103,0x22e,0x80000080,0x80000080,#FE-ADC 6 WR SPI,
3,3,3,V0323,104,0x22f,0xc0c000c0,0xc0c000c0,#FE-ADC 6 WR SPI,
3,3,3,V0323,105,0x230,0x8040,0x8040,#FE-ADC 6 WR SPI,
3,3,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,3,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,3,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,3,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,3,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,3,3,V0323,111,0x236,0xc0808000,0xc0808000,#FE-ADC 7 WR SPI,
3,3,3,V0323,112,0x237,0xc0404040,0xc0404040,#FE-ADC 7 WR SPI,
3,3,3,V0323,113,0x238,0xc0000000,0xc0000000,#FE-ADC 7 WR SPI,
3,3,3,V0323,114,0x239,0x8080c0,0x8080c0,#FE-ADC 7 WR SPI,
3,3,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,3,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,3,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,3,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,3,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,3,3,V0323,120,0x23f,0xc0c080c0,0xc0c080c0,#FE-ADC 8 WR SPI,
3,3,3,V0323,121,0x240,0x808080c0,0x808080c0,#FE-ADC 8 WR SPI,
3,3,3,V0323,122,0x241,0x80808040,0x80808040,#FE-ADC 8 WR SPI,
3,3,3,V0323,123,0x242,0xc080c000,0xc080c000,#FE-ADC 8 WR SPI,
3,3,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,3,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,3,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,3,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,3,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,3,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,3,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,3,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,3,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,3,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,3,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,3,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,4,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,4,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,4,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,4,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,4,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,4,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,4,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,4,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,4,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,4,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,4,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,4,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,4,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,4,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,4,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,4,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,4,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,4,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,4,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,4,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,4,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,4,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,4,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,4,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,4,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,4,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,4,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,4,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,4,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,4,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,4,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,4,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,4,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,4,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,4,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,4,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,4,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,4,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,4,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,4,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,4,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,4,0,V0323,57,0x200,0x40004080,0x40004080,#FE-ADC 1 WR SPI,
3,4,0,V0323,58,0x201,0x80800080,0x80800080,#FE-ADC 1 WR SPI,
3,4,0,V0323,59,0x202,0x40808080,0x40808080,#FE-ADC 1 WR SPI,
3,4,0,V0323,60,0x203,0x4000c000,0x4000c000,#FE-ADC 1 WR SPI,
3,4,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,4,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,4,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,4,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,4,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,4,0,V0323,66,0x209,0x4080c040,0x4080c040,#FE-ADC 2 WR SPI,
3,4,0,V0323,67,0x20a,0x8000c080,0x8000c080,#FE-ADC 2 WR SPI,
3,4,0,V0323,68,0x20b,0x80000000,0x80000000,#FE-ADC 2 WR SPI,
3,4,0,V0323,69,0x20c,0xc04080,0xc04080,#FE-ADC 2 WR SPI,
3,4,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,4,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,4,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,4,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,4,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,4,0,V0323,75,0x212,0x400080c0,0x400080c0,#FE-ADC 3 WR SPI,
3,4,0,V0323,76,0x213,0x80400000,0x80400000,#FE-ADC 3 WR SPI,
3,4,0,V0323,77,0x214,0x408040,0x408040,#FE-ADC 3 WR SPI,
3,4,0,V0323,78,0x215,0x40804000,0x40804000,#FE-ADC 3 WR SPI,
3,4,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,4,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,4,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,4,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,4,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,4,0,V0323,84,0x21b,0x40808000,0x40808000,#FE-ADC 4 WR SPI,
3,4,0,V0323,85,0x21c,0x40804080,0x40804080,#FE-ADC 4 WR SPI,
3,4,0,V0323,86,0x21d,0xc0400080,0xc0400080,#FE-ADC 4 WR SPI,
3,4,0,V0323,87,0x21e,0x80808080,0x80808080,#FE-ADC 4 WR SPI,
3,4,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,4,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,4,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,4,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,4,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,4,0,V0323,93,0x224,0x80c000,0x80c000,#FE-ADC 5 WR SPI,
3,4,0,V0323,94,0x225,0xc0808080,0xc0808080,#FE-ADC 5 WR SPI,
3,4,0,V0323,95,0x226,0xc0804080,0xc0804080,#FE-ADC 5 WR SPI,
3,4,0,V0323,96,0x227,0x8040c000,0x8040c000,#FE-ADC 5 WR SPI,
3,4,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,4,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,4,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,4,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,4,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,4,0,V0323,102,0x22d,0x80000080,0x80000080,#FE-ADC 6 WR SPI,
3,4,0,V0323,103,0x22e,0x808080c0,0x808080c0,#FE-ADC 6 WR SPI,
3,4,0,V0323,104,0x22f,0x80004000,0x80004000,#FE-ADC 6 WR SPI,
3,4,0,V0323,105,0x230,0x80004040,0x80004040,#FE-ADC 6 WR SPI,
3,4,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,4,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,4,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,4,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,4,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,4,0,V0323,111,0x236,0x80804000,0x80804000,#FE-ADC 7 WR SPI,
3,4,0,V0323,112,0x237,0x80c08000,0x80c08000,#FE-ADC 7 WR SPI,
3,4,0,V0323,113,0x238,0x80000040,0x80000040,#FE-ADC 7 WR SPI,
3,4,0,V0323,114,0x239,0xc04000,0xc04000,#FE-ADC 7 WR SPI,
3,4,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,4,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,4,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,4,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,4,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,4,0,V0323,120,0x23f,0x80c000c0,0x80c000c0,#FE-ADC 8 WR SPI,
3,4,0,V0323,121,0x240,0xc0c0c0c0,0xc0c0c0c0,#FE-ADC 8 WR SPI,
3,4,0,V0323,122,0x241,0x80004080,0x80004080,#FE-ADC 8 WR SPI,
3,4,0,V0323,123,0x242,0x4000c0,0x4000c0,#FE-ADC 8 WR SPI,
3,4,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,4,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,4,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,4,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,4,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,4,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,4,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,4,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,4,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,4,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,4,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,4,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,4,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,4,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,4,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,4,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,4,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,4,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,4,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,4,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,4,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,4,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,4,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,4,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,4,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,4,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,4,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,4,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,4,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,4,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,4,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,4,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,4,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,4,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,4,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,4,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,4,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,4,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,4,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,4,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,4,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,4,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,4,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,4,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,4,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,4,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,4,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,4,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,4,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,4,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,4,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,4,1,V0323,57,0x200,0x408080,0x408080,#FE-ADC 1 WR SPI,
3,4,1,V0323,58,0x201,0xc0408040,0xc0408040,#FE-ADC 1 WR SPI,
3,4,1,V0323,59,0x202,0x40800000,0x40800000,#FE-ADC 1 WR SPI,
3,4,1,V0323,60,0x203,0x8080c040,0x8080c040,#FE-ADC 1 WR SPI,
3,4,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,4,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,4,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,4,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,4,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,4,1,V0323,66,0x209,0x0,0x0,#FE-ADC 2 WR SPI,
3,4,1,V0323,67,0x20a,0xc0c00080,0xc0c00080,#FE-ADC 2 WR SPI,
3,4,1,V0323,68,0x20b,0x40c0c0,0x40c0c0,#FE-ADC 2 WR SPI,
3,4,1,V0323,69,0x20c,0xc0804000,0xc0804000,#FE-ADC 2 WR SPI,
3,4,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,4,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,4,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,4,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,4,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,4,1,V0323,75,0x212,0x80408080,0x80408080,#FE-ADC 3 WR SPI,
3,4,1,V0323,76,0x213,0x40c00080,0x40c00080,#FE-ADC 3 WR SPI,
3,4,1,V0323,77,0x214,0x80c080,0x80c080,#FE-ADC 3 WR SPI,
3,4,1,V0323,78,0x215,0x40c0c040,0x40c0c040,#FE-ADC 3 WR SPI,
3,4,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,4,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,4,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,4,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,4,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,4,1,V0323,84,0x21b,0x404000,0x404000,#FE-ADC 4 WR SPI,
3,4,1,V0323,85,0x21c,0xc0c0c000,0xc0c0c000,#FE-ADC 4 WR SPI,
3,4,1,V0323,86,0x21d,0xc0c0c080,0xc0c0c080,#FE-ADC 4 WR SPI,
3,4,1,V0323,87,0x21e,0x40400080,0x40400080,#FE-ADC 4 WR SPI,
3,4,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,4,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,4,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,4,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,4,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,4,1,V0323,93,0x224,0x40400040,0x40400040,#FE-ADC 5 WR SPI,
3,4,1,V0323,94,0x225,0x808080,0x808080,#FE-ADC 5 WR SPI,
3,4,1,V0323,95,0x226,0x808000,0x808000,#FE-ADC 5 WR SPI,
3,4,1,V0323,96,0x227,0x80c08080,0x80c08080,#FE-ADC 5 WR SPI,
3,4,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,4,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,4,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,4,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,4,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,4,1,V0323,102,0x22d,0x40000040,0x40000040,#FE-ADC 6 WR SPI,
3,4,1,V0323,103,0x22e,0x800000,0x800000,#FE-ADC 6 WR SPI,
3,4,1,V0323,104,0x22f,0x80c04040,0x80c04040,#FE-ADC 6 WR SPI,
3,4,1,V0323,105,0x230,0x80008080,0x80008080,#FE-ADC 6 WR SPI,
3,4,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,4,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,4,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,4,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,4,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,4,1,V0323,111,0x236,0x80400040,0x80400040,#FE-ADC 7 WR SPI,
3,4,1,V0323,112,0x237,0xc0c080c0,0xc0c080c0,#FE-ADC 7 WR SPI,
3,4,1,V0323,113,0x238,0xc0c080c0,0xc0c080c0,#FE-ADC 7 WR SPI,
3,4,1,V0323,114,0x239,0x80c08040,0x80c08040,#FE-ADC 7 WR SPI,
3,4,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,4,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,4,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,4,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,4,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,4,1,V0323,120,0x23f,0x80c0,0x80c0,#FE-ADC 8 WR SPI,
3,4,1,V0323,121,0x240,0x804000,0x804000,#FE-ADC 8 WR SPI,
3,4,1,V0323,122,0x241,0x40800080,0x40800080,#FE-ADC 8 WR SPI,
3,4,1,V0323,123,0x242,0x40808000,0x40808000,#FE-ADC 8 WR SPI,
3,4,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,4,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,4,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,4,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,4,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,4,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,4,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,4,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,4,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,4,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,4,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,4,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,4,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,4,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,4,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,4,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,4,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,4,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,4,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,4,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,4,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,4,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,4,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,4,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,4,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,4,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,4,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,4,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,4,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,4,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,4,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,4,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,4,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,4,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,4,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,4,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,4,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,4,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,4,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,4,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,4,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,4,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,4,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,4,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,4,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,4,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,4,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,4,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,4,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,4,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,4,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,4,2,V0323,57,0x200,0x80c0c0,0x80c0c0,#FE-ADC 1 WR SPI,
3,4,2,V0323,58,0x201,0xc00080,0xc00080,#FE-ADC 1 WR SPI,
3,4,2,V0323,59,0x202,0x80008040,0x80008040,#FE-ADC 1 WR SPI,
3,4,2,V0323,60,0x203,0x40800080,0x40800080,#FE-ADC 1 WR SPI,
3,4,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,4,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,4,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,4,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,4,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,4,2,V0323,66,0x209,0x40c000,0x40c000,#FE-ADC 2 WR SPI,
3,4,2,V0323,67,0x20a,0x808080c0,0x808080c0,#FE-ADC 2 WR SPI,
3,4,2,V0323,68,0x20b,0x4040c040,0x4040c040,#FE-ADC 2 WR SPI,
3,4,2,V0323,69,0x20c,0x800000c0,0x800000c0,#FE-ADC 2 WR SPI,
3,4,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,4,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,4,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,4,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,4,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,4,2,V0323,75,0x212,0xc0400000,0xc0400000,#FE-ADC 3 WR SPI,
3,4,2,V0323,76,0x213,0x80c08080,0x80c08080,#FE-ADC 3 WR SPI,
3,4,2,V0323,77,0x214,0xc0808000,0xc0808000,#FE-ADC 3 WR SPI,
3,4,2,V0323,78,0x215,0xc000c000,0xc000c000,#FE-ADC 3 WR SPI,
3,4,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,4,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,4,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,4,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,4,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,4,2,V0323,84,0x21b,0x40808080,0x40808080,#FE-ADC 4 WR SPI,
3,4,2,V0323,85,0x21c,0xc0c0c080,0xc0c0c080,#FE-ADC 4 WR SPI,
3,4,2,V0323,86,0x21d,0x400080c0,0x400080c0,#FE-ADC 4 WR SPI,
3,4,2,V0323,87,0x21e,0x808000,0x808000,#FE-ADC 4 WR SPI,
3,4,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,4,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,4,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,4,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,4,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,4,2,V0323,93,0x224,0x80000000,0x80000000,#FE-ADC 5 WR SPI,
3,4,2,V0323,94,0x225,0xc0c000,0xc0c000,#FE-ADC 5 WR SPI,
3,4,2,V0323,95,0x226,0x800000c0,0x800000c0,#FE-ADC 5 WR SPI,
3,4,2,V0323,96,0x227,0x80000000,0x80000000,#FE-ADC 5 WR SPI,
3,4,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,4,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,4,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,4,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,4,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,4,2,V0323,102,0x22d,0xc0000000,0xc0000000,#FE-ADC 6 WR SPI,
3,4,2,V0323,103,0x22e,0x804040,0x804040,#FE-ADC 6 WR SPI,
3,4,2,V0323,104,0x22f,0x80808000,0x80808000,#FE-ADC 6 WR SPI,
3,4,2,V0323,105,0x230,0x40804000,0x40804000,#FE-ADC 6 WR SPI,
3,4,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,4,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,4,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,4,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,4,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,4,2,V0323,111,0x236,0xc0804080,0xc0804080,#FE-ADC 7 WR SPI,
3,4,2,V0323,112,0x237,0x80804040,0x80804040,#FE-ADC 7 WR SPI,
3,4,2,V0323,113,0x238,0x40804040,0x40804040,#FE-ADC 7 WR SPI,
3,4,2,V0323,114,0x239,0xc0,0xc0,#FE-ADC 7 WR SPI,
3,4,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,4,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,4,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,4,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,4,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,4,2,V0323,120,0x23f,0x80404000,0x80404000,#FE-ADC 8 WR SPI,
3,4,2,V0323,121,0x240,0x40804040,0x40804040,#FE-ADC 8 WR SPI,
3,4,2,V0323,122,0x241,0x800040,0x800040,#FE-ADC 8 WR SPI,
3,4,2,V0323,123,0x242,0xc0404080,0xc0404080,#FE-ADC 8 WR SPI,
3,4,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,4,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,4,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,4,2,V0323,127,0x246,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,4,2,V0323,128,0x247,0x2009c9c,0x2009c9c,#FE-ADC 8 WR SPI,
3,4,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,4,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,4,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,4,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,4,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
3,4,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
3,4,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
3,4,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
3,4,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
3,4,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
3,4,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
3,4,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
3,4,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
3,4,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
3,4,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
3,4,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
3,4,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
3,4,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
3,4,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
3,4,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
3,4,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
3,4,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,4,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,4,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,4,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
3,4,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
3,4,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
3,4,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
3,4,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
3,4,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
3,4,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
3,4,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
3,4,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
3,4,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
3,4,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
3,4,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
3,4,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
3,4,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
3,4,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
3,4,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
3,4,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
3,4,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
3,4,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
3,4,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
3,4,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
3,4,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
3,4,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
3,4,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
3,4,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
3,4,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
3,4,3,V0323,57,0x200,0x40804080,0x40804080,#FE-ADC 1 WR SPI,
3,4,3,V0323,58,0x201,0x80c00000,0x80c00000,#FE-ADC 1 WR SPI,
3,4,3,V0323,59,0x202,0x80800000,0x80800000,#FE-ADC 1 WR SPI,
3,4,3,V0323,60,0x203,0x80800000,0x80800000,#FE-ADC 1 WR SPI,
3,4,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
3,4,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
3,4,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,4,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
3,4,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
3,4,3,V0323,66,0x209,0x80c000,0x80c000,#FE-ADC 2 WR SPI,
3,4,3,V0323,67,0x20a,0x80804080,0x80804080,#FE-ADC 2 WR SPI,
3,4,3,V0323,68,0x20b,0x80404000,0x80404000,#FE-ADC 2 WR SPI,
3,4,3,V0323,69,0x20c,0x40808000,0x40808000,#FE-ADC 2 WR SPI,
3,4,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
3,4,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
3,4,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,4,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
3,4,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
3,4,3,V0323,75,0x212,0x80808040,0x80808040,#FE-ADC 3 WR SPI,
3,4,3,V0323,76,0x213,0x80008000,0x80008000,#FE-ADC 3 WR SPI,
3,4,3,V0323,77,0x214,0x80c0,0x80c0,#FE-ADC 3 WR SPI,
3,4,3,V0323,78,0x215,0x8000c080,0x8000c080,#FE-ADC 3 WR SPI,
3,4,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
3,4,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,4,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
3,4,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
3,4,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
3,4,3,V0323,84,0x21b,0x80004000,0x80004000,#FE-ADC 4 WR SPI,
3,4,3,V0323,85,0x21c,0xc0800040,0xc0800040,#FE-ADC 4 WR SPI,
3,4,3,V0323,86,0x21d,0x40000080,0x40000080,#FE-ADC 4 WR SPI,
3,4,3,V0323,87,0x21e,0xc0c04080,0xc0c04080,#FE-ADC 4 WR SPI,
3,4,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
3,4,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,4,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
3,4,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
3,4,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
3,4,3,V0323,93,0x224,0x804080,0x804080,#FE-ADC 5 WR SPI,
3,4,3,V0323,94,0x225,0xc0,0xc0,#FE-ADC 5 WR SPI,
3,4,3,V0323,95,0x226,0x40400000,0x40400000,#FE-ADC 5 WR SPI,
3,4,3,V0323,96,0x227,0x40008080,0x40008080,#FE-ADC 5 WR SPI,
3,4,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
3,4,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
3,4,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,4,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
3,4,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
3,4,3,V0323,102,0x22d,0x80008080,0x80008080,#FE-ADC 6 WR SPI,
3,4,3,V0323,103,0x22e,0x40c08080,0x40c08080,#FE-ADC 6 WR SPI,
3,4,3,V0323,104,0x22f,0xc0004040,0xc0004040,#FE-ADC 6 WR SPI,
3,4,3,V0323,105,0x230,0x80404080,0x80404080,#FE-ADC 6 WR SPI,
3,4,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
3,4,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
3,4,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,4,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
3,4,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
3,4,3,V0323,111,0x236,0x80c000,0x80c000,#FE-ADC 7 WR SPI,
3,4,3,V0323,112,0x237,0x40800080,0x40800080,#FE-ADC 7 WR SPI,
3,4,3,V0323,113,0x238,0x80c000,0x80c000,#FE-ADC 7 WR SPI,
3,4,3,V0323,114,0x239,0xc00000c0,0xc00000c0,#FE-ADC 7 WR SPI,
3,4,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
3,4,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,4,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
3,4,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
3,4,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
3,4,3,V0323,120,0x23f,0x804040,0x804040,#FE-ADC 8 WR SPI,
3,4,3,V0323,121,0x240,0x8000c040,0x8000c040,#FE-ADC 8 WR SPI,
3,4,3,V0323,122,0x241,0x80004080,0x80004080,#FE-ADC 8 WR SPI,
3,4,3,V0323,123,0x242,0x80004000,0x80004000,#FE-ADC 8 WR SPI,
3,4,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
3,4,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,4,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
3,4,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
3,4,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
3,4,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
3,4,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
3,4,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
3,4,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
3,4,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
3,4,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
3,4,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,0,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,0,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,0,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,0,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,0,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,0,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,0,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,0,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,0,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,0,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,0,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,0,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,0,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,0,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,0,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,0,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,0,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,0,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,0,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,0,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,0,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,0,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,0,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,0,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,0,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,0,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,0,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,0,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,0,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,0,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,0,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,0,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,0,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,0,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,0,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,0,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,0,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,0,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,0,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,0,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,0,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,0,0,V0323,57,0x200,0x80008080,0x80008080,#FE-ADC 1 WR SPI,
4,0,0,V0323,58,0x201,0x80c08080,0x80c08080,#FE-ADC 1 WR SPI,
4,0,0,V0323,59,0x202,0x40000080,0x40000080,#FE-ADC 1 WR SPI,
4,0,0,V0323,60,0x203,0x8000c0,0x8000c0,#FE-ADC 1 WR SPI,
4,0,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,0,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,0,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,0,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,0,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,0,0,V0323,66,0x209,0x80c08000,0x80c08000,#FE-ADC 2 WR SPI,
4,0,0,V0323,67,0x20a,0x40c08000,0x40c08000,#FE-ADC 2 WR SPI,
4,0,0,V0323,68,0x20b,0xc0404080,0xc0404080,#FE-ADC 2 WR SPI,
4,0,0,V0323,69,0x20c,0x40c080c0,0x40c080c0,#FE-ADC 2 WR SPI,
4,0,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,0,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,0,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,0,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,0,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,0,0,V0323,75,0x212,0x80800080,0x80800080,#FE-ADC 3 WR SPI,
4,0,0,V0323,76,0x213,0xc00080c0,0xc00080c0,#FE-ADC 3 WR SPI,
4,0,0,V0323,77,0x214,0x80c08040,0x80c08040,#FE-ADC 3 WR SPI,
4,0,0,V0323,78,0x215,0x80408040,0x80408040,#FE-ADC 3 WR SPI,
4,0,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,0,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,0,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,0,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,0,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,0,0,V0323,84,0x21b,0xc0c0c080,0xc0c0c080,#FE-ADC 4 WR SPI,
4,0,0,V0323,85,0x21c,0xc0808040,0xc0808040,#FE-ADC 4 WR SPI,
4,0,0,V0323,86,0x21d,0x804000c0,0x804000c0,#FE-ADC 4 WR SPI,
4,0,0,V0323,87,0x21e,0x40400080,0x40400080,#FE-ADC 4 WR SPI,
4,0,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,0,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,0,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,0,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,0,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,0,0,V0323,93,0x224,0x804080,0x804080,#FE-ADC 5 WR SPI,
4,0,0,V0323,94,0x225,0x80808080,0x80808080,#FE-ADC 5 WR SPI,
4,0,0,V0323,95,0x226,0xc040c000,0xc040c000,#FE-ADC 5 WR SPI,
4,0,0,V0323,96,0x227,0xc0800080,0xc0800080,#FE-ADC 5 WR SPI,
4,0,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,0,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,0,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,0,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,0,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,0,0,V0323,102,0x22d,0xc0400000,0xc0400000,#FE-ADC 6 WR SPI,
4,0,0,V0323,103,0x22e,0xc0000080,0xc0000080,#FE-ADC 6 WR SPI,
4,0,0,V0323,104,0x22f,0x80c0,0x80c0,#FE-ADC 6 WR SPI,
4,0,0,V0323,105,0x230,0xc080,0xc080,#FE-ADC 6 WR SPI,
4,0,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,0,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,0,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,0,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,0,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,0,0,V0323,111,0x236,0x808080c0,0x808080c0,#FE-ADC 7 WR SPI,
4,0,0,V0323,112,0x237,0x8080c000,0x8080c000,#FE-ADC 7 WR SPI,
4,0,0,V0323,113,0x238,0x80400000,0x80400000,#FE-ADC 7 WR SPI,
4,0,0,V0323,114,0x239,0x40808080,0x40808080,#FE-ADC 7 WR SPI,
4,0,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,0,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,0,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,0,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,0,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,0,0,V0323,120,0x23f,0xc0c08000,0xc0c08000,#FE-ADC 8 WR SPI,
4,0,0,V0323,121,0x240,0x800080c0,0x800080c0,#FE-ADC 8 WR SPI,
4,0,0,V0323,122,0x241,0x0,0x0,#FE-ADC 8 WR SPI,
4,0,0,V0323,123,0x242,0x80800080,0x80800080,#FE-ADC 8 WR SPI,
4,0,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,0,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,0,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,0,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,0,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,0,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,0,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,0,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,0,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,0,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,0,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,0,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,0,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,0,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,0,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,0,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,0,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,0,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,0,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,0,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,0,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,0,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,0,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,0,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,0,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,0,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,0,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,0,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,0,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,0,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,0,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,0,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,0,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,0,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,0,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,0,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,0,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,0,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,0,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,0,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,0,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,0,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,0,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,0,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,0,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,0,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,0,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,0,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,0,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,0,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,0,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,0,1,V0323,57,0x200,0xc0008080,0xc0008080,#FE-ADC 1 WR SPI,
4,0,1,V0323,58,0x201,0x408000c0,0x408000c0,#FE-ADC 1 WR SPI,
4,0,1,V0323,59,0x202,0x408080c0,0x408080c0,#FE-ADC 1 WR SPI,
4,0,1,V0323,60,0x203,0x80008080,0x80008080,#FE-ADC 1 WR SPI,
4,0,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,0,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,0,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,0,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,0,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,0,1,V0323,66,0x209,0xc0c000c0,0xc0c000c0,#FE-ADC 2 WR SPI,
4,0,1,V0323,67,0x20a,0x80808000,0x80808000,#FE-ADC 2 WR SPI,
4,0,1,V0323,68,0x20b,0x804000c0,0x804000c0,#FE-ADC 2 WR SPI,
4,0,1,V0323,69,0x20c,0x80400080,0x80400080,#FE-ADC 2 WR SPI,
4,0,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,0,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,0,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,0,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,0,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,0,1,V0323,75,0x212,0xc08000c0,0xc08000c0,#FE-ADC 3 WR SPI,
4,0,1,V0323,76,0x213,0xc0c00080,0xc0c00080,#FE-ADC 3 WR SPI,
4,0,1,V0323,77,0x214,0x80800000,0x80800000,#FE-ADC 3 WR SPI,
4,0,1,V0323,78,0x215,0x40000080,0x40000080,#FE-ADC 3 WR SPI,
4,0,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,0,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,0,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,0,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,0,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,0,1,V0323,84,0x21b,0x80c00040,0x80c00040,#FE-ADC 4 WR SPI,
4,0,1,V0323,85,0x21c,0x8080,0x8080,#FE-ADC 4 WR SPI,
4,0,1,V0323,86,0x21d,0x0,0x0,#FE-ADC 4 WR SPI,
4,0,1,V0323,87,0x21e,0xc0800040,0xc0800040,#FE-ADC 4 WR SPI,
4,0,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,0,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,0,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,0,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,0,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,0,1,V0323,93,0x224,0x40c04040,0x40c04040,#FE-ADC 5 WR SPI,
4,0,1,V0323,94,0x225,0x80400080,0x80400080,#FE-ADC 5 WR SPI,
4,0,1,V0323,95,0x226,0x80c080c0,0x80c080c0,#FE-ADC 5 WR SPI,
4,0,1,V0323,96,0x227,0x4000,0x4000,#FE-ADC 5 WR SPI,
4,0,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,0,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,0,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,0,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,0,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,0,1,V0323,102,0x22d,0x40808080,0x40808080,#FE-ADC 6 WR SPI,
4,0,1,V0323,103,0x22e,0x80008000,0x80008000,#FE-ADC 6 WR SPI,
4,0,1,V0323,104,0x22f,0xc080,0xc080,#FE-ADC 6 WR SPI,
4,0,1,V0323,105,0x230,0x80408080,0x80408080,#FE-ADC 6 WR SPI,
4,0,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,0,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,0,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,0,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,0,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,0,1,V0323,111,0x236,0xc0c04000,0xc0c04000,#FE-ADC 7 WR SPI,
4,0,1,V0323,112,0x237,0x40c040,0x40c040,#FE-ADC 7 WR SPI,
4,0,1,V0323,113,0x238,0x8000c080,0x8000c080,#FE-ADC 7 WR SPI,
4,0,1,V0323,114,0x239,0xc0400040,0xc0400040,#FE-ADC 7 WR SPI,
4,0,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,0,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,0,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,0,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,0,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,0,1,V0323,120,0x23f,0x40c000c0,0x40c000c0,#FE-ADC 8 WR SPI,
4,0,1,V0323,121,0x240,0x804080,0x804080,#FE-ADC 8 WR SPI,
4,0,1,V0323,122,0x241,0xc04080c0,0xc04080c0,#FE-ADC 8 WR SPI,
4,0,1,V0323,123,0x242,0x80804080,0x80804080,#FE-ADC 8 WR SPI,
4,0,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,0,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,0,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,0,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,0,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,0,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,0,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,0,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,0,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,0,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,0,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,0,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,0,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,0,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,0,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,0,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,0,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,0,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,0,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,0,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,0,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,0,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,0,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,0,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,0,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,0,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,0,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,0,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,0,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,0,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,0,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,0,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,0,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,0,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,0,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,0,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,0,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,0,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,0,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,0,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,0,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,0,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,0,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,0,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,0,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,0,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,0,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,0,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,0,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,0,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,0,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,0,2,V0323,57,0x200,0x40c0c0c0,0x40c0c0c0,#FE-ADC 1 WR SPI,
4,0,2,V0323,58,0x201,0x40804080,0x40804080,#FE-ADC 1 WR SPI,
4,0,2,V0323,59,0x202,0x80400000,0x80400000,#FE-ADC 1 WR SPI,
4,0,2,V0323,60,0x203,0xc0804000,0xc0804000,#FE-ADC 1 WR SPI,
4,0,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,0,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,0,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,0,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,0,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,0,2,V0323,66,0x209,0x404000,0x404000,#FE-ADC 2 WR SPI,
4,0,2,V0323,67,0x20a,0x408080,0x408080,#FE-ADC 2 WR SPI,
4,0,2,V0323,68,0x20b,0x80000000,0x80000000,#FE-ADC 2 WR SPI,
4,0,2,V0323,69,0x20c,0x80404000,0x80404000,#FE-ADC 2 WR SPI,
4,0,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,0,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,0,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,0,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,0,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,0,2,V0323,75,0x212,0xc0408000,0xc0408000,#FE-ADC 3 WR SPI,
4,0,2,V0323,76,0x213,0xc040,0xc040,#FE-ADC 3 WR SPI,
4,0,2,V0323,77,0x214,0x8080c080,0x8080c080,#FE-ADC 3 WR SPI,
4,0,2,V0323,78,0x215,0x40800080,0x40800080,#FE-ADC 3 WR SPI,
4,0,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,0,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,0,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,0,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,0,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,0,2,V0323,84,0x21b,0x40c04000,0x40c04000,#FE-ADC 4 WR SPI,
4,0,2,V0323,85,0x21c,0xc040c000,0xc040c000,#FE-ADC 4 WR SPI,
4,0,2,V0323,86,0x21d,0x4000c0c0,0x4000c0c0,#FE-ADC 4 WR SPI,
4,0,2,V0323,87,0x21e,0x8000c040,0x8000c040,#FE-ADC 4 WR SPI,
4,0,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,0,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,0,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,0,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,0,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,0,2,V0323,93,0x224,0xc00000c0,0xc00000c0,#FE-ADC 5 WR SPI,
4,0,2,V0323,94,0x225,0x40404080,0x40404080,#FE-ADC 5 WR SPI,
4,0,2,V0323,95,0x226,0x808000,0x808000,#FE-ADC 5 WR SPI,
4,0,2,V0323,96,0x227,0x40800080,0x40800080,#FE-ADC 5 WR SPI,
4,0,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,0,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,0,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,0,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,0,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,0,2,V0323,102,0x22d,0x404000,0x404000,#FE-ADC 6 WR SPI,
4,0,2,V0323,103,0x22e,0xc0800080,0xc0800080,#FE-ADC 6 WR SPI,
4,0,2,V0323,104,0x22f,0x4000c0c0,0x4000c0c0,#FE-ADC 6 WR SPI,
4,0,2,V0323,105,0x230,0x808000c0,0x808000c0,#FE-ADC 6 WR SPI,
4,0,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,0,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,0,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,0,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,0,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,0,2,V0323,111,0x236,0x80804000,0x80804000,#FE-ADC 7 WR SPI,
4,0,2,V0323,112,0x237,0x8080,0x8080,#FE-ADC 7 WR SPI,
4,0,2,V0323,113,0x238,0x40c080c0,0x40c080c0,#FE-ADC 7 WR SPI,
4,0,2,V0323,114,0x239,0x40004080,0x40004080,#FE-ADC 7 WR SPI,
4,0,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,0,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,0,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,0,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,0,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,0,2,V0323,120,0x23f,0x80c0c040,0x80c0c040,#FE-ADC 8 WR SPI,
4,0,2,V0323,121,0x240,0x80008040,0x80008040,#FE-ADC 8 WR SPI,
4,0,2,V0323,122,0x241,0x40c0,0x40c0,#FE-ADC 8 WR SPI,
4,0,2,V0323,123,0x242,0x80c040,0x80c040,#FE-ADC 8 WR SPI,
4,0,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,0,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,0,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,0,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,0,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,0,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,0,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,0,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,0,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,0,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,0,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,0,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,0,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,0,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,0,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,0,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,0,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,0,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,0,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,0,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,0,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,0,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,0,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,0,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,0,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,0,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,0,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,0,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,0,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,0,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,0,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,0,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,0,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,0,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,0,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,0,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,0,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,0,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,0,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,0,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,0,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,0,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,0,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,0,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,0,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,0,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,0,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,0,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,0,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,0,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,0,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,0,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,0,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,0,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,0,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,0,3,V0323,57,0x200,0x40800000,0x40800000,#FE-ADC 1 WR SPI,
4,0,3,V0323,58,0x201,0x0,0x0,#FE-ADC 1 WR SPI,
4,0,3,V0323,59,0x202,0x40800040,0x40800040,#FE-ADC 1 WR SPI,
4,0,3,V0323,60,0x203,0x808040,0x808040,#FE-ADC 1 WR SPI,
4,0,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,0,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,0,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,0,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,0,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,0,3,V0323,66,0x209,0x40804080,0x40804080,#FE-ADC 2 WR SPI,
4,0,3,V0323,67,0x20a,0x408080c0,0x408080c0,#FE-ADC 2 WR SPI,
4,0,3,V0323,68,0x20b,0x408080,0x408080,#FE-ADC 2 WR SPI,
4,0,3,V0323,69,0x20c,0x404040c0,0x404040c0,#FE-ADC 2 WR SPI,
4,0,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,0,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,0,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,0,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,0,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,0,3,V0323,75,0x212,0xc0000080,0xc0000080,#FE-ADC 3 WR SPI,
4,0,3,V0323,76,0x213,0x4000,0x4000,#FE-ADC 3 WR SPI,
4,0,3,V0323,77,0x214,0x804080,0x804080,#FE-ADC 3 WR SPI,
4,0,3,V0323,78,0x215,0x40c00000,0x40c00000,#FE-ADC 3 WR SPI,
4,0,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,0,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,0,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,0,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,0,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,0,3,V0323,84,0x21b,0x40800080,0x40800080,#FE-ADC 4 WR SPI,
4,0,3,V0323,85,0x21c,0x40400080,0x40400080,#FE-ADC 4 WR SPI,
4,0,3,V0323,86,0x21d,0x80c000,0x80c000,#FE-ADC 4 WR SPI,
4,0,3,V0323,87,0x21e,0x80000040,0x80000040,#FE-ADC 4 WR SPI,
4,0,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,0,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,0,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,0,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,0,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,0,3,V0323,93,0x224,0xc0c0c0c0,0xc0c0c0c0,#FE-ADC 5 WR SPI,
4,0,3,V0323,94,0x225,0x40004040,0x40004040,#FE-ADC 5 WR SPI,
4,0,3,V0323,95,0x226,0x808040,0x808040,#FE-ADC 5 WR SPI,
4,0,3,V0323,96,0x227,0x40c000,0x40c000,#FE-ADC 5 WR SPI,
4,0,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,0,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,0,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,0,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,0,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,0,3,V0323,102,0x22d,0xc08040,0xc08040,#FE-ADC 6 WR SPI,
4,0,3,V0323,103,0x22e,0x80c08080,0x80c08080,#FE-ADC 6 WR SPI,
4,0,3,V0323,104,0x22f,0x4000c0,0x4000c0,#FE-ADC 6 WR SPI,
4,0,3,V0323,105,0x230,0x40c0c000,0x40c0c000,#FE-ADC 6 WR SPI,
4,0,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,0,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,0,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,0,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,0,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,0,3,V0323,111,0x236,0x80c000,0x80c000,#FE-ADC 7 WR SPI,
4,0,3,V0323,112,0x237,0x80c000,0x80c000,#FE-ADC 7 WR SPI,
4,0,3,V0323,113,0x238,0x808080c0,0x808080c0,#FE-ADC 7 WR SPI,
4,0,3,V0323,114,0x239,0x404080,0x404080,#FE-ADC 7 WR SPI,
4,0,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,0,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,0,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,0,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,0,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,0,3,V0323,120,0x23f,0x40408000,0x40408000,#FE-ADC 8 WR SPI,
4,0,3,V0323,121,0x240,0x4000c000,0x4000c000,#FE-ADC 8 WR SPI,
4,0,3,V0323,122,0x241,0xc0404000,0xc0404000,#FE-ADC 8 WR SPI,
4,0,3,V0323,123,0x242,0x4040c000,0x4040c000,#FE-ADC 8 WR SPI,
4,0,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,0,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,0,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,0,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,0,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,0,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,0,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,0,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,0,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,0,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,0,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,0,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,1,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,1,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,1,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,1,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,1,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,1,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,1,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,1,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,1,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,1,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,1,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,1,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,1,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,1,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,1,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,1,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,1,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,1,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,1,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,1,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,1,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,1,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,1,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,1,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,1,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,1,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,1,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,1,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,1,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,1,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,1,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,1,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,1,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,1,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,1,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,1,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,1,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,1,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,1,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,1,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,1,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,1,0,V0323,57,0x200,0xc0800000,0xc0800000,#FE-ADC 1 WR SPI,
4,1,0,V0323,58,0x201,0x80808080,0x80808080,#FE-ADC 1 WR SPI,
4,1,0,V0323,59,0x202,0x40008080,0x40008080,#FE-ADC 1 WR SPI,
4,1,0,V0323,60,0x203,0xc04000,0xc04000,#FE-ADC 1 WR SPI,
4,1,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,1,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,1,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,1,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,1,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,1,0,V0323,66,0x209,0x8080c0,0x8080c0,#FE-ADC 2 WR SPI,
4,1,0,V0323,67,0x20a,0xc0000080,0xc0000080,#FE-ADC 2 WR SPI,
4,1,0,V0323,68,0x20b,0xc040,0xc040,#FE-ADC 2 WR SPI,
4,1,0,V0323,69,0x20c,0x404080,0x404080,#FE-ADC 2 WR SPI,
4,1,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,1,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,1,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,1,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,1,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,1,0,V0323,75,0x212,0x400000,0x400000,#FE-ADC 3 WR SPI,
4,1,0,V0323,76,0x213,0x8040c040,0x8040c040,#FE-ADC 3 WR SPI,
4,1,0,V0323,77,0x214,0x8000,0x8000,#FE-ADC 3 WR SPI,
4,1,0,V0323,78,0x215,0xc0c0c000,0xc0c0c000,#FE-ADC 3 WR SPI,
4,1,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,1,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,1,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,1,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,1,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,1,0,V0323,84,0x21b,0xc0004080,0xc0004080,#FE-ADC 4 WR SPI,
4,1,0,V0323,85,0x21c,0x808040,0x808040,#FE-ADC 4 WR SPI,
4,1,0,V0323,86,0x21d,0x80c0c0,0x80c0c0,#FE-ADC 4 WR SPI,
4,1,0,V0323,87,0x21e,0xc00040,0xc00040,#FE-ADC 4 WR SPI,
4,1,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,1,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,1,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,1,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,1,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,1,0,V0323,93,0x224,0x80c08000,0x80c08000,#FE-ADC 5 WR SPI,
4,1,0,V0323,94,0x225,0xc0c000c0,0xc0c000c0,#FE-ADC 5 WR SPI,
4,1,0,V0323,95,0x226,0x408000,0x408000,#FE-ADC 5 WR SPI,
4,1,0,V0323,96,0x227,0xc0008080,0xc0008080,#FE-ADC 5 WR SPI,
4,1,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,1,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,1,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,1,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,1,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,1,0,V0323,102,0x22d,0x800000,0x800000,#FE-ADC 6 WR SPI,
4,1,0,V0323,103,0x22e,0x80c08080,0x80c08080,#FE-ADC 6 WR SPI,
4,1,0,V0323,104,0x22f,0xc0000080,0xc0000080,#FE-ADC 6 WR SPI,
4,1,0,V0323,105,0x230,0x4000c0c0,0x4000c0c0,#FE-ADC 6 WR SPI,
4,1,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,1,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,1,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,1,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,1,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,1,0,V0323,111,0x236,0xc0808000,0xc0808000,#FE-ADC 7 WR SPI,
4,1,0,V0323,112,0x237,0xc000c0,0xc000c0,#FE-ADC 7 WR SPI,
4,1,0,V0323,113,0x238,0x80008040,0x80008040,#FE-ADC 7 WR SPI,
4,1,0,V0323,114,0x239,0x40404080,0x40404080,#FE-ADC 7 WR SPI,
4,1,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,1,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,1,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,1,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,1,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,1,0,V0323,120,0x23f,0x40808000,0x40808000,#FE-ADC 8 WR SPI,
4,1,0,V0323,121,0x240,0x40800000,0x40800000,#FE-ADC 8 WR SPI,
4,1,0,V0323,122,0x241,0xc0400000,0xc0400000,#FE-ADC 8 WR SPI,
4,1,0,V0323,123,0x242,0x8000c000,0x8000c000,#FE-ADC 8 WR SPI,
4,1,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,1,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,1,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,1,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,1,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,1,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,1,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,1,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,1,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,1,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,1,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,1,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,1,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,1,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,1,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,1,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,1,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,1,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,1,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,1,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,1,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,1,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,1,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,1,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,1,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,1,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,1,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,1,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,1,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,1,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,1,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,1,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,1,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,1,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,1,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,1,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,1,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,1,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,1,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,1,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,1,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,1,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,1,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,1,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,1,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,1,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,1,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,1,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,1,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,1,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,1,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,1,1,V0323,57,0x200,0x80c080,0x80c080,#FE-ADC 1 WR SPI,
4,1,1,V0323,58,0x201,0xc0c08080,0xc0c08080,#FE-ADC 1 WR SPI,
4,1,1,V0323,59,0x202,0x40000000,0x40000000,#FE-ADC 1 WR SPI,
4,1,1,V0323,60,0x203,0x80404080,0x80404080,#FE-ADC 1 WR SPI,
4,1,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,1,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,1,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,1,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,1,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,1,1,V0323,66,0x209,0xc000c040,0xc000c040,#FE-ADC 2 WR SPI,
4,1,1,V0323,67,0x20a,0x80808040,0x80808040,#FE-ADC 2 WR SPI,
4,1,1,V0323,68,0x20b,0x8080c0,0x8080c0,#FE-ADC 2 WR SPI,
4,1,1,V0323,69,0x20c,0x40008000,0x40008000,#FE-ADC 2 WR SPI,
4,1,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,1,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,1,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,1,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,1,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,1,1,V0323,75,0x212,0xc000c0c0,0xc000c0c0,#FE-ADC 3 WR SPI,
4,1,1,V0323,76,0x213,0x40800000,0x40800000,#FE-ADC 3 WR SPI,
4,1,1,V0323,77,0x214,0x408080,0x408080,#FE-ADC 3 WR SPI,
4,1,1,V0323,78,0x215,0x80000040,0x80000040,#FE-ADC 3 WR SPI,
4,1,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,1,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,1,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,1,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,1,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,1,1,V0323,84,0x21b,0x804080,0x804080,#FE-ADC 4 WR SPI,
4,1,1,V0323,85,0x21c,0x80808000,0x80808000,#FE-ADC 4 WR SPI,
4,1,1,V0323,86,0x21d,0xc0c08080,0xc0c08080,#FE-ADC 4 WR SPI,
4,1,1,V0323,87,0x21e,0xc08080,0xc08080,#FE-ADC 4 WR SPI,
4,1,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,1,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,1,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,1,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,1,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,1,1,V0323,93,0x224,0x808000,0x808000,#FE-ADC 5 WR SPI,
4,1,1,V0323,94,0x225,0x8080c080,0x8080c080,#FE-ADC 5 WR SPI,
4,1,1,V0323,95,0x226,0x808080c0,0x808080c0,#FE-ADC 5 WR SPI,
4,1,1,V0323,96,0x227,0x4040c000,0x4040c000,#FE-ADC 5 WR SPI,
4,1,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,1,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,1,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,1,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,1,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,1,1,V0323,102,0x22d,0x0,0x0,#FE-ADC 6 WR SPI,
4,1,1,V0323,103,0x22e,0xc0400080,0xc0400080,#FE-ADC 6 WR SPI,
4,1,1,V0323,104,0x22f,0xc0404040,0xc0404040,#FE-ADC 6 WR SPI,
4,1,1,V0323,105,0x230,0x808040,0x808040,#FE-ADC 6 WR SPI,
4,1,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,1,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,1,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,1,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,1,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,1,1,V0323,111,0x236,0x80800080,0x80800080,#FE-ADC 7 WR SPI,
4,1,1,V0323,112,0x237,0x4000,0x4000,#FE-ADC 7 WR SPI,
4,1,1,V0323,113,0x238,0x80c08040,0x80c08040,#FE-ADC 7 WR SPI,
4,1,1,V0323,114,0x239,0x400000,0x400000,#FE-ADC 7 WR SPI,
4,1,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,1,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,1,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,1,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,1,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,1,1,V0323,120,0x23f,0x800040,0x800040,#FE-ADC 8 WR SPI,
4,1,1,V0323,121,0x240,0x80000040,0x80000040,#FE-ADC 8 WR SPI,
4,1,1,V0323,122,0x241,0x80800080,0x80800080,#FE-ADC 8 WR SPI,
4,1,1,V0323,123,0x242,0x8040c000,0x8040c000,#FE-ADC 8 WR SPI,
4,1,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,1,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,1,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,1,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,1,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,1,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,1,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,1,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,1,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,1,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,1,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,1,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,1,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,1,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,1,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,1,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,1,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,1,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,1,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,1,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,1,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,1,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,1,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,1,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,1,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,1,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,1,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,1,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,1,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,1,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,1,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,1,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,1,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,1,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,1,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,1,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,1,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,1,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,1,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,1,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,1,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,1,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,1,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,1,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,1,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,1,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,1,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,1,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,1,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,1,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,1,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,1,2,V0323,57,0x200,0x404000c0,0x404000c0,#FE-ADC 1 WR SPI,
4,1,2,V0323,58,0x201,0xc0004080,0xc0004080,#FE-ADC 1 WR SPI,
4,1,2,V0323,59,0x202,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
4,1,2,V0323,60,0x203,0x4000c0,0x4000c0,#FE-ADC 1 WR SPI,
4,1,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,1,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,1,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,1,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,1,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,1,2,V0323,66,0x209,0xc0800040,0xc0800040,#FE-ADC 2 WR SPI,
4,1,2,V0323,67,0x20a,0xc08080,0xc08080,#FE-ADC 2 WR SPI,
4,1,2,V0323,68,0x20b,0x40808040,0x40808040,#FE-ADC 2 WR SPI,
4,1,2,V0323,69,0x20c,0x400080,0x400080,#FE-ADC 2 WR SPI,
4,1,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,1,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,1,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,1,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,1,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,1,2,V0323,75,0x212,0x80800040,0x80800040,#FE-ADC 3 WR SPI,
4,1,2,V0323,76,0x213,0x80c0c0,0x80c0c0,#FE-ADC 3 WR SPI,
4,1,2,V0323,77,0x214,0xc0800080,0xc0800080,#FE-ADC 3 WR SPI,
4,1,2,V0323,78,0x215,0x40800080,0x40800080,#FE-ADC 3 WR SPI,
4,1,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,1,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,1,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,1,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,1,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,1,2,V0323,84,0x21b,0x80808040,0x80808040,#FE-ADC 4 WR SPI,
4,1,2,V0323,85,0x21c,0x8080c080,0x8080c080,#FE-ADC 4 WR SPI,
4,1,2,V0323,86,0x21d,0x8000c0,0x8000c0,#FE-ADC 4 WR SPI,
4,1,2,V0323,87,0x21e,0x808000c0,0x808000c0,#FE-ADC 4 WR SPI,
4,1,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,1,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,1,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,1,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,1,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,1,2,V0323,93,0x224,0x80c04000,0x80c04000,#FE-ADC 5 WR SPI,
4,1,2,V0323,94,0x225,0x8040,0x8040,#FE-ADC 5 WR SPI,
4,1,2,V0323,95,0x226,0xc08000,0xc08000,#FE-ADC 5 WR SPI,
4,1,2,V0323,96,0x227,0xc00000c0,0xc00000c0,#FE-ADC 5 WR SPI,
4,1,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,1,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,1,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,1,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,1,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,1,2,V0323,102,0x22d,0x40808000,0x40808000,#FE-ADC 6 WR SPI,
4,1,2,V0323,103,0x22e,0x400080c0,0x400080c0,#FE-ADC 6 WR SPI,
4,1,2,V0323,104,0x22f,0x808040,0x808040,#FE-ADC 6 WR SPI,
4,1,2,V0323,105,0x230,0xc04000,0xc04000,#FE-ADC 6 WR SPI,
4,1,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,1,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,1,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,1,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,1,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,1,2,V0323,111,0x236,0xc0800080,0xc0800080,#FE-ADC 7 WR SPI,
4,1,2,V0323,112,0x237,0x408040,0x408040,#FE-ADC 7 WR SPI,
4,1,2,V0323,113,0x238,0x40008040,0x40008040,#FE-ADC 7 WR SPI,
4,1,2,V0323,114,0x239,0x40800000,0x40800000,#FE-ADC 7 WR SPI,
4,1,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,1,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,1,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,1,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,1,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,1,2,V0323,120,0x23f,0xc08080,0xc08080,#FE-ADC 8 WR SPI,
4,1,2,V0323,121,0x240,0x40400040,0x40400040,#FE-ADC 8 WR SPI,
4,1,2,V0323,122,0x241,0x80,0x80,#FE-ADC 8 WR SPI,
4,1,2,V0323,123,0x242,0x8000c0,0x8000c0,#FE-ADC 8 WR SPI,
4,1,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,1,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,1,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,1,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,1,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,1,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,1,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,1,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,1,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,1,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,1,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,1,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,1,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,1,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,1,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,1,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,1,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,1,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,1,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,1,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,1,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,1,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,1,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,1,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,1,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,1,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,1,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,1,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,1,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,1,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,1,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,1,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,1,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,1,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,1,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,1,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,1,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,1,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,1,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,1,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,1,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,1,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,1,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,1,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,1,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,1,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,1,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,1,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,1,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,1,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,1,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,1,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,1,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,1,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,1,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,1,3,V0323,57,0x200,0x80000040,0x80000040,#FE-ADC 1 WR SPI,
4,1,3,V0323,58,0x201,0xc0008000,0xc0008000,#FE-ADC 1 WR SPI,
4,1,3,V0323,59,0x202,0x40808040,0x40808040,#FE-ADC 1 WR SPI,
4,1,3,V0323,60,0x203,0x808040c0,0x808040c0,#FE-ADC 1 WR SPI,
4,1,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,1,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,1,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,1,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,1,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,1,3,V0323,66,0x209,0x400000,0x400000,#FE-ADC 2 WR SPI,
4,1,3,V0323,67,0x20a,0x80,0x80,#FE-ADC 2 WR SPI,
4,1,3,V0323,68,0x20b,0xc00040,0xc00040,#FE-ADC 2 WR SPI,
4,1,3,V0323,69,0x20c,0xc0808040,0xc0808040,#FE-ADC 2 WR SPI,
4,1,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,1,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,1,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,1,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,1,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,1,3,V0323,75,0x212,0xc0c04080,0xc0c04080,#FE-ADC 3 WR SPI,
4,1,3,V0323,76,0x213,0x400080c0,0x400080c0,#FE-ADC 3 WR SPI,
4,1,3,V0323,77,0x214,0x800000,0x800000,#FE-ADC 3 WR SPI,
4,1,3,V0323,78,0x215,0x8080,0x8080,#FE-ADC 3 WR SPI,
4,1,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,1,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,1,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,1,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,1,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,1,3,V0323,84,0x21b,0x8080c0c0,0x8080c0c0,#FE-ADC 4 WR SPI,
4,1,3,V0323,85,0x21c,0x800040c0,0x800040c0,#FE-ADC 4 WR SPI,
4,1,3,V0323,86,0x21d,0xc0408080,0xc0408080,#FE-ADC 4 WR SPI,
4,1,3,V0323,87,0x21e,0xc0408040,0xc0408040,#FE-ADC 4 WR SPI,
4,1,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,1,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,1,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,1,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,1,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,1,3,V0323,93,0x224,0x40804080,0x40804080,#FE-ADC 5 WR SPI,
4,1,3,V0323,94,0x225,0xc040c0,0xc040c0,#FE-ADC 5 WR SPI,
4,1,3,V0323,95,0x226,0xc04000,0xc04000,#FE-ADC 5 WR SPI,
4,1,3,V0323,96,0x227,0x80000080,0x80000080,#FE-ADC 5 WR SPI,
4,1,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,1,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,1,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,1,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,1,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,1,3,V0323,102,0x22d,0xc04080,0xc04080,#FE-ADC 6 WR SPI,
4,1,3,V0323,103,0x22e,0x40808000,0x40808000,#FE-ADC 6 WR SPI,
4,1,3,V0323,104,0x22f,0x80c080,0x80c080,#FE-ADC 6 WR SPI,
4,1,3,V0323,105,0x230,0x8000,0x8000,#FE-ADC 6 WR SPI,
4,1,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,1,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,1,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,1,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,1,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,1,3,V0323,111,0x236,0x8080c0,0x8080c0,#FE-ADC 7 WR SPI,
4,1,3,V0323,112,0x237,0xc080,0xc080,#FE-ADC 7 WR SPI,
4,1,3,V0323,113,0x238,0x800040,0x800040,#FE-ADC 7 WR SPI,
4,1,3,V0323,114,0x239,0x404000,0x404000,#FE-ADC 7 WR SPI,
4,1,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,1,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,1,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,1,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,1,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,1,3,V0323,120,0x23f,0xc000c080,0xc000c080,#FE-ADC 8 WR SPI,
4,1,3,V0323,121,0x240,0x40800040,0x40800040,#FE-ADC 8 WR SPI,
4,1,3,V0323,122,0x241,0x800000,0x800000,#FE-ADC 8 WR SPI,
4,1,3,V0323,123,0x242,0x80804040,0x80804040,#FE-ADC 8 WR SPI,
4,1,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,1,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,1,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,1,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,1,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,1,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,1,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,1,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,1,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,1,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,1,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,1,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,2,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,2,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,2,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,2,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,2,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,2,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,2,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,2,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,2,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,2,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,2,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,2,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,2,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,2,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,2,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,2,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,2,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,2,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,2,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,2,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,2,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,2,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,2,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,2,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,2,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,2,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,2,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,2,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,2,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,2,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,2,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,2,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,2,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,2,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,2,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,2,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,2,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,2,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,2,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,2,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,2,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,2,0,V0323,57,0x200,0x40c080,0x40c080,#FE-ADC 1 WR SPI,
4,2,0,V0323,58,0x201,0x8040,0x8040,#FE-ADC 1 WR SPI,
4,2,0,V0323,59,0x202,0xc08080c0,0xc08080c0,#FE-ADC 1 WR SPI,
4,2,0,V0323,60,0x203,0x800000,0x800000,#FE-ADC 1 WR SPI,
4,2,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,2,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,2,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,2,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,2,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,2,0,V0323,66,0x209,0x804000,0x804000,#FE-ADC 2 WR SPI,
4,2,0,V0323,67,0x20a,0x804040,0x804040,#FE-ADC 2 WR SPI,
4,2,0,V0323,68,0x20b,0xc040c0,0xc040c0,#FE-ADC 2 WR SPI,
4,2,0,V0323,69,0x20c,0xc0004000,0xc0004000,#FE-ADC 2 WR SPI,
4,2,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,2,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,2,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,2,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,2,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,2,0,V0323,75,0x212,0x80c08040,0x80c08040,#FE-ADC 3 WR SPI,
4,2,0,V0323,76,0x213,0x80808000,0x80808000,#FE-ADC 3 WR SPI,
4,2,0,V0323,77,0x214,0x40c04000,0x40c04000,#FE-ADC 3 WR SPI,
4,2,0,V0323,78,0x215,0x8040c000,0x8040c000,#FE-ADC 3 WR SPI,
4,2,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,2,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,2,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,2,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,2,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,2,0,V0323,84,0x21b,0x804080,0x804080,#FE-ADC 4 WR SPI,
4,2,0,V0323,85,0x21c,0x800080c0,0x800080c0,#FE-ADC 4 WR SPI,
4,2,0,V0323,86,0x21d,0x80800000,0x80800000,#FE-ADC 4 WR SPI,
4,2,0,V0323,87,0x21e,0x80000000,0x80000000,#FE-ADC 4 WR SPI,
4,2,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,2,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,2,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,2,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,2,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,2,0,V0323,93,0x224,0x80c080,0x80c080,#FE-ADC 5 WR SPI,
4,2,0,V0323,94,0x225,0xc00000,0xc00000,#FE-ADC 5 WR SPI,
4,2,0,V0323,95,0x226,0x40004000,0x40004000,#FE-ADC 5 WR SPI,
4,2,0,V0323,96,0x227,0xc080c000,0xc080c000,#FE-ADC 5 WR SPI,
4,2,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,2,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,2,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,2,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,2,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,2,0,V0323,102,0x22d,0x804040c0,0x804040c0,#FE-ADC 6 WR SPI,
4,2,0,V0323,103,0x22e,0xc0004000,0xc0004000,#FE-ADC 6 WR SPI,
4,2,0,V0323,104,0x22f,0x400080,0x400080,#FE-ADC 6 WR SPI,
4,2,0,V0323,105,0x230,0x40000040,0x40000040,#FE-ADC 6 WR SPI,
4,2,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,2,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,2,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,2,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,2,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,2,0,V0323,111,0x236,0xc040,0xc040,#FE-ADC 7 WR SPI,
4,2,0,V0323,112,0x237,0x40804000,0x40804000,#FE-ADC 7 WR SPI,
4,2,0,V0323,113,0x238,0x400080c0,0x400080c0,#FE-ADC 7 WR SPI,
4,2,0,V0323,114,0x239,0x808080c0,0x808080c0,#FE-ADC 7 WR SPI,
4,2,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,2,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,2,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,2,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,2,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,2,0,V0323,120,0x23f,0xc0404040,0xc0404040,#FE-ADC 8 WR SPI,
4,2,0,V0323,121,0x240,0xc000c000,0xc000c000,#FE-ADC 8 WR SPI,
4,2,0,V0323,122,0x241,0x80c00000,0x80c00000,#FE-ADC 8 WR SPI,
4,2,0,V0323,123,0x242,0x4000,0x4000,#FE-ADC 8 WR SPI,
4,2,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,2,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,2,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,2,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,2,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,2,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,2,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,2,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,2,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,2,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,2,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,2,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,2,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,2,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,2,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,2,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,2,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,2,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,2,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,2,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,2,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,2,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,2,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,2,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,2,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,2,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,2,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,2,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,2,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,2,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,2,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,2,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,2,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,2,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,2,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,2,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,2,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,2,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,2,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,2,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,2,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,2,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,2,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,2,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,2,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,2,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,2,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,2,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,2,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,2,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,2,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,2,1,V0323,57,0x200,0xc0000080,0xc0000080,#FE-ADC 1 WR SPI,
4,2,1,V0323,58,0x201,0xc0c08000,0xc0c08000,#FE-ADC 1 WR SPI,
4,2,1,V0323,59,0x202,0xc08040,0xc08040,#FE-ADC 1 WR SPI,
4,2,1,V0323,60,0x203,0x40400040,0x40400040,#FE-ADC 1 WR SPI,
4,2,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,2,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,2,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,2,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,2,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,2,1,V0323,66,0x209,0x80808000,0x80808000,#FE-ADC 2 WR SPI,
4,2,1,V0323,67,0x20a,0xc040c0,0xc040c0,#FE-ADC 2 WR SPI,
4,2,1,V0323,68,0x20b,0x80800080,0x80800080,#FE-ADC 2 WR SPI,
4,2,1,V0323,69,0x20c,0x80400000,0x80400000,#FE-ADC 2 WR SPI,
4,2,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,2,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,2,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,2,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,2,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,2,1,V0323,75,0x212,0x80004000,0x80004000,#FE-ADC 3 WR SPI,
4,2,1,V0323,76,0x213,0x804080,0x804080,#FE-ADC 3 WR SPI,
4,2,1,V0323,77,0x214,0x40c08080,0x40c08080,#FE-ADC 3 WR SPI,
4,2,1,V0323,78,0x215,0x80800080,0x80800080,#FE-ADC 3 WR SPI,
4,2,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,2,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,2,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,2,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,2,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,2,1,V0323,84,0x21b,0x80408080,0x80408080,#FE-ADC 4 WR SPI,
4,2,1,V0323,85,0x21c,0xc0c080c0,0xc0c080c0,#FE-ADC 4 WR SPI,
4,2,1,V0323,86,0x21d,0x804000c0,0x804000c0,#FE-ADC 4 WR SPI,
4,2,1,V0323,87,0x21e,0x4080c000,0x4080c000,#FE-ADC 4 WR SPI,
4,2,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,2,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,2,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,2,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,2,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,2,1,V0323,93,0x224,0xc0c08000,0xc0c08000,#FE-ADC 5 WR SPI,
4,2,1,V0323,94,0x225,0x80c080,0x80c080,#FE-ADC 5 WR SPI,
4,2,1,V0323,95,0x226,0xc0404040,0xc0404040,#FE-ADC 5 WR SPI,
4,2,1,V0323,96,0x227,0x80c08080,0x80c08080,#FE-ADC 5 WR SPI,
4,2,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,2,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,2,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,2,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,2,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,2,1,V0323,102,0x22d,0x40c08000,0x40c08000,#FE-ADC 6 WR SPI,
4,2,1,V0323,103,0x22e,0xc0c04080,0xc0c04080,#FE-ADC 6 WR SPI,
4,2,1,V0323,104,0x22f,0x80804040,0x80804040,#FE-ADC 6 WR SPI,
4,2,1,V0323,105,0x230,0x40804040,0x40804040,#FE-ADC 6 WR SPI,
4,2,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,2,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,2,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,2,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,2,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,2,1,V0323,111,0x236,0xc0008080,0xc0008080,#FE-ADC 7 WR SPI,
4,2,1,V0323,112,0x237,0x808000,0x808000,#FE-ADC 7 WR SPI,
4,2,1,V0323,113,0x238,0xc040c040,0xc040c040,#FE-ADC 7 WR SPI,
4,2,1,V0323,114,0x239,0x40800040,0x40800040,#FE-ADC 7 WR SPI,
4,2,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,2,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,2,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,2,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,2,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,2,1,V0323,120,0x23f,0x8040c0c0,0x8040c0c0,#FE-ADC 8 WR SPI,
4,2,1,V0323,121,0x240,0x40000080,0x40000080,#FE-ADC 8 WR SPI,
4,2,1,V0323,122,0x241,0x404080,0x404080,#FE-ADC 8 WR SPI,
4,2,1,V0323,123,0x242,0x80000040,0x80000040,#FE-ADC 8 WR SPI,
4,2,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,2,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,2,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,2,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,2,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,2,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,2,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,2,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,2,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,2,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,2,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,2,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,2,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,2,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,2,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,2,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,2,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,2,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,2,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,2,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,2,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,2,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,2,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,2,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,2,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,2,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,2,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,2,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,2,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,2,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,2,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,2,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,2,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,2,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,2,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,2,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,2,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,2,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,2,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,2,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,2,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,2,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,2,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,2,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,2,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,2,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,2,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,2,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,2,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,2,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,2,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,2,2,V0323,57,0x200,0xc040c040,0xc040c040,#FE-ADC 1 WR SPI,
4,2,2,V0323,58,0x201,0xc08080,0xc08080,#FE-ADC 1 WR SPI,
4,2,2,V0323,59,0x202,0x40804040,0x40804040,#FE-ADC 1 WR SPI,
4,2,2,V0323,60,0x203,0xc0408080,0xc0408080,#FE-ADC 1 WR SPI,
4,2,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,2,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,2,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,2,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,2,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,2,2,V0323,66,0x209,0x40,0x40,#FE-ADC 2 WR SPI,
4,2,2,V0323,67,0x20a,0x80804080,0x80804080,#FE-ADC 2 WR SPI,
4,2,2,V0323,68,0x20b,0x808080,0x808080,#FE-ADC 2 WR SPI,
4,2,2,V0323,69,0x20c,0xc0c000,0xc0c000,#FE-ADC 2 WR SPI,
4,2,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,2,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,2,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,2,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,2,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,2,2,V0323,75,0x212,0x8000,0x8000,#FE-ADC 3 WR SPI,
4,2,2,V0323,76,0x213,0x4000c000,0x4000c000,#FE-ADC 3 WR SPI,
4,2,2,V0323,77,0x214,0x80c00000,0x80c00000,#FE-ADC 3 WR SPI,
4,2,2,V0323,78,0x215,0x80808000,0x80808000,#FE-ADC 3 WR SPI,
4,2,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,2,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,2,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,2,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,2,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,2,2,V0323,84,0x21b,0x80404080,0x80404080,#FE-ADC 4 WR SPI,
4,2,2,V0323,85,0x21c,0x80008000,0x80008000,#FE-ADC 4 WR SPI,
4,2,2,V0323,86,0x21d,0xc0804040,0xc0804040,#FE-ADC 4 WR SPI,
4,2,2,V0323,87,0x21e,0x80c0c0,0x80c0c0,#FE-ADC 4 WR SPI,
4,2,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,2,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,2,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,2,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,2,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,2,2,V0323,93,0x224,0x400000,0x400000,#FE-ADC 5 WR SPI,
4,2,2,V0323,94,0x225,0x40808040,0x40808040,#FE-ADC 5 WR SPI,
4,2,2,V0323,95,0x226,0x80,0x80,#FE-ADC 5 WR SPI,
4,2,2,V0323,96,0x227,0x4040c000,0x4040c000,#FE-ADC 5 WR SPI,
4,2,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,2,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,2,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,2,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,2,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,2,2,V0323,102,0x22d,0x80c080c0,0x80c080c0,#FE-ADC 6 WR SPI,
4,2,2,V0323,103,0x22e,0xc0808080,0xc0808080,#FE-ADC 6 WR SPI,
4,2,2,V0323,104,0x22f,0x40,0x40,#FE-ADC 6 WR SPI,
4,2,2,V0323,105,0x230,0xc0000080,0xc0000080,#FE-ADC 6 WR SPI,
4,2,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,2,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,2,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,2,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,2,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,2,2,V0323,111,0x236,0x808000,0x808000,#FE-ADC 7 WR SPI,
4,2,2,V0323,112,0x237,0x80808040,0x80808040,#FE-ADC 7 WR SPI,
4,2,2,V0323,113,0x238,0x80008080,0x80008080,#FE-ADC 7 WR SPI,
4,2,2,V0323,114,0x239,0x40,0x40,#FE-ADC 7 WR SPI,
4,2,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,2,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,2,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,2,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,2,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,2,2,V0323,120,0x23f,0x40000040,0x40000040,#FE-ADC 8 WR SPI,
4,2,2,V0323,121,0x240,0x80c000c0,0x80c000c0,#FE-ADC 8 WR SPI,
4,2,2,V0323,122,0x241,0x40800080,0x40800080,#FE-ADC 8 WR SPI,
4,2,2,V0323,123,0x242,0xc000c040,0xc000c040,#FE-ADC 8 WR SPI,
4,2,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,2,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,2,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,2,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,2,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,2,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,2,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,2,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,2,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,2,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,2,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,2,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,2,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,2,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,2,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,2,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,2,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,2,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,2,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,2,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,2,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,2,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,2,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,2,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,2,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,2,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,2,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,2,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,2,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,2,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,2,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,2,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,2,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,2,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,2,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,2,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,2,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,2,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,2,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,2,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,2,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,2,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,2,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,2,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,2,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,2,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,2,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,2,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,2,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,2,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,2,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,2,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,2,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,2,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,2,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,2,3,V0323,57,0x200,0x40800000,0x40800000,#FE-ADC 1 WR SPI,
4,2,3,V0323,58,0x201,0xc08040,0xc08040,#FE-ADC 1 WR SPI,
4,2,3,V0323,59,0x202,0xc040c0,0xc040c0,#FE-ADC 1 WR SPI,
4,2,3,V0323,60,0x203,0xc0800000,0xc0800000,#FE-ADC 1 WR SPI,
4,2,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,2,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,2,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,2,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,2,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,2,3,V0323,66,0x209,0x8080c000,0x8080c000,#FE-ADC 2 WR SPI,
4,2,3,V0323,67,0x20a,0xc0008000,0xc0008000,#FE-ADC 2 WR SPI,
4,2,3,V0323,68,0x20b,0xc0c0c040,0xc0c0c040,#FE-ADC 2 WR SPI,
4,2,3,V0323,69,0x20c,0x408080,0x408080,#FE-ADC 2 WR SPI,
4,2,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,2,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,2,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,2,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,2,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,2,3,V0323,75,0x212,0x40c08080,0x40c08080,#FE-ADC 3 WR SPI,
4,2,3,V0323,76,0x213,0xc0c0c040,0xc0c0c040,#FE-ADC 3 WR SPI,
4,2,3,V0323,77,0x214,0x8080c000,0x8080c000,#FE-ADC 3 WR SPI,
4,2,3,V0323,78,0x215,0x8080c0,0x8080c0,#FE-ADC 3 WR SPI,
4,2,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,2,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,2,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,2,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,2,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,2,3,V0323,84,0x21b,0xc040c000,0xc040c000,#FE-ADC 4 WR SPI,
4,2,3,V0323,85,0x21c,0x80804040,0x80804040,#FE-ADC 4 WR SPI,
4,2,3,V0323,86,0x21d,0xc0008080,0xc0008080,#FE-ADC 4 WR SPI,
4,2,3,V0323,87,0x21e,0x40400040,0x40400040,#FE-ADC 4 WR SPI,
4,2,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,2,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,2,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,2,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,2,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,2,3,V0323,93,0x224,0x80800080,0x80800080,#FE-ADC 5 WR SPI,
4,2,3,V0323,94,0x225,0x800080,0x800080,#FE-ADC 5 WR SPI,
4,2,3,V0323,95,0x226,0x80404000,0x80404000,#FE-ADC 5 WR SPI,
4,2,3,V0323,96,0x227,0x80000040,0x80000040,#FE-ADC 5 WR SPI,
4,2,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,2,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,2,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,2,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,2,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,2,3,V0323,102,0x22d,0x808000c0,0x808000c0,#FE-ADC 6 WR SPI,
4,2,3,V0323,103,0x22e,0xc0004000,0xc0004000,#FE-ADC 6 WR SPI,
4,2,3,V0323,104,0x22f,0x800040,0x800040,#FE-ADC 6 WR SPI,
4,2,3,V0323,105,0x230,0x4040c0c0,0x4040c0c0,#FE-ADC 6 WR SPI,
4,2,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,2,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,2,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,2,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,2,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,2,3,V0323,111,0x236,0x40800000,0x40800000,#FE-ADC 7 WR SPI,
4,2,3,V0323,112,0x237,0xc080c0c0,0xc080c0c0,#FE-ADC 7 WR SPI,
4,2,3,V0323,113,0x238,0x800080c0,0x800080c0,#FE-ADC 7 WR SPI,
4,2,3,V0323,114,0x239,0x0,0x0,#FE-ADC 7 WR SPI,
4,2,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,2,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,2,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,2,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,2,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,2,3,V0323,120,0x23f,0xc0408000,0xc0408000,#FE-ADC 8 WR SPI,
4,2,3,V0323,121,0x240,0x40c080,0x40c080,#FE-ADC 8 WR SPI,
4,2,3,V0323,122,0x241,0x800000,0x800000,#FE-ADC 8 WR SPI,
4,2,3,V0323,123,0x242,0x4080c000,0x4080c000,#FE-ADC 8 WR SPI,
4,2,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,2,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,2,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,2,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,2,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,2,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,2,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,2,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,2,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,2,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,2,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,2,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,3,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,3,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,3,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,3,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,3,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,3,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,3,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,3,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,3,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,3,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,3,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,3,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,3,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,3,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,3,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,3,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,3,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,3,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,3,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,3,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,3,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,3,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,3,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,3,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,3,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,3,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,3,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,3,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,3,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,3,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,3,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,3,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,3,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,3,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,3,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,3,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,3,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,3,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,3,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,3,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,3,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,3,0,V0323,57,0x200,0x8000,0x8000,#FE-ADC 1 WR SPI,
4,3,0,V0323,58,0x201,0xc0400000,0xc0400000,#FE-ADC 1 WR SPI,
4,3,0,V0323,59,0x202,0x408080,0x408080,#FE-ADC 1 WR SPI,
4,3,0,V0323,60,0x203,0x80800000,0x80800000,#FE-ADC 1 WR SPI,
4,3,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,3,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,3,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,3,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,3,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,3,0,V0323,66,0x209,0x8000,0x8000,#FE-ADC 2 WR SPI,
4,3,0,V0323,67,0x20a,0x8040c080,0x8040c080,#FE-ADC 2 WR SPI,
4,3,0,V0323,68,0x20b,0x80808000,0x80808000,#FE-ADC 2 WR SPI,
4,3,0,V0323,69,0x20c,0x40804000,0x40804000,#FE-ADC 2 WR SPI,
4,3,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,3,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,3,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,3,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,3,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,3,0,V0323,75,0x212,0xc0008040,0xc0008040,#FE-ADC 3 WR SPI,
4,3,0,V0323,76,0x213,0xc040,0xc040,#FE-ADC 3 WR SPI,
4,3,0,V0323,77,0x214,0x40800040,0x40800040,#FE-ADC 3 WR SPI,
4,3,0,V0323,78,0x215,0x40008080,0x40008080,#FE-ADC 3 WR SPI,
4,3,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,3,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,3,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,3,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,3,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,3,0,V0323,84,0x21b,0x804080c0,0x804080c0,#FE-ADC 4 WR SPI,
4,3,0,V0323,85,0x21c,0x408000,0x408000,#FE-ADC 4 WR SPI,
4,3,0,V0323,86,0x21d,0x80804040,0x80804040,#FE-ADC 4 WR SPI,
4,3,0,V0323,87,0x21e,0x80000040,0x80000040,#FE-ADC 4 WR SPI,
4,3,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,3,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,3,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,3,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,3,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,3,0,V0323,93,0x224,0xc0004080,0xc0004080,#FE-ADC 5 WR SPI,
4,3,0,V0323,94,0x225,0xc000c0,0xc000c0,#FE-ADC 5 WR SPI,
4,3,0,V0323,95,0x226,0x40804080,0x40804080,#FE-ADC 5 WR SPI,
4,3,0,V0323,96,0x227,0x80,0x80,#FE-ADC 5 WR SPI,
4,3,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,3,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,3,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,3,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,3,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,3,0,V0323,102,0x22d,0xc000c080,0xc000c080,#FE-ADC 6 WR SPI,
4,3,0,V0323,103,0x22e,0x808080,0x808080,#FE-ADC 6 WR SPI,
4,3,0,V0323,104,0x22f,0x8000c080,0x8000c080,#FE-ADC 6 WR SPI,
4,3,0,V0323,105,0x230,0x400040,0x400040,#FE-ADC 6 WR SPI,
4,3,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,3,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,3,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,3,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,3,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,3,0,V0323,111,0x236,0x80c08080,0x80c08080,#FE-ADC 7 WR SPI,
4,3,0,V0323,112,0x237,0xc00000c0,0xc00000c0,#FE-ADC 7 WR SPI,
4,3,0,V0323,113,0x238,0x808000c0,0x808000c0,#FE-ADC 7 WR SPI,
4,3,0,V0323,114,0x239,0x80c00000,0x80c00000,#FE-ADC 7 WR SPI,
4,3,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,3,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,3,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,3,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,3,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,3,0,V0323,120,0x23f,0x408080,0x408080,#FE-ADC 8 WR SPI,
4,3,0,V0323,121,0x240,0x4080c000,0x4080c000,#FE-ADC 8 WR SPI,
4,3,0,V0323,122,0x241,0x800080,0x800080,#FE-ADC 8 WR SPI,
4,3,0,V0323,123,0x242,0xc000c000,0xc000c000,#FE-ADC 8 WR SPI,
4,3,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,3,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,3,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,3,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,3,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,3,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,3,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,3,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,3,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,3,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,3,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,3,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,3,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,3,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,3,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,3,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,3,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,3,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,3,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,3,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,3,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,3,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,3,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,3,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,3,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,3,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,3,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,3,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,3,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,3,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,3,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,3,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,3,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,3,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,3,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,3,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,3,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,3,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,3,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,3,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,3,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,3,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,3,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,3,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,3,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,3,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,3,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,3,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,3,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,3,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,3,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,3,1,V0323,57,0x200,0x4000c040,0x4000c040,#FE-ADC 1 WR SPI,
4,3,1,V0323,58,0x201,0x8080c0,0x8080c0,#FE-ADC 1 WR SPI,
4,3,1,V0323,59,0x202,0x80408080,0x80408080,#FE-ADC 1 WR SPI,
4,3,1,V0323,60,0x203,0x4040,0x4040,#FE-ADC 1 WR SPI,
4,3,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,3,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,3,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,3,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,3,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,3,1,V0323,66,0x209,0x4040c080,0x4040c080,#FE-ADC 2 WR SPI,
4,3,1,V0323,67,0x20a,0x80804000,0x80804000,#FE-ADC 2 WR SPI,
4,3,1,V0323,68,0x20b,0x8040c000,0x8040c000,#FE-ADC 2 WR SPI,
4,3,1,V0323,69,0x20c,0x40c080,0x40c080,#FE-ADC 2 WR SPI,
4,3,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,3,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,3,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,3,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,3,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,3,1,V0323,75,0x212,0xc0004080,0xc0004080,#FE-ADC 3 WR SPI,
4,3,1,V0323,76,0x213,0xc08080,0xc08080,#FE-ADC 3 WR SPI,
4,3,1,V0323,77,0x214,0x80808000,0x80808000,#FE-ADC 3 WR SPI,
4,3,1,V0323,78,0x215,0x80808000,0x80808000,#FE-ADC 3 WR SPI,
4,3,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,3,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,3,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,3,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,3,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,3,1,V0323,84,0x21b,0x80800080,0x80800080,#FE-ADC 4 WR SPI,
4,3,1,V0323,85,0x21c,0xc08080c0,0xc08080c0,#FE-ADC 4 WR SPI,
4,3,1,V0323,86,0x21d,0x80000040,0x80000040,#FE-ADC 4 WR SPI,
4,3,1,V0323,87,0x21e,0x8080,0x8080,#FE-ADC 4 WR SPI,
4,3,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,3,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,3,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,3,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,3,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,3,1,V0323,93,0x224,0xc0c000c0,0xc0c000c0,#FE-ADC 5 WR SPI,
4,3,1,V0323,94,0x225,0xc08080c0,0xc08080c0,#FE-ADC 5 WR SPI,
4,3,1,V0323,95,0x226,0x8000c000,0x8000c000,#FE-ADC 5 WR SPI,
4,3,1,V0323,96,0x227,0x400040c0,0x400040c0,#FE-ADC 5 WR SPI,
4,3,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,3,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,3,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,3,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,3,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,3,1,V0323,102,0x22d,0xc0000080,0xc0000080,#FE-ADC 6 WR SPI,
4,3,1,V0323,103,0x22e,0x0,0x0,#FE-ADC 6 WR SPI,
4,3,1,V0323,104,0x22f,0x40004000,0x40004000,#FE-ADC 6 WR SPI,
4,3,1,V0323,105,0x230,0xc0008080,0xc0008080,#FE-ADC 6 WR SPI,
4,3,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,3,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,3,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,3,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,3,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,3,1,V0323,111,0x236,0x80408000,0x80408000,#FE-ADC 7 WR SPI,
4,3,1,V0323,112,0x237,0x0,0x0,#FE-ADC 7 WR SPI,
4,3,1,V0323,113,0x238,0x40c00040,0x40c00040,#FE-ADC 7 WR SPI,
4,3,1,V0323,114,0x239,0x40800000,0x40800000,#FE-ADC 7 WR SPI,
4,3,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,3,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,3,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,3,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,3,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,3,1,V0323,120,0x23f,0x80c08000,0x80c08000,#FE-ADC 8 WR SPI,
4,3,1,V0323,121,0x240,0x4000c080,0x4000c080,#FE-ADC 8 WR SPI,
4,3,1,V0323,122,0x241,0x40c0,0x40c0,#FE-ADC 8 WR SPI,
4,3,1,V0323,123,0x242,0x80,0x80,#FE-ADC 8 WR SPI,
4,3,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,3,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,3,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,3,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,3,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,3,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,3,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,3,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,3,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,3,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,3,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,3,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,3,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,3,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,3,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,3,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,3,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,3,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,3,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,3,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,3,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,3,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,3,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,3,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,3,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,3,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,3,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,3,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,3,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,3,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,3,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,3,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,3,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,3,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,3,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,3,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,3,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,3,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,3,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,3,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,3,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,3,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,3,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,3,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,3,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,3,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,3,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,3,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,3,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,3,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,3,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,3,2,V0323,57,0x200,0x8080,0x8080,#FE-ADC 1 WR SPI,
4,3,2,V0323,58,0x201,0xc0c0c0,0xc0c0c0,#FE-ADC 1 WR SPI,
4,3,2,V0323,59,0x202,0xc00080,0xc00080,#FE-ADC 1 WR SPI,
4,3,2,V0323,60,0x203,0x80404040,0x80404040,#FE-ADC 1 WR SPI,
4,3,2,V0323,61,0x204,0x9c9c9000,0x9c9c9000,#FE-ADC 1 WR SPI,
4,3,2,V0323,62,0x205,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,3,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,3,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,3,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,3,2,V0323,66,0x209,0x808040,0x808040,#FE-ADC 2 WR SPI,
4,3,2,V0323,67,0x20a,0xc080c000,0xc080c000,#FE-ADC 2 WR SPI,
4,3,2,V0323,68,0x20b,0x80808080,0x80808080,#FE-ADC 2 WR SPI,
4,3,2,V0323,69,0x20c,0x4040c0c0,0x4040c0c0,#FE-ADC 2 WR SPI,
4,3,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,3,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,3,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,3,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,3,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,3,2,V0323,75,0x212,0xc0c0c080,0xc0c0c080,#FE-ADC 3 WR SPI,
4,3,2,V0323,76,0x213,0x4080,0x4080,#FE-ADC 3 WR SPI,
4,3,2,V0323,77,0x214,0x80c080,0x80c080,#FE-ADC 3 WR SPI,
4,3,2,V0323,78,0x215,0x80000000,0x80000000,#FE-ADC 3 WR SPI,
4,3,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,3,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,3,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,3,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,3,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,3,2,V0323,84,0x21b,0x80800000,0x80800000,#FE-ADC 4 WR SPI,
4,3,2,V0323,85,0x21c,0xc000,0xc000,#FE-ADC 4 WR SPI,
4,3,2,V0323,86,0x21d,0x40000000,0x40000000,#FE-ADC 4 WR SPI,
4,3,2,V0323,87,0x21e,0x800040,0x800040,#FE-ADC 4 WR SPI,
4,3,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,3,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,3,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,3,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,3,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,3,2,V0323,93,0x224,0xc0808080,0xc0808080,#FE-ADC 5 WR SPI,
4,3,2,V0323,94,0x225,0x80404080,0x80404080,#FE-ADC 5 WR SPI,
4,3,2,V0323,95,0x226,0x404000c0,0x404000c0,#FE-ADC 5 WR SPI,
4,3,2,V0323,96,0x227,0xc0400040,0xc0400040,#FE-ADC 5 WR SPI,
4,3,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,3,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,3,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,3,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,3,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,3,2,V0323,102,0x22d,0xc04040c0,0xc04040c0,#FE-ADC 6 WR SPI,
4,3,2,V0323,103,0x22e,0x8040,0x8040,#FE-ADC 6 WR SPI,
4,3,2,V0323,104,0x22f,0xc0004080,0xc0004080,#FE-ADC 6 WR SPI,
4,3,2,V0323,105,0x230,0x80,0x80,#FE-ADC 6 WR SPI,
4,3,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,3,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,3,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,3,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,3,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,3,2,V0323,111,0x236,0x8080,0x8080,#FE-ADC 7 WR SPI,
4,3,2,V0323,112,0x237,0xc080c040,0xc080c040,#FE-ADC 7 WR SPI,
4,3,2,V0323,113,0x238,0x40804040,0x40804040,#FE-ADC 7 WR SPI,
4,3,2,V0323,114,0x239,0x40008040,0x40008040,#FE-ADC 7 WR SPI,
4,3,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,3,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,3,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,3,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,3,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,3,2,V0323,120,0x23f,0x40800000,0x40800000,#FE-ADC 8 WR SPI,
4,3,2,V0323,121,0x240,0x80404080,0x80404080,#FE-ADC 8 WR SPI,
4,3,2,V0323,122,0x241,0x808000c0,0x808000c0,#FE-ADC 8 WR SPI,
4,3,2,V0323,123,0x242,0x80,0x80,#FE-ADC 8 WR SPI,
4,3,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,3,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,3,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,3,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,3,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,3,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,3,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,3,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,3,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,3,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,3,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,3,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,3,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,3,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,3,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,3,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,3,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,3,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,3,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,3,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,3,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,3,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,3,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,3,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,3,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,3,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,3,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,3,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,3,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,3,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,3,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,3,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,3,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,3,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,3,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,3,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,3,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,3,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,3,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,3,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,3,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,3,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,3,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,3,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,3,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,3,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,3,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,3,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,3,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,3,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,3,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,3,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,3,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,3,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,3,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,3,3,V0323,57,0x200,0x40800040,0x40800040,#FE-ADC 1 WR SPI,
4,3,3,V0323,58,0x201,0xc0000000,0xc0000000,#FE-ADC 1 WR SPI,
4,3,3,V0323,59,0x202,0xc0c00000,0xc0c00000,#FE-ADC 1 WR SPI,
4,3,3,V0323,60,0x203,0xc0c08040,0xc0c08040,#FE-ADC 1 WR SPI,
4,3,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,3,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,3,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,3,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,3,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,3,3,V0323,66,0x209,0x80808080,0x80808080,#FE-ADC 2 WR SPI,
4,3,3,V0323,67,0x20a,0xc0808000,0xc0808000,#FE-ADC 2 WR SPI,
4,3,3,V0323,68,0x20b,0x80c080,0x80c080,#FE-ADC 2 WR SPI,
4,3,3,V0323,69,0x20c,0x80008080,0x80008080,#FE-ADC 2 WR SPI,
4,3,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,3,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,3,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,3,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,3,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,3,3,V0323,75,0x212,0x8080c000,0x8080c000,#FE-ADC 3 WR SPI,
4,3,3,V0323,76,0x213,0xc0000080,0xc0000080,#FE-ADC 3 WR SPI,
4,3,3,V0323,77,0x214,0xc0404080,0xc0404080,#FE-ADC 3 WR SPI,
4,3,3,V0323,78,0x215,0x40008000,0x40008000,#FE-ADC 3 WR SPI,
4,3,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,3,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,3,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,3,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,3,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,3,3,V0323,84,0x21b,0x8080,0x8080,#FE-ADC 4 WR SPI,
4,3,3,V0323,85,0x21c,0x80800000,0x80800000,#FE-ADC 4 WR SPI,
4,3,3,V0323,86,0x21d,0xc0c0c0,0xc0c0c0,#FE-ADC 4 WR SPI,
4,3,3,V0323,87,0x21e,0x408000,0x408000,#FE-ADC 4 WR SPI,
4,3,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,3,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,3,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,3,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,3,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,3,3,V0323,93,0x224,0xc0,0xc0,#FE-ADC 5 WR SPI,
4,3,3,V0323,94,0x225,0x80c0c000,0x80c0c000,#FE-ADC 5 WR SPI,
4,3,3,V0323,95,0x226,0x40408000,0x40408000,#FE-ADC 5 WR SPI,
4,3,3,V0323,96,0x227,0x40c00080,0x40c00080,#FE-ADC 5 WR SPI,
4,3,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,3,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,3,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,3,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,3,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,3,3,V0323,102,0x22d,0x40008000,0x40008000,#FE-ADC 6 WR SPI,
4,3,3,V0323,103,0x22e,0x4040c080,0x4040c080,#FE-ADC 6 WR SPI,
4,3,3,V0323,104,0x22f,0xc0008080,0xc0008080,#FE-ADC 6 WR SPI,
4,3,3,V0323,105,0x230,0x808040,0x808040,#FE-ADC 6 WR SPI,
4,3,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,3,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,3,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,3,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,3,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,3,3,V0323,111,0x236,0x80c000,0x80c000,#FE-ADC 7 WR SPI,
4,3,3,V0323,112,0x237,0x40804040,0x40804040,#FE-ADC 7 WR SPI,
4,3,3,V0323,113,0x238,0xc00080c0,0xc00080c0,#FE-ADC 7 WR SPI,
4,3,3,V0323,114,0x239,0xc0c000,0xc0c000,#FE-ADC 7 WR SPI,
4,3,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,3,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,3,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,3,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,3,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,3,3,V0323,120,0x23f,0x40c08040,0x40c08040,#FE-ADC 8 WR SPI,
4,3,3,V0323,121,0x240,0xc040c000,0xc040c000,#FE-ADC 8 WR SPI,
4,3,3,V0323,122,0x241,0x80000080,0x80000080,#FE-ADC 8 WR SPI,
4,3,3,V0323,123,0x242,0xc0c00080,0xc0c00080,#FE-ADC 8 WR SPI,
4,3,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,3,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,3,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,3,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,3,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,3,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,3,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,3,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,3,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,3,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,3,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,3,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,4,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,4,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,4,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,4,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,4,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,4,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,4,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,4,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,4,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,4,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,4,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,4,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,4,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,4,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,4,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,4,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,4,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,4,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,4,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,4,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,4,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,4,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,4,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,4,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,4,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,4,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,4,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,4,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,4,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,4,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,4,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,4,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,4,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,4,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,4,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,4,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,4,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,4,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,4,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,4,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,4,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,4,0,V0323,57,0x200,0x80c08000,0x80c08000,#FE-ADC 1 WR SPI,
4,4,0,V0323,58,0x201,0xc080c0,0xc080c0,#FE-ADC 1 WR SPI,
4,4,0,V0323,59,0x202,0x808080c0,0x808080c0,#FE-ADC 1 WR SPI,
4,4,0,V0323,60,0x203,0x80008040,0x80008040,#FE-ADC 1 WR SPI,
4,4,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,4,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,4,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,4,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,4,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,4,0,V0323,66,0x209,0x80004080,0x80004080,#FE-ADC 2 WR SPI,
4,4,0,V0323,67,0x20a,0x40c080,0x40c080,#FE-ADC 2 WR SPI,
4,4,0,V0323,68,0x20b,0x800080,0x800080,#FE-ADC 2 WR SPI,
4,4,0,V0323,69,0x20c,0x80800000,0x80800000,#FE-ADC 2 WR SPI,
4,4,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,4,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,4,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,4,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,4,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,4,0,V0323,75,0x212,0x800000c0,0x800000c0,#FE-ADC 3 WR SPI,
4,4,0,V0323,76,0x213,0x800080,0x800080,#FE-ADC 3 WR SPI,
4,4,0,V0323,77,0x214,0x8080c0c0,0x8080c0c0,#FE-ADC 3 WR SPI,
4,4,0,V0323,78,0x215,0x40808080,0x40808080,#FE-ADC 3 WR SPI,
4,4,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,4,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,4,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,4,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,4,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,4,0,V0323,84,0x21b,0xc0c0c0c0,0xc0c0c0c0,#FE-ADC 4 WR SPI,
4,4,0,V0323,85,0x21c,0xc08080,0xc08080,#FE-ADC 4 WR SPI,
4,4,0,V0323,86,0x21d,0xc080c080,0xc080c080,#FE-ADC 4 WR SPI,
4,4,0,V0323,87,0x21e,0x8000c080,0x8000c080,#FE-ADC 4 WR SPI,
4,4,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,4,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,4,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,4,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,4,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,4,0,V0323,93,0x224,0xc080c000,0xc080c000,#FE-ADC 5 WR SPI,
4,4,0,V0323,94,0x225,0x8080,0x8080,#FE-ADC 5 WR SPI,
4,4,0,V0323,95,0x226,0x80c08000,0x80c08000,#FE-ADC 5 WR SPI,
4,4,0,V0323,96,0x227,0xc0808080,0xc0808080,#FE-ADC 5 WR SPI,
4,4,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,4,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,4,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,4,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,4,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,4,0,V0323,102,0x22d,0x80c08080,0x80c08080,#FE-ADC 6 WR SPI,
4,4,0,V0323,103,0x22e,0x404000,0x404000,#FE-ADC 6 WR SPI,
4,4,0,V0323,104,0x22f,0x8000c0c0,0x8000c0c0,#FE-ADC 6 WR SPI,
4,4,0,V0323,105,0x230,0x40800040,0x40800040,#FE-ADC 6 WR SPI,
4,4,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,4,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,4,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,4,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,4,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,4,0,V0323,111,0x236,0xc0808080,0xc0808080,#FE-ADC 7 WR SPI,
4,4,0,V0323,112,0x237,0x80008040,0x80008040,#FE-ADC 7 WR SPI,
4,4,0,V0323,113,0x238,0xc00000c0,0xc00000c0,#FE-ADC 7 WR SPI,
4,4,0,V0323,114,0x239,0x80000080,0x80000080,#FE-ADC 7 WR SPI,
4,4,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,4,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,4,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,4,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,4,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,4,0,V0323,120,0x23f,0x8040c0,0x8040c0,#FE-ADC 8 WR SPI,
4,4,0,V0323,121,0x240,0x80c00080,0x80c00080,#FE-ADC 8 WR SPI,
4,4,0,V0323,122,0x241,0x80804000,0x80804000,#FE-ADC 8 WR SPI,
4,4,0,V0323,123,0x242,0xc040c000,0xc040c000,#FE-ADC 8 WR SPI,
4,4,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,4,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,4,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,4,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,4,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,4,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,4,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,4,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,4,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,4,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,4,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,4,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,4,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,4,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,4,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,4,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,4,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,4,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,4,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,4,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,4,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,4,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,4,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,4,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,4,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,4,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,4,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,4,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,4,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,4,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,4,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,4,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,4,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,4,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,4,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,4,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,4,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,4,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,4,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,4,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,4,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,4,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,4,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,4,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,4,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,4,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,4,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,4,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,4,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,4,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,4,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,4,1,V0323,57,0x200,0x40c00080,0x40c00080,#FE-ADC 1 WR SPI,
4,4,1,V0323,58,0x201,0x40808040,0x40808040,#FE-ADC 1 WR SPI,
4,4,1,V0323,59,0x202,0x808000c0,0x808000c0,#FE-ADC 1 WR SPI,
4,4,1,V0323,60,0x203,0x80404080,0x80404080,#FE-ADC 1 WR SPI,
4,4,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,4,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,4,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,4,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,4,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,4,1,V0323,66,0x209,0xc0008080,0xc0008080,#FE-ADC 2 WR SPI,
4,4,1,V0323,67,0x20a,0x404000c0,0x404000c0,#FE-ADC 2 WR SPI,
4,4,1,V0323,68,0x20b,0x80804080,0x80804080,#FE-ADC 2 WR SPI,
4,4,1,V0323,69,0x20c,0x80808040,0x80808040,#FE-ADC 2 WR SPI,
4,4,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,4,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,4,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,4,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,4,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,4,1,V0323,75,0x212,0x4080c080,0x4080c080,#FE-ADC 3 WR SPI,
4,4,1,V0323,76,0x213,0xc0408040,0xc0408040,#FE-ADC 3 WR SPI,
4,4,1,V0323,77,0x214,0x40400080,0x40400080,#FE-ADC 3 WR SPI,
4,4,1,V0323,78,0x215,0x8040c0,0x8040c0,#FE-ADC 3 WR SPI,
4,4,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,4,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,4,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,4,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,4,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,4,1,V0323,84,0x21b,0x80c00080,0x80c00080,#FE-ADC 4 WR SPI,
4,4,1,V0323,85,0x21c,0x808080,0x808080,#FE-ADC 4 WR SPI,
4,4,1,V0323,86,0x21d,0x4040c000,0x4040c000,#FE-ADC 4 WR SPI,
4,4,1,V0323,87,0x21e,0xc0c08080,0xc0c08080,#FE-ADC 4 WR SPI,
4,4,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,4,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,4,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,4,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,4,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,4,1,V0323,93,0x224,0xc0008080,0xc0008080,#FE-ADC 5 WR SPI,
4,4,1,V0323,94,0x225,0xc0800080,0xc0800080,#FE-ADC 5 WR SPI,
4,4,1,V0323,95,0x226,0x80400000,0x80400000,#FE-ADC 5 WR SPI,
4,4,1,V0323,96,0x227,0x80000080,0x80000080,#FE-ADC 5 WR SPI,
4,4,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,4,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,4,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,4,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,4,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,4,1,V0323,102,0x22d,0xc0800080,0xc0800080,#FE-ADC 6 WR SPI,
4,4,1,V0323,103,0x22e,0x408000,0x408000,#FE-ADC 6 WR SPI,
4,4,1,V0323,104,0x22f,0x40c000c0,0x40c000c0,#FE-ADC 6 WR SPI,
4,4,1,V0323,105,0x230,0x4000c000,0x4000c000,#FE-ADC 6 WR SPI,
4,4,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,4,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,4,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,4,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,4,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,4,1,V0323,111,0x236,0x4040c000,0x4040c000,#FE-ADC 7 WR SPI,
4,4,1,V0323,112,0x237,0x80808080,0x80808080,#FE-ADC 7 WR SPI,
4,4,1,V0323,113,0x238,0x80c08080,0x80c08080,#FE-ADC 7 WR SPI,
4,4,1,V0323,114,0x239,0x40808080,0x40808080,#FE-ADC 7 WR SPI,
4,4,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,4,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,4,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,4,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,4,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,4,1,V0323,120,0x23f,0x400000c0,0x400000c0,#FE-ADC 8 WR SPI,
4,4,1,V0323,121,0x240,0x80808080,0x80808080,#FE-ADC 8 WR SPI,
4,4,1,V0323,122,0x241,0x80c040,0x80c040,#FE-ADC 8 WR SPI,
4,4,1,V0323,123,0x242,0x8000,0x8000,#FE-ADC 8 WR SPI,
4,4,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,4,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,4,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,4,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,4,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,4,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,4,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,4,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,4,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,4,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,4,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,4,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,4,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,4,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,4,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,4,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,4,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,4,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,4,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,4,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,4,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,4,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,4,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,4,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,4,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,4,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,4,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,4,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,4,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,4,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,4,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,4,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,4,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,4,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,4,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,4,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,4,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,4,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,4,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,4,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,4,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,4,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,4,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,4,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,4,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,4,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,4,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,4,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,4,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,4,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,4,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,4,2,V0323,57,0x200,0xc0408080,0xc0408080,#FE-ADC 1 WR SPI,
4,4,2,V0323,58,0x201,0x4080c0c0,0x4080c0c0,#FE-ADC 1 WR SPI,
4,4,2,V0323,59,0x202,0x40c0,0x40c0,#FE-ADC 1 WR SPI,
4,4,2,V0323,60,0x203,0xc0008080,0xc0008080,#FE-ADC 1 WR SPI,
4,4,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,4,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,4,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,4,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,4,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,4,2,V0323,66,0x209,0x8000,0x8000,#FE-ADC 2 WR SPI,
4,4,2,V0323,67,0x20a,0xc000,0xc000,#FE-ADC 2 WR SPI,
4,4,2,V0323,68,0x20b,0x40400040,0x40400040,#FE-ADC 2 WR SPI,
4,4,2,V0323,69,0x20c,0xc00080c0,0xc00080c0,#FE-ADC 2 WR SPI,
4,4,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,4,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,4,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,4,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,4,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,4,2,V0323,75,0x212,0x40008080,0x40008080,#FE-ADC 3 WR SPI,
4,4,2,V0323,76,0x213,0x800000c0,0x800000c0,#FE-ADC 3 WR SPI,
4,4,2,V0323,77,0x214,0x80800040,0x80800040,#FE-ADC 3 WR SPI,
4,4,2,V0323,78,0x215,0x80404000,0x80404000,#FE-ADC 3 WR SPI,
4,4,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,4,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,4,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,4,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,4,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,4,2,V0323,84,0x21b,0x4000c000,0x4000c000,#FE-ADC 4 WR SPI,
4,4,2,V0323,85,0x21c,0xc0400040,0xc0400040,#FE-ADC 4 WR SPI,
4,4,2,V0323,86,0x21d,0xc040,0xc040,#FE-ADC 4 WR SPI,
4,4,2,V0323,87,0x21e,0x8080c0c0,0x8080c0c0,#FE-ADC 4 WR SPI,
4,4,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,4,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,4,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,4,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,4,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,4,2,V0323,93,0x224,0xc0c08000,0xc0c08000,#FE-ADC 5 WR SPI,
4,4,2,V0323,94,0x225,0x80c0c0c0,0x80c0c0c0,#FE-ADC 5 WR SPI,
4,4,2,V0323,95,0x226,0xc0800080,0xc0800080,#FE-ADC 5 WR SPI,
4,4,2,V0323,96,0x227,0x80008080,0x80008080,#FE-ADC 5 WR SPI,
4,4,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,4,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,4,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,4,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,4,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,4,2,V0323,102,0x22d,0x408080,0x408080,#FE-ADC 6 WR SPI,
4,4,2,V0323,103,0x22e,0x8040c040,0x8040c040,#FE-ADC 6 WR SPI,
4,4,2,V0323,104,0x22f,0xc0804000,0xc0804000,#FE-ADC 6 WR SPI,
4,4,2,V0323,105,0x230,0x80800000,0x80800000,#FE-ADC 6 WR SPI,
4,4,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,4,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,4,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,4,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,4,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,4,2,V0323,111,0x236,0xc08080,0xc08080,#FE-ADC 7 WR SPI,
4,4,2,V0323,112,0x237,0xc0400080,0xc0400080,#FE-ADC 7 WR SPI,
4,4,2,V0323,113,0x238,0xc080c080,0xc080c080,#FE-ADC 7 WR SPI,
4,4,2,V0323,114,0x239,0x808040c0,0x808040c0,#FE-ADC 7 WR SPI,
4,4,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,4,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,4,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,4,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,4,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,4,2,V0323,120,0x23f,0xc080c0c0,0xc080c0c0,#FE-ADC 8 WR SPI,
4,4,2,V0323,121,0x240,0x80000040,0x80000040,#FE-ADC 8 WR SPI,
4,4,2,V0323,122,0x241,0xc0804000,0xc0804000,#FE-ADC 8 WR SPI,
4,4,2,V0323,123,0x242,0xc08040,0xc08040,#FE-ADC 8 WR SPI,
4,4,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,4,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,4,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,4,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,4,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,4,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,4,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,4,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,4,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,4,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
4,4,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
4,4,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
4,4,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
4,4,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
4,4,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
4,4,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
4,4,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
4,4,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
4,4,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
4,4,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
4,4,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
4,4,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
4,4,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
4,4,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
4,4,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
4,4,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
4,4,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,4,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,4,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,4,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
4,4,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
4,4,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
4,4,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
4,4,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
4,4,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
4,4,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
4,4,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
4,4,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
4,4,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
4,4,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
4,4,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
4,4,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
4,4,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
4,4,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
4,4,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
4,4,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
4,4,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
4,4,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
4,4,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
4,4,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
4,4,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
4,4,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
4,4,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
4,4,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
4,4,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
4,4,3,V0323,57,0x200,0x8000c0c0,0x8000c0c0,#FE-ADC 1 WR SPI,
4,4,3,V0323,58,0x201,0xc04080,0xc04080,#FE-ADC 1 WR SPI,
4,4,3,V0323,59,0x202,0x8080,0x8080,#FE-ADC 1 WR SPI,
4,4,3,V0323,60,0x203,0x800000c0,0x800000c0,#FE-ADC 1 WR SPI,
4,4,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
4,4,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
4,4,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,4,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
4,4,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
4,4,3,V0323,66,0x209,0x40c08080,0x40c08080,#FE-ADC 2 WR SPI,
4,4,3,V0323,67,0x20a,0x40808080,0x40808080,#FE-ADC 2 WR SPI,
4,4,3,V0323,68,0x20b,0xc0c00080,0xc0c00080,#FE-ADC 2 WR SPI,
4,4,3,V0323,69,0x20c,0x0,0x0,#FE-ADC 2 WR SPI,
4,4,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
4,4,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
4,4,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,4,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
4,4,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
4,4,3,V0323,75,0x212,0xc00000,0xc00000,#FE-ADC 3 WR SPI,
4,4,3,V0323,76,0x213,0x40800040,0x40800040,#FE-ADC 3 WR SPI,
4,4,3,V0323,77,0x214,0x80008080,0x80008080,#FE-ADC 3 WR SPI,
4,4,3,V0323,78,0x215,0x8080c040,0x8080c040,#FE-ADC 3 WR SPI,
4,4,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
4,4,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,4,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
4,4,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
4,4,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
4,4,3,V0323,84,0x21b,0xc0804080,0xc0804080,#FE-ADC 4 WR SPI,
4,4,3,V0323,85,0x21c,0x80804040,0x80804040,#FE-ADC 4 WR SPI,
4,4,3,V0323,86,0x21d,0x800000c0,0x800000c0,#FE-ADC 4 WR SPI,
4,4,3,V0323,87,0x21e,0x400040,0x400040,#FE-ADC 4 WR SPI,
4,4,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
4,4,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,4,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
4,4,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
4,4,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
4,4,3,V0323,93,0x224,0xc08040,0xc08040,#FE-ADC 5 WR SPI,
4,4,3,V0323,94,0x225,0xc0800080,0xc0800080,#FE-ADC 5 WR SPI,
4,4,3,V0323,95,0x226,0x4080c0,0x4080c0,#FE-ADC 5 WR SPI,
4,4,3,V0323,96,0x227,0x80800080,0x80800080,#FE-ADC 5 WR SPI,
4,4,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
4,4,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
4,4,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,4,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
4,4,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
4,4,3,V0323,102,0x22d,0xc0004080,0xc0004080,#FE-ADC 6 WR SPI,
4,4,3,V0323,103,0x22e,0xc04000c0,0xc04000c0,#FE-ADC 6 WR SPI,
4,4,3,V0323,104,0x22f,0xc0804040,0xc0804040,#FE-ADC 6 WR SPI,
4,4,3,V0323,105,0x230,0x804000,0x804000,#FE-ADC 6 WR SPI,
4,4,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
4,4,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
4,4,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,4,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
4,4,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
4,4,3,V0323,111,0x236,0xc04080c0,0xc04080c0,#FE-ADC 7 WR SPI,
4,4,3,V0323,112,0x237,0x400080c0,0x400080c0,#FE-ADC 7 WR SPI,
4,4,3,V0323,113,0x238,0xc0c08000,0xc0c08000,#FE-ADC 7 WR SPI,
4,4,3,V0323,114,0x239,0x40c0,0x40c0,#FE-ADC 7 WR SPI,
4,4,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
4,4,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,4,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
4,4,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
4,4,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
4,4,3,V0323,120,0x23f,0x408040,0x408040,#FE-ADC 8 WR SPI,
4,4,3,V0323,121,0x240,0x40804000,0x40804000,#FE-ADC 8 WR SPI,
4,4,3,V0323,122,0x241,0xc04040,0xc04040,#FE-ADC 8 WR SPI,
4,4,3,V0323,123,0x242,0xc080,0xc080,#FE-ADC 8 WR SPI,
4,4,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
4,4,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,4,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
4,4,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
4,4,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
4,4,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
4,4,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
4,4,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
4,4,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
4,4,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
4,4,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
4,4,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,0,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,0,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,0,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,0,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,0,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,0,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,0,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,0,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,0,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,0,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,0,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,0,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,0,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,0,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,0,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,0,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,0,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,0,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,0,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,0,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,0,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,0,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,0,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,0,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,0,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,0,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,0,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,0,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,0,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,0,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,0,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,0,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,0,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,0,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,0,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,0,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,0,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,0,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,0,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,0,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,0,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,0,0,V0323,57,0x200,0xc08000c0,0xc08000c0,#FE-ADC 1 WR SPI,
5,0,0,V0323,58,0x201,0x804040c0,0x804040c0,#FE-ADC 1 WR SPI,
5,0,0,V0323,59,0x202,0x4080,0x4080,#FE-ADC 1 WR SPI,
5,0,0,V0323,60,0x203,0x40c04080,0x40c04080,#FE-ADC 1 WR SPI,
5,0,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,0,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,0,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,0,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,0,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,0,0,V0323,66,0x209,0x804000c0,0x804000c0,#FE-ADC 2 WR SPI,
5,0,0,V0323,67,0x20a,0x400080,0x400080,#FE-ADC 2 WR SPI,
5,0,0,V0323,68,0x20b,0x40000080,0x40000080,#FE-ADC 2 WR SPI,
5,0,0,V0323,69,0x20c,0xc00000,0xc00000,#FE-ADC 2 WR SPI,
5,0,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,0,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,0,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,0,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,0,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,0,0,V0323,75,0x212,0xc0808080,0xc0808080,#FE-ADC 3 WR SPI,
5,0,0,V0323,76,0x213,0x40000000,0x40000000,#FE-ADC 3 WR SPI,
5,0,0,V0323,77,0x214,0x800000,0x800000,#FE-ADC 3 WR SPI,
5,0,0,V0323,78,0x215,0xc08000,0xc08000,#FE-ADC 3 WR SPI,
5,0,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,0,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,0,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,0,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,0,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,0,0,V0323,84,0x21b,0x80008080,0x80008080,#FE-ADC 4 WR SPI,
5,0,0,V0323,85,0x21c,0xc0800000,0xc0800000,#FE-ADC 4 WR SPI,
5,0,0,V0323,86,0x21d,0x800080,0x800080,#FE-ADC 4 WR SPI,
5,0,0,V0323,87,0x21e,0x408080,0x408080,#FE-ADC 4 WR SPI,
5,0,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,0,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,0,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,0,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,0,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,0,0,V0323,93,0x224,0x408080,0x408080,#FE-ADC 5 WR SPI,
5,0,0,V0323,94,0x225,0x80808040,0x80808040,#FE-ADC 5 WR SPI,
5,0,0,V0323,95,0x226,0x800080c0,0x800080c0,#FE-ADC 5 WR SPI,
5,0,0,V0323,96,0x227,0xc0000040,0xc0000040,#FE-ADC 5 WR SPI,
5,0,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,0,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,0,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,0,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,0,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,0,0,V0323,102,0x22d,0x804000,0x804000,#FE-ADC 6 WR SPI,
5,0,0,V0323,103,0x22e,0x80c08040,0x80c08040,#FE-ADC 6 WR SPI,
5,0,0,V0323,104,0x22f,0xc0800040,0xc0800040,#FE-ADC 6 WR SPI,
5,0,0,V0323,105,0x230,0x8000c0,0x8000c0,#FE-ADC 6 WR SPI,
5,0,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,0,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,0,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,0,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,0,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,0,0,V0323,111,0x236,0x80000000,0x80000000,#FE-ADC 7 WR SPI,
5,0,0,V0323,112,0x237,0x80800080,0x80800080,#FE-ADC 7 WR SPI,
5,0,0,V0323,113,0x238,0x40808080,0x40808080,#FE-ADC 7 WR SPI,
5,0,0,V0323,114,0x239,0x80808080,0x80808080,#FE-ADC 7 WR SPI,
5,0,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,0,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,0,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,0,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,0,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,0,0,V0323,120,0x23f,0x40800080,0x40800080,#FE-ADC 8 WR SPI,
5,0,0,V0323,121,0x240,0x408000c0,0x408000c0,#FE-ADC 8 WR SPI,
5,0,0,V0323,122,0x241,0x80008040,0x80008040,#FE-ADC 8 WR SPI,
5,0,0,V0323,123,0x242,0x80c08040,0x80c08040,#FE-ADC 8 WR SPI,
5,0,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,0,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,0,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,0,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,0,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,0,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,0,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,0,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,0,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,0,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,0,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,0,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,0,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,0,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,0,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,0,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,0,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,0,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,0,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,0,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,0,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,0,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,0,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,0,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,0,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,0,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,0,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,0,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,0,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,0,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,0,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,0,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,0,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,0,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,0,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,0,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,0,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,0,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,0,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,0,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,0,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,0,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,0,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,0,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,0,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,0,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,0,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,0,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,0,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,0,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,0,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,0,1,V0323,57,0x200,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
5,0,1,V0323,58,0x201,0x80c00000,0x80c00000,#FE-ADC 1 WR SPI,
5,0,1,V0323,59,0x202,0x80000000,0x80000000,#FE-ADC 1 WR SPI,
5,0,1,V0323,60,0x203,0x808000c0,0x808000c0,#FE-ADC 1 WR SPI,
5,0,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,0,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,0,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,0,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,0,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,0,1,V0323,66,0x209,0x800000,0x800000,#FE-ADC 2 WR SPI,
5,0,1,V0323,67,0x20a,0x80c00040,0x80c00040,#FE-ADC 2 WR SPI,
5,0,1,V0323,68,0x20b,0xc00040,0xc00040,#FE-ADC 2 WR SPI,
5,0,1,V0323,69,0x20c,0xc08080c0,0xc08080c0,#FE-ADC 2 WR SPI,
5,0,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,0,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,0,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,0,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,0,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,0,1,V0323,75,0x212,0xc0408080,0xc0408080,#FE-ADC 3 WR SPI,
5,0,1,V0323,76,0x213,0x40008080,0x40008080,#FE-ADC 3 WR SPI,
5,0,1,V0323,77,0x214,0x408040c0,0x408040c0,#FE-ADC 3 WR SPI,
5,0,1,V0323,78,0x215,0x80800000,0x80800000,#FE-ADC 3 WR SPI,
5,0,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,0,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,0,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,0,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,0,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,0,1,V0323,84,0x21b,0x80008040,0x80008040,#FE-ADC 4 WR SPI,
5,0,1,V0323,85,0x21c,0x4000c080,0x4000c080,#FE-ADC 4 WR SPI,
5,0,1,V0323,86,0x21d,0xc08080,0xc08080,#FE-ADC 4 WR SPI,
5,0,1,V0323,87,0x21e,0xc040,0xc040,#FE-ADC 4 WR SPI,
5,0,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,0,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,0,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,0,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,0,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,0,1,V0323,93,0x224,0x80004040,0x80004040,#FE-ADC 5 WR SPI,
5,0,1,V0323,94,0x225,0x80808040,0x80808040,#FE-ADC 5 WR SPI,
5,0,1,V0323,95,0x226,0x80c08000,0x80c08000,#FE-ADC 5 WR SPI,
5,0,1,V0323,96,0x227,0x80c08080,0x80c08080,#FE-ADC 5 WR SPI,
5,0,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,0,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,0,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,0,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,0,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,0,1,V0323,102,0x22d,0x8080c000,0x8080c000,#FE-ADC 6 WR SPI,
5,0,1,V0323,103,0x22e,0x400040,0x400040,#FE-ADC 6 WR SPI,
5,0,1,V0323,104,0x22f,0x80000080,0x80000080,#FE-ADC 6 WR SPI,
5,0,1,V0323,105,0x230,0x80000000,0x80000000,#FE-ADC 6 WR SPI,
5,0,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,0,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,0,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,0,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,0,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,0,1,V0323,111,0x236,0x8000c0,0x8000c0,#FE-ADC 7 WR SPI,
5,0,1,V0323,112,0x237,0x80008080,0x80008080,#FE-ADC 7 WR SPI,
5,0,1,V0323,113,0x238,0x40008000,0x40008000,#FE-ADC 7 WR SPI,
5,0,1,V0323,114,0x239,0x80c0,0x80c0,#FE-ADC 7 WR SPI,
5,0,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,0,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,0,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,0,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,0,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,0,1,V0323,120,0x23f,0x80c0c000,0x80c0c000,#FE-ADC 8 WR SPI,
5,0,1,V0323,121,0x240,0x80808040,0x80808040,#FE-ADC 8 WR SPI,
5,0,1,V0323,122,0x241,0xc000,0xc000,#FE-ADC 8 WR SPI,
5,0,1,V0323,123,0x242,0x80008080,0x80008080,#FE-ADC 8 WR SPI,
5,0,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,0,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,0,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,0,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,0,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,0,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,0,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,0,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,0,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,0,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,0,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,0,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,0,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,0,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,0,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,0,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,0,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,0,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,0,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,0,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,0,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,0,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,0,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,0,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,0,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,0,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,0,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,0,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,0,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,0,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,0,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,0,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,0,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,0,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,0,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,0,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,0,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,0,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,0,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,0,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,0,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,0,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,0,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,0,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,0,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,0,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,0,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,0,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,0,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,0,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,0,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,0,2,V0323,57,0x200,0x80c08040,0x80c08040,#FE-ADC 1 WR SPI,
5,0,2,V0323,58,0x201,0xc00080,0xc00080,#FE-ADC 1 WR SPI,
5,0,2,V0323,59,0x202,0x40c000,0x40c000,#FE-ADC 1 WR SPI,
5,0,2,V0323,60,0x203,0x8040c080,0x8040c080,#FE-ADC 1 WR SPI,
5,0,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,0,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,0,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,0,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,0,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,0,2,V0323,66,0x209,0x40c0c000,0x40c0c000,#FE-ADC 2 WR SPI,
5,0,2,V0323,67,0x20a,0x80c00000,0x80c00000,#FE-ADC 2 WR SPI,
5,0,2,V0323,68,0x20b,0xc040c080,0xc040c080,#FE-ADC 2 WR SPI,
5,0,2,V0323,69,0x20c,0x80c000,0x80c000,#FE-ADC 2 WR SPI,
5,0,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,0,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,0,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,0,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,0,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,0,2,V0323,75,0x212,0x8000c000,0x8000c000,#FE-ADC 3 WR SPI,
5,0,2,V0323,76,0x213,0x40404080,0x40404080,#FE-ADC 3 WR SPI,
5,0,2,V0323,77,0x214,0x80000000,0x80000000,#FE-ADC 3 WR SPI,
5,0,2,V0323,78,0x215,0x404000c0,0x404000c0,#FE-ADC 3 WR SPI,
5,0,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,0,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,0,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,0,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,0,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,0,2,V0323,84,0x21b,0x804040c0,0x804040c0,#FE-ADC 4 WR SPI,
5,0,2,V0323,85,0x21c,0x400000,0x400000,#FE-ADC 4 WR SPI,
5,0,2,V0323,86,0x21d,0x400000c0,0x400000c0,#FE-ADC 4 WR SPI,
5,0,2,V0323,87,0x21e,0x80800000,0x80800000,#FE-ADC 4 WR SPI,
5,0,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,0,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,0,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,0,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,0,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,0,2,V0323,93,0x224,0x80800040,0x80800040,#FE-ADC 5 WR SPI,
5,0,2,V0323,94,0x225,0x8080c0,0x8080c0,#FE-ADC 5 WR SPI,
5,0,2,V0323,95,0x226,0xc0004080,0xc0004080,#FE-ADC 5 WR SPI,
5,0,2,V0323,96,0x227,0xc080c080,0xc080c080,#FE-ADC 5 WR SPI,
5,0,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,0,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,0,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,0,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,0,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,0,2,V0323,102,0x22d,0xc00080,0xc00080,#FE-ADC 6 WR SPI,
5,0,2,V0323,103,0x22e,0x80,0x80,#FE-ADC 6 WR SPI,
5,0,2,V0323,104,0x22f,0x400040c0,0x400040c0,#FE-ADC 6 WR SPI,
5,0,2,V0323,105,0x230,0xc0800040,0xc0800040,#FE-ADC 6 WR SPI,
5,0,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,0,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,0,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,0,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,0,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,0,2,V0323,111,0x236,0x80804000,0x80804000,#FE-ADC 7 WR SPI,
5,0,2,V0323,112,0x237,0x80408080,0x80408080,#FE-ADC 7 WR SPI,
5,0,2,V0323,113,0x238,0x80c040,0x80c040,#FE-ADC 7 WR SPI,
5,0,2,V0323,114,0x239,0x80808040,0x80808040,#FE-ADC 7 WR SPI,
5,0,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,0,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,0,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,0,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,0,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,0,2,V0323,120,0x23f,0x80c0c0,0x80c0c0,#FE-ADC 8 WR SPI,
5,0,2,V0323,121,0x240,0xc08000c0,0xc08000c0,#FE-ADC 8 WR SPI,
5,0,2,V0323,122,0x241,0x808080,0x808080,#FE-ADC 8 WR SPI,
5,0,2,V0323,123,0x242,0x80004000,0x80004000,#FE-ADC 8 WR SPI,
5,0,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,0,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,0,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,0,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,0,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,0,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,0,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,0,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,0,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,0,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,0,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,0,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,0,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,0,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,0,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,0,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,0,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,0,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,0,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,0,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,0,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,0,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,0,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,0,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,0,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,0,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,0,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,0,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,0,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,0,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,0,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,0,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,0,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,0,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,0,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,0,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,0,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,0,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,0,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,0,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,0,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,0,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,0,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,0,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,0,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,0,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,0,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,0,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,0,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,0,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,0,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,0,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,0,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,0,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,0,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,0,3,V0323,57,0x200,0x80404080,0x80404080,#FE-ADC 1 WR SPI,
5,0,3,V0323,58,0x201,0x804000,0x804000,#FE-ADC 1 WR SPI,
5,0,3,V0323,59,0x202,0x804080,0x804080,#FE-ADC 1 WR SPI,
5,0,3,V0323,60,0x203,0x408080,0x408080,#FE-ADC 1 WR SPI,
5,0,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,0,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,0,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,0,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,0,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,0,3,V0323,66,0x209,0xc0c040,0xc0c040,#FE-ADC 2 WR SPI,
5,0,3,V0323,67,0x20a,0x80000000,0x80000000,#FE-ADC 2 WR SPI,
5,0,3,V0323,68,0x20b,0x808040c0,0x808040c0,#FE-ADC 2 WR SPI,
5,0,3,V0323,69,0x20c,0x80c0,0x80c0,#FE-ADC 2 WR SPI,
5,0,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,0,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,0,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,0,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,0,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,0,3,V0323,75,0x212,0xc0c080,0xc0c080,#FE-ADC 3 WR SPI,
5,0,3,V0323,76,0x213,0x80c04040,0x80c04040,#FE-ADC 3 WR SPI,
5,0,3,V0323,77,0x214,0x40800000,0x40800000,#FE-ADC 3 WR SPI,
5,0,3,V0323,78,0x215,0x4040c080,0x4040c080,#FE-ADC 3 WR SPI,
5,0,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,0,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,0,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,0,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,0,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,0,3,V0323,84,0x21b,0x40004040,0x40004040,#FE-ADC 4 WR SPI,
5,0,3,V0323,85,0x21c,0xc0,0xc0,#FE-ADC 4 WR SPI,
5,0,3,V0323,86,0x21d,0xc04000c0,0xc04000c0,#FE-ADC 4 WR SPI,
5,0,3,V0323,87,0x21e,0xc00080,0xc00080,#FE-ADC 4 WR SPI,
5,0,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,0,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,0,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,0,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,0,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,0,3,V0323,93,0x224,0x800080,0x800080,#FE-ADC 5 WR SPI,
5,0,3,V0323,94,0x225,0x40c0,0x40c0,#FE-ADC 5 WR SPI,
5,0,3,V0323,95,0x226,0xc080,0xc080,#FE-ADC 5 WR SPI,
5,0,3,V0323,96,0x227,0xc0800080,0xc0800080,#FE-ADC 5 WR SPI,
5,0,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,0,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,0,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,0,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,0,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,0,3,V0323,102,0x22d,0x80c000,0x80c000,#FE-ADC 6 WR SPI,
5,0,3,V0323,103,0x22e,0x80004000,0x80004000,#FE-ADC 6 WR SPI,
5,0,3,V0323,104,0x22f,0x80c00000,0x80c00000,#FE-ADC 6 WR SPI,
5,0,3,V0323,105,0x230,0x8080c0,0x8080c0,#FE-ADC 6 WR SPI,
5,0,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,0,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,0,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,0,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,0,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,0,3,V0323,111,0x236,0x808000c0,0x808000c0,#FE-ADC 7 WR SPI,
5,0,3,V0323,112,0x237,0x80400000,0x80400000,#FE-ADC 7 WR SPI,
5,0,3,V0323,113,0x238,0x80c08080,0x80c08080,#FE-ADC 7 WR SPI,
5,0,3,V0323,114,0x239,0x80808040,0x80808040,#FE-ADC 7 WR SPI,
5,0,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,0,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,0,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,0,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,0,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,0,3,V0323,120,0x23f,0x80c000,0x80c000,#FE-ADC 8 WR SPI,
5,0,3,V0323,121,0x240,0x4080c0c0,0x4080c0c0,#FE-ADC 8 WR SPI,
5,0,3,V0323,122,0x241,0x8040c000,0x8040c000,#FE-ADC 8 WR SPI,
5,0,3,V0323,123,0x242,0xc0000040,0xc0000040,#FE-ADC 8 WR SPI,
5,0,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,0,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,0,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,0,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,0,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,0,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,0,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,0,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,0,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,0,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,0,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,0,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,1,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,1,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,1,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,1,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,1,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,1,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,1,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,1,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,1,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,1,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,1,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,1,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,1,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,1,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,1,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,1,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,1,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,1,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,1,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,1,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,1,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,1,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,1,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,1,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,1,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,1,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,1,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,1,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,1,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,1,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,1,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,1,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,1,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,1,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,1,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,1,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,1,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,1,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,1,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,1,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,1,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,1,0,V0323,57,0x200,0x80408040,0x80408040,#FE-ADC 1 WR SPI,
5,1,0,V0323,58,0x201,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
5,1,0,V0323,59,0x202,0xc0004080,0xc0004080,#FE-ADC 1 WR SPI,
5,1,0,V0323,60,0x203,0xc0000000,0xc0000000,#FE-ADC 1 WR SPI,
5,1,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,1,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,1,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,1,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,1,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,1,0,V0323,66,0x209,0xc0008080,0xc0008080,#FE-ADC 2 WR SPI,
5,1,0,V0323,67,0x20a,0x804000,0x804000,#FE-ADC 2 WR SPI,
5,1,0,V0323,68,0x20b,0x80400000,0x80400000,#FE-ADC 2 WR SPI,
5,1,0,V0323,69,0x20c,0x80808000,0x80808000,#FE-ADC 2 WR SPI,
5,1,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,1,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,1,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,1,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,1,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,1,0,V0323,75,0x212,0x80808080,0x80808080,#FE-ADC 3 WR SPI,
5,1,0,V0323,76,0x213,0x808080,0x808080,#FE-ADC 3 WR SPI,
5,1,0,V0323,77,0x214,0x808080,0x808080,#FE-ADC 3 WR SPI,
5,1,0,V0323,78,0x215,0xc000,0xc000,#FE-ADC 3 WR SPI,
5,1,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,1,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,1,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,1,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,1,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,1,0,V0323,84,0x21b,0x80000080,0x80000080,#FE-ADC 4 WR SPI,
5,1,0,V0323,85,0x21c,0x808080c0,0x808080c0,#FE-ADC 4 WR SPI,
5,1,0,V0323,86,0x21d,0xc0c000c0,0xc0c000c0,#FE-ADC 4 WR SPI,
5,1,0,V0323,87,0x21e,0x0,0x0,#FE-ADC 4 WR SPI,
5,1,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,1,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,1,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,1,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,1,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,1,0,V0323,93,0x224,0x80408080,0x80408080,#FE-ADC 5 WR SPI,
5,1,0,V0323,94,0x225,0xc0c00000,0xc0c00000,#FE-ADC 5 WR SPI,
5,1,0,V0323,95,0x226,0xc0c0,0xc0c0,#FE-ADC 5 WR SPI,
5,1,0,V0323,96,0x227,0x808000,0x808000,#FE-ADC 5 WR SPI,
5,1,0,V0323,97,0x228,0x9c9c9000,0x9c9c9000,#FE-ADC 5 WR SPI,
5,1,0,V0323,98,0x229,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,1,0,V0323,102,0x22d,0xc0008080,0xc0008080,#FE-ADC 6 WR SPI,
5,1,0,V0323,103,0x22e,0xc00000c0,0xc00000c0,#FE-ADC 6 WR SPI,
5,1,0,V0323,104,0x22f,0x804080,0x804080,#FE-ADC 6 WR SPI,
5,1,0,V0323,105,0x230,0x4000c0,0x4000c0,#FE-ADC 6 WR SPI,
5,1,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,1,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,1,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,1,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,1,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,1,0,V0323,111,0x236,0x8040c0,0x8040c0,#FE-ADC 7 WR SPI,
5,1,0,V0323,112,0x237,0x808040c0,0x808040c0,#FE-ADC 7 WR SPI,
5,1,0,V0323,113,0x238,0x80000000,0x80000000,#FE-ADC 7 WR SPI,
5,1,0,V0323,114,0x239,0x80000000,0x80000000,#FE-ADC 7 WR SPI,
5,1,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,1,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,1,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,1,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,1,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,1,0,V0323,120,0x23f,0x80c04000,0x80c04000,#FE-ADC 8 WR SPI,
5,1,0,V0323,121,0x240,0xc0808000,0xc0808000,#FE-ADC 8 WR SPI,
5,1,0,V0323,122,0x241,0x8040,0x8040,#FE-ADC 8 WR SPI,
5,1,0,V0323,123,0x242,0x408040c0,0x408040c0,#FE-ADC 8 WR SPI,
5,1,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,1,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,1,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,1,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,1,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,1,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,1,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,1,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,1,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,1,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,1,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,1,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,1,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,1,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,1,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,1,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,1,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,1,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,1,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,1,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,1,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,1,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,1,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,1,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,1,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,1,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,1,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,1,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,1,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,1,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,1,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,1,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,1,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,1,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,1,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,1,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,1,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,1,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,1,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,1,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,1,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,1,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,1,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,1,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,1,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,1,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,1,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,1,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,1,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,1,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,1,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,1,1,V0323,57,0x200,0x804040,0x804040,#FE-ADC 1 WR SPI,
5,1,1,V0323,58,0x201,0x808040c0,0x808040c0,#FE-ADC 1 WR SPI,
5,1,1,V0323,59,0x202,0x80800000,0x80800000,#FE-ADC 1 WR SPI,
5,1,1,V0323,60,0x203,0xc0c00080,0xc0c00080,#FE-ADC 1 WR SPI,
5,1,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,1,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,1,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,1,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,1,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,1,1,V0323,66,0x209,0x80000040,0x80000040,#FE-ADC 2 WR SPI,
5,1,1,V0323,67,0x20a,0x80c04000,0x80c04000,#FE-ADC 2 WR SPI,
5,1,1,V0323,68,0x20b,0xc000c0,0xc000c0,#FE-ADC 2 WR SPI,
5,1,1,V0323,69,0x20c,0x80000000,0x80000000,#FE-ADC 2 WR SPI,
5,1,1,V0323,70,0x20d,0x9c9c9000,0x9c9c9000,#FE-ADC 2 WR SPI,
5,1,1,V0323,71,0x20e,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,1,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,1,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,1,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,1,1,V0323,75,0x212,0x400080c0,0x400080c0,#FE-ADC 3 WR SPI,
5,1,1,V0323,76,0x213,0x808080c0,0x808080c0,#FE-ADC 3 WR SPI,
5,1,1,V0323,77,0x214,0x8040c000,0x8040c000,#FE-ADC 3 WR SPI,
5,1,1,V0323,78,0x215,0x80408000,0x80408000,#FE-ADC 3 WR SPI,
5,1,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,1,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,1,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,1,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,1,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,1,1,V0323,84,0x21b,0xc080c040,0xc080c040,#FE-ADC 4 WR SPI,
5,1,1,V0323,85,0x21c,0x40400000,0x40400000,#FE-ADC 4 WR SPI,
5,1,1,V0323,86,0x21d,0x800040c0,0x800040c0,#FE-ADC 4 WR SPI,
5,1,1,V0323,87,0x21e,0x804080,0x804080,#FE-ADC 4 WR SPI,
5,1,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,1,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,1,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,1,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,1,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,1,1,V0323,93,0x224,0x408080,0x408080,#FE-ADC 5 WR SPI,
5,1,1,V0323,94,0x225,0x0,0x0,#FE-ADC 5 WR SPI,
5,1,1,V0323,95,0x226,0xc0804080,0xc0804080,#FE-ADC 5 WR SPI,
5,1,1,V0323,96,0x227,0xc000c000,0xc000c000,#FE-ADC 5 WR SPI,
5,1,1,V0323,97,0x228,0x9c9c9000,0x9c9c9000,#FE-ADC 5 WR SPI,
5,1,1,V0323,98,0x229,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,1,1,V0323,102,0x22d,0xc08000c0,0xc08000c0,#FE-ADC 6 WR SPI,
5,1,1,V0323,103,0x22e,0x80800080,0x80800080,#FE-ADC 6 WR SPI,
5,1,1,V0323,104,0x22f,0x80c0c000,0x80c0c000,#FE-ADC 6 WR SPI,
5,1,1,V0323,105,0x230,0x40c00040,0x40c00040,#FE-ADC 6 WR SPI,
5,1,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,1,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,1,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,1,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,1,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,1,1,V0323,111,0x236,0x40c080,0x40c080,#FE-ADC 7 WR SPI,
5,1,1,V0323,112,0x237,0x400000c0,0x400000c0,#FE-ADC 7 WR SPI,
5,1,1,V0323,113,0x238,0x40404040,0x40404040,#FE-ADC 7 WR SPI,
5,1,1,V0323,114,0x239,0xc04000,0xc04000,#FE-ADC 7 WR SPI,
5,1,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,1,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,1,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,1,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,1,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,1,1,V0323,120,0x23f,0x800040c0,0x800040c0,#FE-ADC 8 WR SPI,
5,1,1,V0323,121,0x240,0x40c04040,0x40c04040,#FE-ADC 8 WR SPI,
5,1,1,V0323,122,0x241,0x80008040,0x80008040,#FE-ADC 8 WR SPI,
5,1,1,V0323,123,0x242,0x804080c0,0x804080c0,#FE-ADC 8 WR SPI,
5,1,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,1,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,1,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,1,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,1,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,1,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,1,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,1,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,1,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,1,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,1,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,1,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,1,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,1,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,1,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,1,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,1,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,1,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,1,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,1,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,1,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,1,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,1,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,1,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,1,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,1,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,1,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,1,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,1,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,1,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,1,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,1,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,1,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,1,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,1,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,1,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,1,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,1,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,1,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,1,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,1,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,1,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,1,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,1,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,1,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,1,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,1,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,1,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,1,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,1,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,1,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,1,2,V0323,57,0x200,0xc000c0c0,0xc000c0c0,#FE-ADC 1 WR SPI,
5,1,2,V0323,58,0x201,0x8040c0,0x8040c0,#FE-ADC 1 WR SPI,
5,1,2,V0323,59,0x202,0x8080c0c0,0x8080c0c0,#FE-ADC 1 WR SPI,
5,1,2,V0323,60,0x203,0x40404080,0x40404080,#FE-ADC 1 WR SPI,
5,1,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,1,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,1,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,1,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,1,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,1,2,V0323,66,0x209,0x80c08040,0x80c08040,#FE-ADC 2 WR SPI,
5,1,2,V0323,67,0x20a,0x40808080,0x40808080,#FE-ADC 2 WR SPI,
5,1,2,V0323,68,0x20b,0x40000080,0x40000080,#FE-ADC 2 WR SPI,
5,1,2,V0323,69,0x20c,0x80004080,0x80004080,#FE-ADC 2 WR SPI,
5,1,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,1,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,1,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,1,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,1,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,1,2,V0323,75,0x212,0x80c0c0c0,0x80c0c0c0,#FE-ADC 3 WR SPI,
5,1,2,V0323,76,0x213,0xc0,0xc0,#FE-ADC 3 WR SPI,
5,1,2,V0323,77,0x214,0x80008000,0x80008000,#FE-ADC 3 WR SPI,
5,1,2,V0323,78,0x215,0x80800000,0x80800000,#FE-ADC 3 WR SPI,
5,1,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,1,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,1,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,1,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,1,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,1,2,V0323,84,0x21b,0x800000c0,0x800000c0,#FE-ADC 4 WR SPI,
5,1,2,V0323,85,0x21c,0x800080c0,0x800080c0,#FE-ADC 4 WR SPI,
5,1,2,V0323,86,0x21d,0xc0c08000,0xc0c08000,#FE-ADC 4 WR SPI,
5,1,2,V0323,87,0x21e,0xc0408000,0xc0408000,#FE-ADC 4 WR SPI,
5,1,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,1,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,1,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,1,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,1,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,1,2,V0323,93,0x224,0x80808080,0x80808080,#FE-ADC 5 WR SPI,
5,1,2,V0323,94,0x225,0x80808040,0x80808040,#FE-ADC 5 WR SPI,
5,1,2,V0323,95,0x226,0x80004000,0x80004000,#FE-ADC 5 WR SPI,
5,1,2,V0323,96,0x227,0xc0004080,0xc0004080,#FE-ADC 5 WR SPI,
5,1,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,1,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,1,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,1,2,V0323,102,0x22d,0x80808000,0x80808000,#FE-ADC 6 WR SPI,
5,1,2,V0323,103,0x22e,0x808080,0x808080,#FE-ADC 6 WR SPI,
5,1,2,V0323,104,0x22f,0x8040c0,0x8040c0,#FE-ADC 6 WR SPI,
5,1,2,V0323,105,0x230,0x80800080,0x80800080,#FE-ADC 6 WR SPI,
5,1,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,1,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,1,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,1,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,1,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,1,2,V0323,111,0x236,0x8040c040,0x8040c040,#FE-ADC 7 WR SPI,
5,1,2,V0323,112,0x237,0x8000c0c0,0x8000c0c0,#FE-ADC 7 WR SPI,
5,1,2,V0323,113,0x238,0x80c040c0,0x80c040c0,#FE-ADC 7 WR SPI,
5,1,2,V0323,114,0x239,0xc0800080,0xc0800080,#FE-ADC 7 WR SPI,
5,1,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,1,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,1,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,1,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,1,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,1,2,V0323,120,0x23f,0xc0004080,0xc0004080,#FE-ADC 8 WR SPI,
5,1,2,V0323,121,0x240,0xc00080c0,0xc00080c0,#FE-ADC 8 WR SPI,
5,1,2,V0323,122,0x241,0xc080c040,0xc080c040,#FE-ADC 8 WR SPI,
5,1,2,V0323,123,0x242,0xc0804000,0xc0804000,#FE-ADC 8 WR SPI,
5,1,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,1,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,1,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,1,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,1,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,1,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,1,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,1,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,1,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,1,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,1,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,1,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,1,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,1,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,1,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,1,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,1,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,1,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,1,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,1,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,1,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,1,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,1,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,1,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,1,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,1,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,1,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,1,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,1,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,1,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,1,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,1,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,1,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,1,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,1,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,1,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,1,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,1,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,1,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,1,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,1,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,1,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,1,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,1,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,1,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,1,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,1,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,1,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,1,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,1,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,1,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,1,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,1,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,1,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,1,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,1,3,V0323,57,0x200,0x808000,0x808000,#FE-ADC 1 WR SPI,
5,1,3,V0323,58,0x201,0x40800040,0x40800040,#FE-ADC 1 WR SPI,
5,1,3,V0323,59,0x202,0x4080,0x4080,#FE-ADC 1 WR SPI,
5,1,3,V0323,60,0x203,0xc040c040,0xc040c040,#FE-ADC 1 WR SPI,
5,1,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,1,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,1,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,1,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,1,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,1,3,V0323,66,0x209,0x804000c0,0x804000c0,#FE-ADC 2 WR SPI,
5,1,3,V0323,67,0x20a,0x800040c0,0x800040c0,#FE-ADC 2 WR SPI,
5,1,3,V0323,68,0x20b,0x0,0x0,#FE-ADC 2 WR SPI,
5,1,3,V0323,69,0x20c,0x40008080,0x40008080,#FE-ADC 2 WR SPI,
5,1,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,1,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,1,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,1,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,1,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,1,3,V0323,75,0x212,0xc0c0c040,0xc0c0c040,#FE-ADC 3 WR SPI,
5,1,3,V0323,76,0x213,0x40400000,0x40400000,#FE-ADC 3 WR SPI,
5,1,3,V0323,77,0x214,0x40008080,0x40008080,#FE-ADC 3 WR SPI,
5,1,3,V0323,78,0x215,0x80c0,0x80c0,#FE-ADC 3 WR SPI,
5,1,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,1,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,1,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,1,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,1,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,1,3,V0323,84,0x21b,0xc0804040,0xc0804040,#FE-ADC 4 WR SPI,
5,1,3,V0323,85,0x21c,0x8080c000,0x8080c000,#FE-ADC 4 WR SPI,
5,1,3,V0323,86,0x21d,0x808000c0,0x808000c0,#FE-ADC 4 WR SPI,
5,1,3,V0323,87,0x21e,0x40000040,0x40000040,#FE-ADC 4 WR SPI,
5,1,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,1,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,1,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,1,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,1,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,1,3,V0323,93,0x224,0x800000c0,0x800000c0,#FE-ADC 5 WR SPI,
5,1,3,V0323,94,0x225,0x80808000,0x80808000,#FE-ADC 5 WR SPI,
5,1,3,V0323,95,0x226,0x40400000,0x40400000,#FE-ADC 5 WR SPI,
5,1,3,V0323,96,0x227,0x80004080,0x80004080,#FE-ADC 5 WR SPI,
5,1,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,1,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,1,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,1,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,1,3,V0323,102,0x22d,0x80808080,0x80808080,#FE-ADC 6 WR SPI,
5,1,3,V0323,103,0x22e,0x8040,0x8040,#FE-ADC 6 WR SPI,
5,1,3,V0323,104,0x22f,0xc0000080,0xc0000080,#FE-ADC 6 WR SPI,
5,1,3,V0323,105,0x230,0x80404000,0x80404000,#FE-ADC 6 WR SPI,
5,1,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,1,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,1,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,1,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,1,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,1,3,V0323,111,0x236,0x40400080,0x40400080,#FE-ADC 7 WR SPI,
5,1,3,V0323,112,0x237,0x4080c000,0x4080c000,#FE-ADC 7 WR SPI,
5,1,3,V0323,113,0x238,0x80008000,0x80008000,#FE-ADC 7 WR SPI,
5,1,3,V0323,114,0x239,0x400000,0x400000,#FE-ADC 7 WR SPI,
5,1,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,1,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,1,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,1,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,1,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,1,3,V0323,120,0x23f,0x80c0,0x80c0,#FE-ADC 8 WR SPI,
5,1,3,V0323,121,0x240,0x40c0c0,0x40c0c0,#FE-ADC 8 WR SPI,
5,1,3,V0323,122,0x241,0xc00080,0xc00080,#FE-ADC 8 WR SPI,
5,1,3,V0323,123,0x242,0xc0c0c000,0xc0c0c000,#FE-ADC 8 WR SPI,
5,1,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,1,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,1,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,1,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,1,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,1,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,1,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,1,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,1,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,1,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,1,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,1,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,2,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,2,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,2,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,2,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,2,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,2,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,2,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,2,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,2,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,2,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,2,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,2,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,2,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,2,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,2,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,2,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,2,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,2,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,2,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,2,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,2,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,2,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,2,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,2,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,2,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,2,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,2,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,2,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,2,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,2,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,2,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,2,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,2,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,2,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,2,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,2,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,2,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,2,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,2,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,2,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,2,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,2,0,V0323,57,0x200,0x80808040,0x80808040,#FE-ADC 1 WR SPI,
5,2,0,V0323,58,0x201,0x40004080,0x40004080,#FE-ADC 1 WR SPI,
5,2,0,V0323,59,0x202,0x8080,0x8080,#FE-ADC 1 WR SPI,
5,2,0,V0323,60,0x203,0x808080,0x808080,#FE-ADC 1 WR SPI,
5,2,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,2,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,2,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,2,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,2,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,2,0,V0323,66,0x209,0xc0008040,0xc0008040,#FE-ADC 2 WR SPI,
5,2,0,V0323,67,0x20a,0x808080,0x808080,#FE-ADC 2 WR SPI,
5,2,0,V0323,68,0x20b,0xc08000,0xc08000,#FE-ADC 2 WR SPI,
5,2,0,V0323,69,0x20c,0x80c00080,0x80c00080,#FE-ADC 2 WR SPI,
5,2,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,2,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,2,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,2,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,2,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,2,0,V0323,75,0x212,0x80c04000,0x80c04000,#FE-ADC 3 WR SPI,
5,2,0,V0323,76,0x213,0x80c00080,0x80c00080,#FE-ADC 3 WR SPI,
5,2,0,V0323,77,0x214,0xc00040,0xc00040,#FE-ADC 3 WR SPI,
5,2,0,V0323,78,0x215,0x40c08000,0x40c08000,#FE-ADC 3 WR SPI,
5,2,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,2,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,2,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,2,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,2,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,2,0,V0323,84,0x21b,0x8080c000,0x8080c000,#FE-ADC 4 WR SPI,
5,2,0,V0323,85,0x21c,0x80c080,0x80c080,#FE-ADC 4 WR SPI,
5,2,0,V0323,86,0x21d,0x40000000,0x40000000,#FE-ADC 4 WR SPI,
5,2,0,V0323,87,0x21e,0x80c00080,0x80c00080,#FE-ADC 4 WR SPI,
5,2,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,2,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,2,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,2,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,2,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,2,0,V0323,93,0x224,0x8080c0c0,0x8080c0c0,#FE-ADC 5 WR SPI,
5,2,0,V0323,94,0x225,0x80800080,0x80800080,#FE-ADC 5 WR SPI,
5,2,0,V0323,95,0x226,0x80808040,0x80808040,#FE-ADC 5 WR SPI,
5,2,0,V0323,96,0x227,0x8080c0c0,0x8080c0c0,#FE-ADC 5 WR SPI,
5,2,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,2,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,2,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,2,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,2,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,2,0,V0323,102,0x22d,0xc0004080,0xc0004080,#FE-ADC 6 WR SPI,
5,2,0,V0323,103,0x22e,0xc0400080,0xc0400080,#FE-ADC 6 WR SPI,
5,2,0,V0323,104,0x22f,0x408080,0x408080,#FE-ADC 6 WR SPI,
5,2,0,V0323,105,0x230,0x804000,0x804000,#FE-ADC 6 WR SPI,
5,2,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,2,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,2,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,2,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,2,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,2,0,V0323,111,0x236,0x40008080,0x40008080,#FE-ADC 7 WR SPI,
5,2,0,V0323,112,0x237,0x80c08040,0x80c08040,#FE-ADC 7 WR SPI,
5,2,0,V0323,113,0x238,0x40008000,0x40008000,#FE-ADC 7 WR SPI,
5,2,0,V0323,114,0x239,0xc08080c0,0xc08080c0,#FE-ADC 7 WR SPI,
5,2,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,2,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,2,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,2,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,2,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,2,0,V0323,120,0x23f,0x800080c0,0x800080c0,#FE-ADC 8 WR SPI,
5,2,0,V0323,121,0x240,0x8000c080,0x8000c080,#FE-ADC 8 WR SPI,
5,2,0,V0323,122,0x241,0x80c08000,0x80c08000,#FE-ADC 8 WR SPI,
5,2,0,V0323,123,0x242,0x80c00000,0x80c00000,#FE-ADC 8 WR SPI,
5,2,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,2,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,2,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,2,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,2,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,2,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,2,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,2,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,2,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,2,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,2,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,2,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,2,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,2,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,2,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,2,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,2,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,2,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,2,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,2,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,2,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,2,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,2,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,2,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,2,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,2,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,2,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,2,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,2,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,2,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,2,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,2,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,2,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,2,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,2,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,2,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,2,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,2,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,2,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,2,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,2,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,2,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,2,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,2,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,2,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,2,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,2,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,2,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,2,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,2,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,2,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,2,1,V0323,57,0x200,0x8000c0,0x8000c0,#FE-ADC 1 WR SPI,
5,2,1,V0323,58,0x201,0x800080,0x800080,#FE-ADC 1 WR SPI,
5,2,1,V0323,59,0x202,0x8000c0,0x8000c0,#FE-ADC 1 WR SPI,
5,2,1,V0323,60,0x203,0xc0004040,0xc0004040,#FE-ADC 1 WR SPI,
5,2,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,2,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,2,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,2,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,2,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,2,1,V0323,66,0x209,0x40408080,0x40408080,#FE-ADC 2 WR SPI,
5,2,1,V0323,67,0x20a,0x40800080,0x40800080,#FE-ADC 2 WR SPI,
5,2,1,V0323,68,0x20b,0x40c00000,0x40c00000,#FE-ADC 2 WR SPI,
5,2,1,V0323,69,0x20c,0x4080c000,0x4080c000,#FE-ADC 2 WR SPI,
5,2,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,2,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,2,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,2,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,2,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,2,1,V0323,75,0x212,0x40404000,0x40404000,#FE-ADC 3 WR SPI,
5,2,1,V0323,76,0x213,0x800080,0x800080,#FE-ADC 3 WR SPI,
5,2,1,V0323,77,0x214,0x804000,0x804000,#FE-ADC 3 WR SPI,
5,2,1,V0323,78,0x215,0x80800040,0x80800040,#FE-ADC 3 WR SPI,
5,2,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,2,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,2,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,2,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,2,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,2,1,V0323,84,0x21b,0x8000,0x8000,#FE-ADC 4 WR SPI,
5,2,1,V0323,85,0x21c,0xc000c0,0xc000c0,#FE-ADC 4 WR SPI,
5,2,1,V0323,86,0x21d,0xc0800000,0xc0800000,#FE-ADC 4 WR SPI,
5,2,1,V0323,87,0x21e,0x800000,0x800000,#FE-ADC 4 WR SPI,
5,2,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,2,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,2,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,2,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,2,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,2,1,V0323,93,0x224,0x40008000,0x40008000,#FE-ADC 5 WR SPI,
5,2,1,V0323,94,0x225,0x40008040,0x40008040,#FE-ADC 5 WR SPI,
5,2,1,V0323,95,0x226,0x8000c080,0x8000c080,#FE-ADC 5 WR SPI,
5,2,1,V0323,96,0x227,0x8080c0,0x8080c0,#FE-ADC 5 WR SPI,
5,2,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,2,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,2,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,2,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,2,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,2,1,V0323,102,0x22d,0xc04000c0,0xc04000c0,#FE-ADC 6 WR SPI,
5,2,1,V0323,103,0x22e,0x80c04080,0x80c04080,#FE-ADC 6 WR SPI,
5,2,1,V0323,104,0x22f,0x40c08080,0x40c08080,#FE-ADC 6 WR SPI,
5,2,1,V0323,105,0x230,0x40808080,0x40808080,#FE-ADC 6 WR SPI,
5,2,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,2,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,2,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,2,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,2,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,2,1,V0323,111,0x236,0x80c08000,0x80c08000,#FE-ADC 7 WR SPI,
5,2,1,V0323,112,0x237,0x4000c080,0x4000c080,#FE-ADC 7 WR SPI,
5,2,1,V0323,113,0x238,0x4000,0x4000,#FE-ADC 7 WR SPI,
5,2,1,V0323,114,0x239,0x408040c0,0x408040c0,#FE-ADC 7 WR SPI,
5,2,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,2,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,2,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,2,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,2,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,2,1,V0323,120,0x23f,0x80408000,0x80408000,#FE-ADC 8 WR SPI,
5,2,1,V0323,121,0x240,0x808040,0x808040,#FE-ADC 8 WR SPI,
5,2,1,V0323,122,0x241,0x80000080,0x80000080,#FE-ADC 8 WR SPI,
5,2,1,V0323,123,0x242,0xc0404080,0xc0404080,#FE-ADC 8 WR SPI,
5,2,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,2,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,2,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,2,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,2,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,2,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,2,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,2,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,2,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,2,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,2,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,2,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,2,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,2,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,2,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,2,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,2,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,2,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,2,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,2,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,2,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,2,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,2,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,2,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,2,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,2,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,2,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,2,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,2,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,2,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,2,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,2,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,2,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,2,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,2,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,2,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,2,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,2,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,2,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,2,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,2,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,2,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,2,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,2,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,2,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,2,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,2,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,2,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,2,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,2,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,2,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,2,2,V0323,57,0x200,0x4000,0x4000,#FE-ADC 1 WR SPI,
5,2,2,V0323,58,0x201,0x80008080,0x80008080,#FE-ADC 1 WR SPI,
5,2,2,V0323,59,0x202,0x8000c0c0,0x8000c0c0,#FE-ADC 1 WR SPI,
5,2,2,V0323,60,0x203,0x808080c0,0x808080c0,#FE-ADC 1 WR SPI,
5,2,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,2,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,2,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,2,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,2,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,2,2,V0323,66,0x209,0x80008040,0x80008040,#FE-ADC 2 WR SPI,
5,2,2,V0323,67,0x20a,0x40c080,0x40c080,#FE-ADC 2 WR SPI,
5,2,2,V0323,68,0x20b,0x808080c0,0x808080c0,#FE-ADC 2 WR SPI,
5,2,2,V0323,69,0x20c,0x40c04080,0x40c04080,#FE-ADC 2 WR SPI,
5,2,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,2,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,2,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,2,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,2,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,2,2,V0323,75,0x212,0xc0c00080,0xc0c00080,#FE-ADC 3 WR SPI,
5,2,2,V0323,76,0x213,0x408040c0,0x408040c0,#FE-ADC 3 WR SPI,
5,2,2,V0323,77,0x214,0xc0c080,0xc0c080,#FE-ADC 3 WR SPI,
5,2,2,V0323,78,0x215,0x4080c080,0x4080c080,#FE-ADC 3 WR SPI,
5,2,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,2,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,2,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,2,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,2,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,2,2,V0323,84,0x21b,0x40808080,0x40808080,#FE-ADC 4 WR SPI,
5,2,2,V0323,85,0x21c,0x80808000,0x80808000,#FE-ADC 4 WR SPI,
5,2,2,V0323,86,0x21d,0x80c00040,0x80c00040,#FE-ADC 4 WR SPI,
5,2,2,V0323,87,0x21e,0xc0004080,0xc0004080,#FE-ADC 4 WR SPI,
5,2,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,2,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,2,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,2,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,2,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,2,2,V0323,93,0x224,0x800000,0x800000,#FE-ADC 5 WR SPI,
5,2,2,V0323,94,0x225,0xc0c04000,0xc0c04000,#FE-ADC 5 WR SPI,
5,2,2,V0323,95,0x226,0x4000c0,0x4000c0,#FE-ADC 5 WR SPI,
5,2,2,V0323,96,0x227,0x4000c000,0x4000c000,#FE-ADC 5 WR SPI,
5,2,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,2,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,2,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,2,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,2,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,2,2,V0323,102,0x22d,0x80c0c0,0x80c0c0,#FE-ADC 6 WR SPI,
5,2,2,V0323,103,0x22e,0x40800080,0x40800080,#FE-ADC 6 WR SPI,
5,2,2,V0323,104,0x22f,0x40808080,0x40808080,#FE-ADC 6 WR SPI,
5,2,2,V0323,105,0x230,0x40800080,0x40800080,#FE-ADC 6 WR SPI,
5,2,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,2,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,2,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,2,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,2,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,2,2,V0323,111,0x236,0x80008000,0x80008000,#FE-ADC 7 WR SPI,
5,2,2,V0323,112,0x237,0x4040c080,0x4040c080,#FE-ADC 7 WR SPI,
5,2,2,V0323,113,0x238,0xc0004000,0xc0004000,#FE-ADC 7 WR SPI,
5,2,2,V0323,114,0x239,0x80408000,0x80408000,#FE-ADC 7 WR SPI,
5,2,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,2,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,2,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,2,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,2,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,2,2,V0323,120,0x23f,0x40c04080,0x40c04080,#FE-ADC 8 WR SPI,
5,2,2,V0323,121,0x240,0x80400000,0x80400000,#FE-ADC 8 WR SPI,
5,2,2,V0323,122,0x241,0x8040c0c0,0x8040c0c0,#FE-ADC 8 WR SPI,
5,2,2,V0323,123,0x242,0x808080,0x808080,#FE-ADC 8 WR SPI,
5,2,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,2,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,2,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,2,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,2,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,2,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,2,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,2,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,2,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,2,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,2,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,2,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,2,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,2,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,2,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,2,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,2,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,2,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,2,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,2,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,2,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,2,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,2,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,2,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,2,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,2,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,2,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,2,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,2,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,2,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,2,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,2,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,2,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,2,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,2,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,2,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,2,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,2,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,2,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,2,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,2,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,2,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,2,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,2,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,2,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,2,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,2,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,2,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,2,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,2,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,2,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,2,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,2,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,2,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,2,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,2,3,V0323,57,0x200,0x4000c0c0,0x4000c0c0,#FE-ADC 1 WR SPI,
5,2,3,V0323,58,0x201,0x80004000,0x80004000,#FE-ADC 1 WR SPI,
5,2,3,V0323,59,0x202,0x8000,0x8000,#FE-ADC 1 WR SPI,
5,2,3,V0323,60,0x203,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
5,2,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,2,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,2,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,2,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,2,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,2,3,V0323,66,0x209,0x80408080,0x80408080,#FE-ADC 2 WR SPI,
5,2,3,V0323,67,0x20a,0x40400000,0x40400000,#FE-ADC 2 WR SPI,
5,2,3,V0323,68,0x20b,0x400000,0x400000,#FE-ADC 2 WR SPI,
5,2,3,V0323,69,0x20c,0x40804080,0x40804080,#FE-ADC 2 WR SPI,
5,2,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,2,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,2,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,2,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,2,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,2,3,V0323,75,0x212,0x40c000c0,0x40c000c0,#FE-ADC 3 WR SPI,
5,2,3,V0323,76,0x213,0x8000,0x8000,#FE-ADC 3 WR SPI,
5,2,3,V0323,77,0x214,0x808000,0x808000,#FE-ADC 3 WR SPI,
5,2,3,V0323,78,0x215,0x804040,0x804040,#FE-ADC 3 WR SPI,
5,2,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,2,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,2,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,2,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,2,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,2,3,V0323,84,0x21b,0xc0404080,0xc0404080,#FE-ADC 4 WR SPI,
5,2,3,V0323,85,0x21c,0x80804080,0x80804080,#FE-ADC 4 WR SPI,
5,2,3,V0323,86,0x21d,0x4080c0c0,0x4080c0c0,#FE-ADC 4 WR SPI,
5,2,3,V0323,87,0x21e,0xc0c080,0xc0c080,#FE-ADC 4 WR SPI,
5,2,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,2,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,2,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,2,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,2,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,2,3,V0323,93,0x224,0x800080c0,0x800080c0,#FE-ADC 5 WR SPI,
5,2,3,V0323,94,0x225,0x408000,0x408000,#FE-ADC 5 WR SPI,
5,2,3,V0323,95,0x226,0x4080c080,0x4080c080,#FE-ADC 5 WR SPI,
5,2,3,V0323,96,0x227,0xc0404040,0xc0404040,#FE-ADC 5 WR SPI,
5,2,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,2,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,2,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,2,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,2,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,2,3,V0323,102,0x22d,0x40808040,0x40808040,#FE-ADC 6 WR SPI,
5,2,3,V0323,103,0x22e,0x800040,0x800040,#FE-ADC 6 WR SPI,
5,2,3,V0323,104,0x22f,0x8040,0x8040,#FE-ADC 6 WR SPI,
5,2,3,V0323,105,0x230,0x804040,0x804040,#FE-ADC 6 WR SPI,
5,2,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,2,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,2,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,2,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,2,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,2,3,V0323,111,0x236,0xc0808040,0xc0808040,#FE-ADC 7 WR SPI,
5,2,3,V0323,112,0x237,0x80c000c0,0x80c000c0,#FE-ADC 7 WR SPI,
5,2,3,V0323,113,0x238,0x4080c0,0x4080c0,#FE-ADC 7 WR SPI,
5,2,3,V0323,114,0x239,0x808000c0,0x808000c0,#FE-ADC 7 WR SPI,
5,2,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,2,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,2,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,2,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,2,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,2,3,V0323,120,0x23f,0xc0000080,0xc0000080,#FE-ADC 8 WR SPI,
5,2,3,V0323,121,0x240,0x800080c0,0x800080c0,#FE-ADC 8 WR SPI,
5,2,3,V0323,122,0x241,0x40008000,0x40008000,#FE-ADC 8 WR SPI,
5,2,3,V0323,123,0x242,0x804080,0x804080,#FE-ADC 8 WR SPI,
5,2,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,2,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,2,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,2,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,2,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,2,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,2,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,2,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,2,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,2,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,2,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,2,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,3,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,3,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,3,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,3,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,3,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,3,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,3,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,3,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,3,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,3,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,3,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,3,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,3,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,3,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,3,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,3,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,3,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,3,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,3,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,3,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,3,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,3,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,3,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,3,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,3,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,3,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,3,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,3,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,3,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,3,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,3,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,3,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,3,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,3,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,3,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,3,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,3,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,3,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,3,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,3,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,3,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,3,0,V0323,57,0x200,0xc0400000,0xc0400000,#FE-ADC 1 WR SPI,
5,3,0,V0323,58,0x201,0xc080c0c0,0xc080c0c0,#FE-ADC 1 WR SPI,
5,3,0,V0323,59,0x202,0x8080,0x8080,#FE-ADC 1 WR SPI,
5,3,0,V0323,60,0x203,0xc0804040,0xc0804040,#FE-ADC 1 WR SPI,
5,3,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,3,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,3,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,3,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,3,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,3,0,V0323,66,0x209,0x408000,0x408000,#FE-ADC 2 WR SPI,
5,3,0,V0323,67,0x20a,0x800080,0x800080,#FE-ADC 2 WR SPI,
5,3,0,V0323,68,0x20b,0x404040,0x404040,#FE-ADC 2 WR SPI,
5,3,0,V0323,69,0x20c,0x8000c040,0x8000c040,#FE-ADC 2 WR SPI,
5,3,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,3,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,3,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,3,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,3,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,3,0,V0323,75,0x212,0x4080c080,0x4080c080,#FE-ADC 3 WR SPI,
5,3,0,V0323,76,0x213,0x408000,0x408000,#FE-ADC 3 WR SPI,
5,3,0,V0323,77,0x214,0xc040c000,0xc040c000,#FE-ADC 3 WR SPI,
5,3,0,V0323,78,0x215,0x40800080,0x40800080,#FE-ADC 3 WR SPI,
5,3,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,3,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,3,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,3,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,3,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,3,0,V0323,84,0x21b,0x80408000,0x80408000,#FE-ADC 4 WR SPI,
5,3,0,V0323,85,0x21c,0xc0c04000,0xc0c04000,#FE-ADC 4 WR SPI,
5,3,0,V0323,86,0x21d,0x80c040,0x80c040,#FE-ADC 4 WR SPI,
5,3,0,V0323,87,0x21e,0x408000,0x408000,#FE-ADC 4 WR SPI,
5,3,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,3,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,3,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,3,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,3,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,3,0,V0323,93,0x224,0xc0008080,0xc0008080,#FE-ADC 5 WR SPI,
5,3,0,V0323,94,0x225,0x80c04040,0x80c04040,#FE-ADC 5 WR SPI,
5,3,0,V0323,95,0x226,0x80c00040,0x80c00040,#FE-ADC 5 WR SPI,
5,3,0,V0323,96,0x227,0xc0804040,0xc0804040,#FE-ADC 5 WR SPI,
5,3,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,3,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,3,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,3,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,3,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,3,0,V0323,102,0x22d,0x8000c0c0,0x8000c0c0,#FE-ADC 6 WR SPI,
5,3,0,V0323,103,0x22e,0x80c080,0x80c080,#FE-ADC 6 WR SPI,
5,3,0,V0323,104,0x22f,0x408080c0,0x408080c0,#FE-ADC 6 WR SPI,
5,3,0,V0323,105,0x230,0x80800000,0x80800000,#FE-ADC 6 WR SPI,
5,3,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,3,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,3,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,3,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,3,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,3,0,V0323,111,0x236,0x8000c0c0,0x8000c0c0,#FE-ADC 7 WR SPI,
5,3,0,V0323,112,0x237,0xc0c0,0xc0c0,#FE-ADC 7 WR SPI,
5,3,0,V0323,113,0x238,0x80408040,0x80408040,#FE-ADC 7 WR SPI,
5,3,0,V0323,114,0x239,0x8000c080,0x8000c080,#FE-ADC 7 WR SPI,
5,3,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,3,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,3,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,3,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,3,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,3,0,V0323,120,0x23f,0xc0c08040,0xc0c08040,#FE-ADC 8 WR SPI,
5,3,0,V0323,121,0x240,0x8040c080,0x8040c080,#FE-ADC 8 WR SPI,
5,3,0,V0323,122,0x241,0x4080c000,0x4080c000,#FE-ADC 8 WR SPI,
5,3,0,V0323,123,0x242,0xc0800040,0xc0800040,#FE-ADC 8 WR SPI,
5,3,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,3,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,3,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,3,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,3,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,3,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,3,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,3,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,3,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,3,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,3,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,3,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,3,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,3,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,3,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,3,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,3,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,3,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,3,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,3,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,3,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,3,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,3,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,3,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,3,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,3,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,3,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,3,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,3,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,3,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,3,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,3,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,3,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,3,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,3,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,3,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,3,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,3,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,3,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,3,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,3,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,3,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,3,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,3,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,3,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,3,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,3,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,3,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,3,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,3,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,3,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,3,1,V0323,57,0x200,0x40408040,0x40408040,#FE-ADC 1 WR SPI,
5,3,1,V0323,58,0x201,0x80c04040,0x80c04040,#FE-ADC 1 WR SPI,
5,3,1,V0323,59,0x202,0x808040,0x808040,#FE-ADC 1 WR SPI,
5,3,1,V0323,60,0x203,0x80c0c0,0x80c0c0,#FE-ADC 1 WR SPI,
5,3,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,3,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,3,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,3,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,3,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,3,1,V0323,66,0x209,0x8080,0x8080,#FE-ADC 2 WR SPI,
5,3,1,V0323,67,0x20a,0x80800000,0x80800000,#FE-ADC 2 WR SPI,
5,3,1,V0323,68,0x20b,0x80400080,0x80400080,#FE-ADC 2 WR SPI,
5,3,1,V0323,69,0x20c,0x8000,0x8000,#FE-ADC 2 WR SPI,
5,3,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,3,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,3,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,3,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,3,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,3,1,V0323,75,0x212,0x40c08080,0x40c08080,#FE-ADC 3 WR SPI,
5,3,1,V0323,76,0x213,0x408080c0,0x408080c0,#FE-ADC 3 WR SPI,
5,3,1,V0323,77,0x214,0x804000,0x804000,#FE-ADC 3 WR SPI,
5,3,1,V0323,78,0x215,0x4040c040,0x4040c040,#FE-ADC 3 WR SPI,
5,3,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,3,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,3,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,3,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,3,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,3,1,V0323,84,0x21b,0x40808000,0x40808000,#FE-ADC 4 WR SPI,
5,3,1,V0323,85,0x21c,0x80c04080,0x80c04080,#FE-ADC 4 WR SPI,
5,3,1,V0323,86,0x21d,0x408000c0,0x408000c0,#FE-ADC 4 WR SPI,
5,3,1,V0323,87,0x21e,0xc08080c0,0xc08080c0,#FE-ADC 4 WR SPI,
5,3,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,3,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,3,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,3,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,3,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,3,1,V0323,93,0x224,0x4040,0x4040,#FE-ADC 5 WR SPI,
5,3,1,V0323,94,0x225,0x80c08000,0x80c08000,#FE-ADC 5 WR SPI,
5,3,1,V0323,95,0x226,0x40808080,0x40808080,#FE-ADC 5 WR SPI,
5,3,1,V0323,96,0x227,0xc0008000,0xc0008000,#FE-ADC 5 WR SPI,
5,3,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,3,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,3,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,3,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,3,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,3,1,V0323,102,0x22d,0x80808000,0x80808000,#FE-ADC 6 WR SPI,
5,3,1,V0323,103,0x22e,0xc0c08000,0xc0c08000,#FE-ADC 6 WR SPI,
5,3,1,V0323,104,0x22f,0x800040c0,0x800040c0,#FE-ADC 6 WR SPI,
5,3,1,V0323,105,0x230,0x40c080c0,0x40c080c0,#FE-ADC 6 WR SPI,
5,3,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,3,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,3,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,3,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,3,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,3,1,V0323,111,0x236,0xc0c08040,0xc0c08040,#FE-ADC 7 WR SPI,
5,3,1,V0323,112,0x237,0x80004040,0x80004040,#FE-ADC 7 WR SPI,
5,3,1,V0323,113,0x238,0xc080,0xc080,#FE-ADC 7 WR SPI,
5,3,1,V0323,114,0x239,0x800080,0x800080,#FE-ADC 7 WR SPI,
5,3,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,3,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,3,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,3,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,3,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,3,1,V0323,120,0x23f,0x80004080,0x80004080,#FE-ADC 8 WR SPI,
5,3,1,V0323,121,0x240,0xc00000,0xc00000,#FE-ADC 8 WR SPI,
5,3,1,V0323,122,0x241,0x80408040,0x80408040,#FE-ADC 8 WR SPI,
5,3,1,V0323,123,0x242,0x40808040,0x40808040,#FE-ADC 8 WR SPI,
5,3,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,3,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,3,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,3,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,3,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,3,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,3,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,3,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,3,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,3,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,3,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,3,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,3,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,3,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,3,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,3,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,3,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,3,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,3,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,3,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,3,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,3,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,3,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,3,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,3,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,3,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,3,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,3,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,3,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,3,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,3,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,3,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,3,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,3,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,3,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,3,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,3,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,3,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,3,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,3,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,3,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,3,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,3,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,3,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,3,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,3,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,3,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,3,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,3,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,3,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,3,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,3,2,V0323,57,0x200,0xc08080,0xc08080,#FE-ADC 1 WR SPI,
5,3,2,V0323,58,0x201,0xc0800080,0xc0800080,#FE-ADC 1 WR SPI,
5,3,2,V0323,59,0x202,0x4080c000,0x4080c000,#FE-ADC 1 WR SPI,
5,3,2,V0323,60,0x203,0x400000,0x400000,#FE-ADC 1 WR SPI,
5,3,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,3,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,3,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,3,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,3,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,3,2,V0323,66,0x209,0x80c08000,0x80c08000,#FE-ADC 2 WR SPI,
5,3,2,V0323,67,0x20a,0xc0000000,0xc0000000,#FE-ADC 2 WR SPI,
5,3,2,V0323,68,0x20b,0xc00000,0xc00000,#FE-ADC 2 WR SPI,
5,3,2,V0323,69,0x20c,0xc04040,0xc04040,#FE-ADC 2 WR SPI,
5,3,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,3,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,3,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,3,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,3,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,3,2,V0323,75,0x212,0xc0c080,0xc0c080,#FE-ADC 3 WR SPI,
5,3,2,V0323,76,0x213,0x40800000,0x40800000,#FE-ADC 3 WR SPI,
5,3,2,V0323,77,0x214,0xc000c0,0xc000c0,#FE-ADC 3 WR SPI,
5,3,2,V0323,78,0x215,0x804040,0x804040,#FE-ADC 3 WR SPI,
5,3,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,3,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,3,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,3,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,3,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,3,2,V0323,84,0x21b,0x40c04000,0x40c04000,#FE-ADC 4 WR SPI,
5,3,2,V0323,85,0x21c,0x80008000,0x80008000,#FE-ADC 4 WR SPI,
5,3,2,V0323,86,0x21d,0xc0800080,0xc0800080,#FE-ADC 4 WR SPI,
5,3,2,V0323,87,0x21e,0x4040c040,0x4040c040,#FE-ADC 4 WR SPI,
5,3,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,3,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,3,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,3,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,3,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,3,2,V0323,93,0x224,0x400080,0x400080,#FE-ADC 5 WR SPI,
5,3,2,V0323,94,0x225,0x404040,0x404040,#FE-ADC 5 WR SPI,
5,3,2,V0323,95,0x226,0xc0400000,0xc0400000,#FE-ADC 5 WR SPI,
5,3,2,V0323,96,0x227,0xc080c0c0,0xc080c0c0,#FE-ADC 5 WR SPI,
5,3,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,3,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,3,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,3,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,3,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,3,2,V0323,102,0x22d,0x408080,0x408080,#FE-ADC 6 WR SPI,
5,3,2,V0323,103,0x22e,0x808000,0x808000,#FE-ADC 6 WR SPI,
5,3,2,V0323,104,0x22f,0xc0c0c0,0xc0c0c0,#FE-ADC 6 WR SPI,
5,3,2,V0323,105,0x230,0xc0000040,0xc0000040,#FE-ADC 6 WR SPI,
5,3,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,3,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,3,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,3,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,3,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,3,2,V0323,111,0x236,0x80c04000,0x80c04000,#FE-ADC 7 WR SPI,
5,3,2,V0323,112,0x237,0xc0800000,0xc0800000,#FE-ADC 7 WR SPI,
5,3,2,V0323,113,0x238,0x40000000,0x40000000,#FE-ADC 7 WR SPI,
5,3,2,V0323,114,0x239,0x80c0c0,0x80c0c0,#FE-ADC 7 WR SPI,
5,3,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,3,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,3,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,3,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,3,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,3,2,V0323,120,0x23f,0x40000040,0x40000040,#FE-ADC 8 WR SPI,
5,3,2,V0323,121,0x240,0x80808080,0x80808080,#FE-ADC 8 WR SPI,
5,3,2,V0323,122,0x241,0xc000c000,0xc000c000,#FE-ADC 8 WR SPI,
5,3,2,V0323,123,0x242,0xc04080,0xc04080,#FE-ADC 8 WR SPI,
5,3,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,3,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,3,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,3,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,3,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,3,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,3,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,3,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,3,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,3,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,3,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,3,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,3,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,3,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,3,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,3,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,3,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,3,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,3,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,3,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,3,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,3,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,3,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,3,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,3,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,3,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,3,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,3,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,3,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,3,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,3,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,3,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,3,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,3,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,3,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,3,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,3,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,3,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,3,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,3,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,3,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,3,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,3,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,3,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,3,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,3,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,3,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,3,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,3,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,3,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,3,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,3,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,3,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,3,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,3,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,3,3,V0323,57,0x200,0x40800000,0x40800000,#FE-ADC 1 WR SPI,
5,3,3,V0323,58,0x201,0x808080c0,0x808080c0,#FE-ADC 1 WR SPI,
5,3,3,V0323,59,0x202,0x40808000,0x40808000,#FE-ADC 1 WR SPI,
5,3,3,V0323,60,0x203,0x40008080,0x40008080,#FE-ADC 1 WR SPI,
5,3,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,3,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,3,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,3,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,3,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,3,3,V0323,66,0x209,0x40c0,0x40c0,#FE-ADC 2 WR SPI,
5,3,3,V0323,67,0x20a,0x40c04080,0x40c04080,#FE-ADC 2 WR SPI,
5,3,3,V0323,68,0x20b,0xc0c0c080,0xc0c0c080,#FE-ADC 2 WR SPI,
5,3,3,V0323,69,0x20c,0x80808080,0x80808080,#FE-ADC 2 WR SPI,
5,3,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,3,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,3,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,3,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,3,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,3,3,V0323,75,0x212,0xc0808000,0xc0808000,#FE-ADC 3 WR SPI,
5,3,3,V0323,76,0x213,0xc080c080,0xc080c080,#FE-ADC 3 WR SPI,
5,3,3,V0323,77,0x214,0x400080,0x400080,#FE-ADC 3 WR SPI,
5,3,3,V0323,78,0x215,0x80c0c080,0x80c0c080,#FE-ADC 3 WR SPI,
5,3,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,3,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,3,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,3,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,3,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,3,3,V0323,84,0x21b,0xc0400040,0xc0400040,#FE-ADC 4 WR SPI,
5,3,3,V0323,85,0x21c,0x8080c0,0x8080c0,#FE-ADC 4 WR SPI,
5,3,3,V0323,86,0x21d,0x808040c0,0x808040c0,#FE-ADC 4 WR SPI,
5,3,3,V0323,87,0x21e,0xc000c0,0xc000c0,#FE-ADC 4 WR SPI,
5,3,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,3,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,3,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,3,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,3,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,3,3,V0323,93,0x224,0x8080c0c0,0x8080c0c0,#FE-ADC 5 WR SPI,
5,3,3,V0323,94,0x225,0x80400000,0x80400000,#FE-ADC 5 WR SPI,
5,3,3,V0323,95,0x226,0x404080c0,0x404080c0,#FE-ADC 5 WR SPI,
5,3,3,V0323,96,0x227,0x80000000,0x80000000,#FE-ADC 5 WR SPI,
5,3,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,3,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,3,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,3,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,3,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,3,3,V0323,102,0x22d,0xc00000,0xc00000,#FE-ADC 6 WR SPI,
5,3,3,V0323,103,0x22e,0x4000c080,0x4000c080,#FE-ADC 6 WR SPI,
5,3,3,V0323,104,0x22f,0x80808080,0x80808080,#FE-ADC 6 WR SPI,
5,3,3,V0323,105,0x230,0x800000,0x800000,#FE-ADC 6 WR SPI,
5,3,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,3,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,3,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,3,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,3,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,3,3,V0323,111,0x236,0x8080c000,0x8080c000,#FE-ADC 7 WR SPI,
5,3,3,V0323,112,0x237,0xc0c080c0,0xc0c080c0,#FE-ADC 7 WR SPI,
5,3,3,V0323,113,0x238,0x8040c080,0x8040c080,#FE-ADC 7 WR SPI,
5,3,3,V0323,114,0x239,0x80008080,0x80008080,#FE-ADC 7 WR SPI,
5,3,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,3,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,3,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,3,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,3,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,3,3,V0323,120,0x23f,0x80804040,0x80804040,#FE-ADC 8 WR SPI,
5,3,3,V0323,121,0x240,0x40804000,0x40804000,#FE-ADC 8 WR SPI,
5,3,3,V0323,122,0x241,0x8080c040,0x8080c040,#FE-ADC 8 WR SPI,
5,3,3,V0323,123,0x242,0x40c08040,0x40c08040,#FE-ADC 8 WR SPI,
5,3,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,3,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,3,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,3,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,3,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,3,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,3,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,3,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,3,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,3,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,3,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,3,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,4,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,4,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,4,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,4,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,4,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,4,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,4,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,4,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,4,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,4,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,4,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,4,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,4,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,4,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,4,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,4,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,4,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,4,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,4,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,4,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,4,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,4,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,4,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,4,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,4,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,4,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,4,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,4,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,4,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,4,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,4,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,4,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,4,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,4,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,4,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,4,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,4,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,4,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,4,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,4,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,4,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,4,0,V0323,57,0x200,0x408080,0x408080,#FE-ADC 1 WR SPI,
5,4,0,V0323,58,0x201,0x400080,0x400080,#FE-ADC 1 WR SPI,
5,4,0,V0323,59,0x202,0x80800000,0x80800000,#FE-ADC 1 WR SPI,
5,4,0,V0323,60,0x203,0x80404080,0x80404080,#FE-ADC 1 WR SPI,
5,4,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,4,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,4,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,4,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,4,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,4,0,V0323,66,0x209,0x8000c0c0,0x8000c0c0,#FE-ADC 2 WR SPI,
5,4,0,V0323,67,0x20a,0x8080c080,0x8080c080,#FE-ADC 2 WR SPI,
5,4,0,V0323,68,0x20b,0x400080,0x400080,#FE-ADC 2 WR SPI,
5,4,0,V0323,69,0x20c,0xc040c000,0xc040c000,#FE-ADC 2 WR SPI,
5,4,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,4,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,4,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,4,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,4,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,4,0,V0323,75,0x212,0x40408040,0x40408040,#FE-ADC 3 WR SPI,
5,4,0,V0323,76,0x213,0x80c08040,0x80c08040,#FE-ADC 3 WR SPI,
5,4,0,V0323,77,0x214,0xc0800000,0xc0800000,#FE-ADC 3 WR SPI,
5,4,0,V0323,78,0x215,0x8040c0,0x8040c0,#FE-ADC 3 WR SPI,
5,4,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,4,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,4,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,4,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,4,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,4,0,V0323,84,0x21b,0x80408040,0x80408040,#FE-ADC 4 WR SPI,
5,4,0,V0323,85,0x21c,0x80004080,0x80004080,#FE-ADC 4 WR SPI,
5,4,0,V0323,86,0x21d,0x4080c080,0x4080c080,#FE-ADC 4 WR SPI,
5,4,0,V0323,87,0x21e,0x4000c000,0x4000c000,#FE-ADC 4 WR SPI,
5,4,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,4,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,4,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,4,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,4,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,4,0,V0323,93,0x224,0x80c0,0x80c0,#FE-ADC 5 WR SPI,
5,4,0,V0323,94,0x225,0x80808000,0x80808000,#FE-ADC 5 WR SPI,
5,4,0,V0323,95,0x226,0x40c00000,0x40c00000,#FE-ADC 5 WR SPI,
5,4,0,V0323,96,0x227,0xc0c040c0,0xc0c040c0,#FE-ADC 5 WR SPI,
5,4,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,4,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,4,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,4,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,4,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,4,0,V0323,102,0x22d,0xc080c040,0xc080c040,#FE-ADC 6 WR SPI,
5,4,0,V0323,103,0x22e,0x80408000,0x80408000,#FE-ADC 6 WR SPI,
5,4,0,V0323,104,0x22f,0x80c080c0,0x80c080c0,#FE-ADC 6 WR SPI,
5,4,0,V0323,105,0x230,0xc0800080,0xc0800080,#FE-ADC 6 WR SPI,
5,4,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,4,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,4,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,4,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,4,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,4,0,V0323,111,0x236,0xc0,0xc0,#FE-ADC 7 WR SPI,
5,4,0,V0323,112,0x237,0x40c040c0,0x40c040c0,#FE-ADC 7 WR SPI,
5,4,0,V0323,113,0x238,0x804000,0x804000,#FE-ADC 7 WR SPI,
5,4,0,V0323,114,0x239,0x40008080,0x40008080,#FE-ADC 7 WR SPI,
5,4,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,4,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,4,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,4,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,4,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,4,0,V0323,120,0x23f,0xc04080c0,0xc04080c0,#FE-ADC 8 WR SPI,
5,4,0,V0323,121,0x240,0x804000,0x804000,#FE-ADC 8 WR SPI,
5,4,0,V0323,122,0x241,0xc000c040,0xc000c040,#FE-ADC 8 WR SPI,
5,4,0,V0323,123,0x242,0x80c08080,0x80c08080,#FE-ADC 8 WR SPI,
5,4,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,4,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,4,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,4,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,4,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,4,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,4,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,4,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,4,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,4,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,4,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,4,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,4,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,4,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,4,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,4,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,4,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,4,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,4,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,4,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,4,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,4,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,4,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,4,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,4,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,4,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,4,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,4,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,4,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,4,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,4,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,4,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,4,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,4,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,4,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,4,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,4,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,4,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,4,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,4,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,4,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,4,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,4,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,4,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,4,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,4,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,4,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,4,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,4,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,4,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,4,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,4,1,V0323,57,0x200,0x80800000,0x80800000,#FE-ADC 1 WR SPI,
5,4,1,V0323,58,0x201,0x408040c0,0x408040c0,#FE-ADC 1 WR SPI,
5,4,1,V0323,59,0x202,0x808040,0x808040,#FE-ADC 1 WR SPI,
5,4,1,V0323,60,0x203,0x80804080,0x80804080,#FE-ADC 1 WR SPI,
5,4,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,4,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,4,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,4,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,4,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,4,1,V0323,66,0x209,0xc0008000,0xc0008000,#FE-ADC 2 WR SPI,
5,4,1,V0323,67,0x20a,0x40408000,0x40408000,#FE-ADC 2 WR SPI,
5,4,1,V0323,68,0x20b,0x80008000,0x80008000,#FE-ADC 2 WR SPI,
5,4,1,V0323,69,0x20c,0xc0000080,0xc0000080,#FE-ADC 2 WR SPI,
5,4,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,4,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,4,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,4,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,4,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,4,1,V0323,75,0x212,0x800080,0x800080,#FE-ADC 3 WR SPI,
5,4,1,V0323,76,0x213,0x8000c040,0x8000c040,#FE-ADC 3 WR SPI,
5,4,1,V0323,77,0x214,0x80008040,0x80008040,#FE-ADC 3 WR SPI,
5,4,1,V0323,78,0x215,0x40408000,0x40408000,#FE-ADC 3 WR SPI,
5,4,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,4,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,4,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,4,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,4,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,4,1,V0323,84,0x21b,0xc0008040,0xc0008040,#FE-ADC 4 WR SPI,
5,4,1,V0323,85,0x21c,0x404040,0x404040,#FE-ADC 4 WR SPI,
5,4,1,V0323,86,0x21d,0x808080,0x808080,#FE-ADC 4 WR SPI,
5,4,1,V0323,87,0x21e,0xc000,0xc000,#FE-ADC 4 WR SPI,
5,4,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,4,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,4,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,4,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,4,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,4,1,V0323,93,0x224,0x8080c040,0x8080c040,#FE-ADC 5 WR SPI,
5,4,1,V0323,94,0x225,0x8000,0x8000,#FE-ADC 5 WR SPI,
5,4,1,V0323,95,0x226,0x8000c080,0x8000c080,#FE-ADC 5 WR SPI,
5,4,1,V0323,96,0x227,0x4080c000,0x4080c000,#FE-ADC 5 WR SPI,
5,4,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,4,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,4,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,4,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,4,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,4,1,V0323,102,0x22d,0x4000,0x4000,#FE-ADC 6 WR SPI,
5,4,1,V0323,103,0x22e,0x404080,0x404080,#FE-ADC 6 WR SPI,
5,4,1,V0323,104,0x22f,0xc0c000,0xc0c000,#FE-ADC 6 WR SPI,
5,4,1,V0323,105,0x230,0x804000,0x804000,#FE-ADC 6 WR SPI,
5,4,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,4,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,4,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,4,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,4,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,4,1,V0323,111,0x236,0x804040,0x804040,#FE-ADC 7 WR SPI,
5,4,1,V0323,112,0x237,0x40808080,0x40808080,#FE-ADC 7 WR SPI,
5,4,1,V0323,113,0x238,0x80008040,0x80008040,#FE-ADC 7 WR SPI,
5,4,1,V0323,114,0x239,0x808080,0x808080,#FE-ADC 7 WR SPI,
5,4,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,4,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,4,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,4,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,4,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,4,1,V0323,120,0x23f,0xc0808000,0xc0808000,#FE-ADC 8 WR SPI,
5,4,1,V0323,121,0x240,0x408080c0,0x408080c0,#FE-ADC 8 WR SPI,
5,4,1,V0323,122,0x241,0x80804080,0x80804080,#FE-ADC 8 WR SPI,
5,4,1,V0323,123,0x242,0x80c0c0c0,0x80c0c0c0,#FE-ADC 8 WR SPI,
5,4,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,4,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,4,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,4,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,4,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,4,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,4,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,4,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,4,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,4,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,4,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,4,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,4,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,4,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,4,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,4,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,4,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,4,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,4,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,4,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,4,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,4,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,4,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,4,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,4,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,4,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,4,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,4,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,4,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,4,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,4,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,4,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,4,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,4,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,4,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,4,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,4,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,4,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,4,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,4,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,4,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,4,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,4,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,4,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,4,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,4,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,4,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,4,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,4,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,4,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,4,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,4,2,V0323,57,0x200,0x80800080,0x80800080,#FE-ADC 1 WR SPI,
5,4,2,V0323,58,0x201,0x80c080,0x80c080,#FE-ADC 1 WR SPI,
5,4,2,V0323,59,0x202,0xc0000000,0xc0000000,#FE-ADC 1 WR SPI,
5,4,2,V0323,60,0x203,0xc04000,0xc04000,#FE-ADC 1 WR SPI,
5,4,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,4,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,4,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,4,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,4,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,4,2,V0323,66,0x209,0x80c000,0x80c000,#FE-ADC 2 WR SPI,
5,4,2,V0323,67,0x20a,0xc0000040,0xc0000040,#FE-ADC 2 WR SPI,
5,4,2,V0323,68,0x20b,0x80400000,0x80400000,#FE-ADC 2 WR SPI,
5,4,2,V0323,69,0x20c,0x80400080,0x80400080,#FE-ADC 2 WR SPI,
5,4,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,4,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,4,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,4,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,4,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,4,2,V0323,75,0x212,0x80c040c0,0x80c040c0,#FE-ADC 3 WR SPI,
5,4,2,V0323,76,0x213,0xc0804080,0xc0804080,#FE-ADC 3 WR SPI,
5,4,2,V0323,77,0x214,0xc0c0c0c0,0xc0c0c0c0,#FE-ADC 3 WR SPI,
5,4,2,V0323,78,0x215,0xc00080c0,0xc00080c0,#FE-ADC 3 WR SPI,
5,4,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,4,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,4,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,4,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,4,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,4,2,V0323,84,0x21b,0x80c080,0x80c080,#FE-ADC 4 WR SPI,
5,4,2,V0323,85,0x21c,0xc0000000,0xc0000000,#FE-ADC 4 WR SPI,
5,4,2,V0323,86,0x21d,0x80404000,0x80404000,#FE-ADC 4 WR SPI,
5,4,2,V0323,87,0x21e,0x80c08000,0x80c08000,#FE-ADC 4 WR SPI,
5,4,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,4,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,4,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,4,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,4,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,4,2,V0323,93,0x224,0x408080c0,0x408080c0,#FE-ADC 5 WR SPI,
5,4,2,V0323,94,0x225,0x80000080,0x80000080,#FE-ADC 5 WR SPI,
5,4,2,V0323,95,0x226,0xc0c04040,0xc0c04040,#FE-ADC 5 WR SPI,
5,4,2,V0323,96,0x227,0xc040,0xc040,#FE-ADC 5 WR SPI,
5,4,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,4,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,4,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,4,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,4,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,4,2,V0323,102,0x22d,0x40c000,0x40c000,#FE-ADC 6 WR SPI,
5,4,2,V0323,103,0x22e,0x80c080c0,0x80c080c0,#FE-ADC 6 WR SPI,
5,4,2,V0323,104,0x22f,0x40408000,0x40408000,#FE-ADC 6 WR SPI,
5,4,2,V0323,105,0x230,0x40c0c0,0x40c0c0,#FE-ADC 6 WR SPI,
5,4,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,4,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,4,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,4,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,4,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,4,2,V0323,111,0x236,0x400080,0x400080,#FE-ADC 7 WR SPI,
5,4,2,V0323,112,0x237,0x80800000,0x80800000,#FE-ADC 7 WR SPI,
5,4,2,V0323,113,0x238,0x804000,0x804000,#FE-ADC 7 WR SPI,
5,4,2,V0323,114,0x239,0x80c04040,0x80c04040,#FE-ADC 7 WR SPI,
5,4,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,4,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,4,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,4,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,4,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,4,2,V0323,120,0x23f,0x80800040,0x80800040,#FE-ADC 8 WR SPI,
5,4,2,V0323,121,0x240,0x40c040c0,0x40c040c0,#FE-ADC 8 WR SPI,
5,4,2,V0323,122,0x241,0x40c0,0x40c0,#FE-ADC 8 WR SPI,
5,4,2,V0323,123,0x242,0x400000,0x400000,#FE-ADC 8 WR SPI,
5,4,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,4,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,4,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,4,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,4,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,4,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,4,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,4,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,4,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,4,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
5,4,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
5,4,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
5,4,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
5,4,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
5,4,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
5,4,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
5,4,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
5,4,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
5,4,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
5,4,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
5,4,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
5,4,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
5,4,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
5,4,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
5,4,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
5,4,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
5,4,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,4,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,4,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,4,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
5,4,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
5,4,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
5,4,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
5,4,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
5,4,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
5,4,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
5,4,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
5,4,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
5,4,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
5,4,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
5,4,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
5,4,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
5,4,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
5,4,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
5,4,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
5,4,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
5,4,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
5,4,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
5,4,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
5,4,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
5,4,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
5,4,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
5,4,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
5,4,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
5,4,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
5,4,3,V0323,57,0x200,0xc04000c0,0xc04000c0,#FE-ADC 1 WR SPI,
5,4,3,V0323,58,0x201,0xc0408080,0xc0408080,#FE-ADC 1 WR SPI,
5,4,3,V0323,59,0x202,0x8080c080,0x8080c080,#FE-ADC 1 WR SPI,
5,4,3,V0323,60,0x203,0x80,0x80,#FE-ADC 1 WR SPI,
5,4,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
5,4,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
5,4,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,4,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
5,4,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
5,4,3,V0323,66,0x209,0x80c080,0x80c080,#FE-ADC 2 WR SPI,
5,4,3,V0323,67,0x20a,0x80808000,0x80808000,#FE-ADC 2 WR SPI,
5,4,3,V0323,68,0x20b,0x8040,0x8040,#FE-ADC 2 WR SPI,
5,4,3,V0323,69,0x20c,0x40000080,0x40000080,#FE-ADC 2 WR SPI,
5,4,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
5,4,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
5,4,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,4,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
5,4,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
5,4,3,V0323,75,0x212,0xc0408040,0xc0408040,#FE-ADC 3 WR SPI,
5,4,3,V0323,76,0x213,0x80c04040,0x80c04040,#FE-ADC 3 WR SPI,
5,4,3,V0323,77,0x214,0x408040,0x408040,#FE-ADC 3 WR SPI,
5,4,3,V0323,78,0x215,0x40408080,0x40408080,#FE-ADC 3 WR SPI,
5,4,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
5,4,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,4,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
5,4,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
5,4,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
5,4,3,V0323,84,0x21b,0x8000c000,0x8000c000,#FE-ADC 4 WR SPI,
5,4,3,V0323,85,0x21c,0x808000,0x808000,#FE-ADC 4 WR SPI,
5,4,3,V0323,86,0x21d,0x80004040,0x80004040,#FE-ADC 4 WR SPI,
5,4,3,V0323,87,0x21e,0xc04000,0xc04000,#FE-ADC 4 WR SPI,
5,4,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
5,4,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,4,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
5,4,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
5,4,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
5,4,3,V0323,93,0x224,0x804000,0x804000,#FE-ADC 5 WR SPI,
5,4,3,V0323,94,0x225,0xc0800080,0xc0800080,#FE-ADC 5 WR SPI,
5,4,3,V0323,95,0x226,0x800040,0x800040,#FE-ADC 5 WR SPI,
5,4,3,V0323,96,0x227,0x4000c0c0,0x4000c0c0,#FE-ADC 5 WR SPI,
5,4,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
5,4,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
5,4,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,4,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
5,4,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
5,4,3,V0323,102,0x22d,0x80000080,0x80000080,#FE-ADC 6 WR SPI,
5,4,3,V0323,103,0x22e,0x80400040,0x80400040,#FE-ADC 6 WR SPI,
5,4,3,V0323,104,0x22f,0x404040c0,0x404040c0,#FE-ADC 6 WR SPI,
5,4,3,V0323,105,0x230,0xc0800080,0xc0800080,#FE-ADC 6 WR SPI,
5,4,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
5,4,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
5,4,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,4,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
5,4,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
5,4,3,V0323,111,0x236,0xc00000c0,0xc00000c0,#FE-ADC 7 WR SPI,
5,4,3,V0323,112,0x237,0x40800080,0x40800080,#FE-ADC 7 WR SPI,
5,4,3,V0323,113,0x238,0x40804080,0x40804080,#FE-ADC 7 WR SPI,
5,4,3,V0323,114,0x239,0x40008000,0x40008000,#FE-ADC 7 WR SPI,
5,4,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
5,4,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,4,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
5,4,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
5,4,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
5,4,3,V0323,120,0x23f,0x80000040,0x80000040,#FE-ADC 8 WR SPI,
5,4,3,V0323,121,0x240,0x80804000,0x80804000,#FE-ADC 8 WR SPI,
5,4,3,V0323,122,0x241,0x40800080,0x40800080,#FE-ADC 8 WR SPI,
5,4,3,V0323,123,0x242,0x408000,0x408000,#FE-ADC 8 WR SPI,
5,4,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
5,4,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,4,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
5,4,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
5,4,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
5,4,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
5,4,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
5,4,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
5,4,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
5,4,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
5,4,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
5,4,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,0,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,0,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,0,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,0,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,0,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,0,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,0,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,0,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,0,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,0,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,0,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,0,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,0,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,0,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,0,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,0,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,0,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,0,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,0,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,0,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,0,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,0,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,0,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,0,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,0,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,0,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,0,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,0,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,0,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,0,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,0,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,0,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,0,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,0,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,0,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,0,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,0,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,0,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,0,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,0,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,0,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,0,0,V0323,57,0x200,0x8080c000,0x8080c000,#FE-ADC 1 WR SPI,
6,0,0,V0323,58,0x201,0x80000080,0x80000080,#FE-ADC 1 WR SPI,
6,0,0,V0323,59,0x202,0x804080,0x804080,#FE-ADC 1 WR SPI,
6,0,0,V0323,60,0x203,0x40c040,0x40c040,#FE-ADC 1 WR SPI,
6,0,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,0,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,0,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,0,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,0,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,0,0,V0323,66,0x209,0x80c0c040,0x80c0c040,#FE-ADC 2 WR SPI,
6,0,0,V0323,67,0x20a,0x40c04080,0x40c04080,#FE-ADC 2 WR SPI,
6,0,0,V0323,68,0x20b,0xc0800000,0xc0800000,#FE-ADC 2 WR SPI,
6,0,0,V0323,69,0x20c,0xc00040,0xc00040,#FE-ADC 2 WR SPI,
6,0,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,0,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,0,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,0,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,0,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,0,0,V0323,75,0x212,0x400080c0,0x400080c0,#FE-ADC 3 WR SPI,
6,0,0,V0323,76,0x213,0x400000,0x400000,#FE-ADC 3 WR SPI,
6,0,0,V0323,77,0x214,0x80800000,0x80800000,#FE-ADC 3 WR SPI,
6,0,0,V0323,78,0x215,0x8040c000,0x8040c000,#FE-ADC 3 WR SPI,
6,0,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,0,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,0,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,0,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,0,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,0,0,V0323,84,0x21b,0xc0c04000,0xc0c04000,#FE-ADC 4 WR SPI,
6,0,0,V0323,85,0x21c,0x800080,0x800080,#FE-ADC 4 WR SPI,
6,0,0,V0323,86,0x21d,0x80c04000,0x80c04000,#FE-ADC 4 WR SPI,
6,0,0,V0323,87,0x21e,0x804000c0,0x804000c0,#FE-ADC 4 WR SPI,
6,0,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,0,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,0,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,0,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,0,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,0,0,V0323,93,0x224,0x408000,0x408000,#FE-ADC 5 WR SPI,
6,0,0,V0323,94,0x225,0x4000c000,0x4000c000,#FE-ADC 5 WR SPI,
6,0,0,V0323,95,0x226,0x4080c0,0x4080c0,#FE-ADC 5 WR SPI,
6,0,0,V0323,96,0x227,0x80c0c040,0x80c0c040,#FE-ADC 5 WR SPI,
6,0,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,0,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,0,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,0,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,0,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,0,0,V0323,102,0x22d,0x800000c0,0x800000c0,#FE-ADC 6 WR SPI,
6,0,0,V0323,103,0x22e,0xc040,0xc040,#FE-ADC 6 WR SPI,
6,0,0,V0323,104,0x22f,0xc080c040,0xc080c040,#FE-ADC 6 WR SPI,
6,0,0,V0323,105,0x230,0xc00000,0xc00000,#FE-ADC 6 WR SPI,
6,0,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,0,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,0,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,0,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,0,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,0,0,V0323,111,0x236,0x808000c0,0x808000c0,#FE-ADC 7 WR SPI,
6,0,0,V0323,112,0x237,0xc0c0c080,0xc0c0c080,#FE-ADC 7 WR SPI,
6,0,0,V0323,113,0x238,0x40800000,0x40800000,#FE-ADC 7 WR SPI,
6,0,0,V0323,114,0x239,0x40000000,0x40000000,#FE-ADC 7 WR SPI,
6,0,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,0,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,0,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,0,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,0,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,0,0,V0323,120,0x23f,0x8000c000,0x8000c000,#FE-ADC 8 WR SPI,
6,0,0,V0323,121,0x240,0x80808000,0x80808000,#FE-ADC 8 WR SPI,
6,0,0,V0323,122,0x241,0x808080,0x808080,#FE-ADC 8 WR SPI,
6,0,0,V0323,123,0x242,0x40c08000,0x40c08000,#FE-ADC 8 WR SPI,
6,0,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,0,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,0,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,0,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,0,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,0,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,0,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,0,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,0,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,0,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,0,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,0,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,0,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,0,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,0,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,0,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,0,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,0,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,0,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,0,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,0,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,0,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,0,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,0,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,0,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,0,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,0,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,0,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,0,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,0,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,0,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,0,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,0,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,0,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,0,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,0,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,0,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,0,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,0,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,0,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,0,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,0,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,0,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,0,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,0,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,0,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,0,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,0,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,0,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,0,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,0,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,0,1,V0323,57,0x200,0x40c040c0,0x40c040c0,#FE-ADC 1 WR SPI,
6,0,1,V0323,58,0x201,0x804000,0x804000,#FE-ADC 1 WR SPI,
6,0,1,V0323,59,0x202,0xc080c0,0xc080c0,#FE-ADC 1 WR SPI,
6,0,1,V0323,60,0x203,0x800040c0,0x800040c0,#FE-ADC 1 WR SPI,
6,0,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,0,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,0,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,0,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,0,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,0,1,V0323,66,0x209,0x404000,0x404000,#FE-ADC 2 WR SPI,
6,0,1,V0323,67,0x20a,0x80000040,0x80000040,#FE-ADC 2 WR SPI,
6,0,1,V0323,68,0x20b,0xc080c000,0xc080c000,#FE-ADC 2 WR SPI,
6,0,1,V0323,69,0x20c,0x400040c0,0x400040c0,#FE-ADC 2 WR SPI,
6,0,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,0,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,0,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,0,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,0,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,0,1,V0323,75,0x212,0xc040c0c0,0xc040c0c0,#FE-ADC 3 WR SPI,
6,0,1,V0323,76,0x213,0x800000,0x800000,#FE-ADC 3 WR SPI,
6,0,1,V0323,77,0x214,0xc0808000,0xc0808000,#FE-ADC 3 WR SPI,
6,0,1,V0323,78,0x215,0x40000080,0x40000080,#FE-ADC 3 WR SPI,
6,0,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,0,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,0,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,0,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,0,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,0,1,V0323,84,0x21b,0xc000c080,0xc000c080,#FE-ADC 4 WR SPI,
6,0,1,V0323,85,0x21c,0xc080c0c0,0xc080c0c0,#FE-ADC 4 WR SPI,
6,0,1,V0323,86,0x21d,0xc080,0xc080,#FE-ADC 4 WR SPI,
6,0,1,V0323,87,0x21e,0x80008080,0x80008080,#FE-ADC 4 WR SPI,
6,0,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,0,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,0,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,0,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,0,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,0,1,V0323,93,0x224,0x80000000,0x80000000,#FE-ADC 5 WR SPI,
6,0,1,V0323,94,0x225,0xc080c0c0,0xc080c0c0,#FE-ADC 5 WR SPI,
6,0,1,V0323,95,0x226,0x400000c0,0x400000c0,#FE-ADC 5 WR SPI,
6,0,1,V0323,96,0x227,0x80c040,0x80c040,#FE-ADC 5 WR SPI,
6,0,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,0,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,0,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,0,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,0,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,0,1,V0323,102,0x22d,0x8000c000,0x8000c000,#FE-ADC 6 WR SPI,
6,0,1,V0323,103,0x22e,0x400080,0x400080,#FE-ADC 6 WR SPI,
6,0,1,V0323,104,0x22f,0x80c000,0x80c000,#FE-ADC 6 WR SPI,
6,0,1,V0323,105,0x230,0xc00000c0,0xc00000c0,#FE-ADC 6 WR SPI,
6,0,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,0,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,0,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,0,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,0,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,0,1,V0323,111,0x236,0x80800080,0x80800080,#FE-ADC 7 WR SPI,
6,0,1,V0323,112,0x237,0x80c08000,0x80c08000,#FE-ADC 7 WR SPI,
6,0,1,V0323,113,0x238,0x800000,0x800000,#FE-ADC 7 WR SPI,
6,0,1,V0323,114,0x239,0x404000,0x404000,#FE-ADC 7 WR SPI,
6,0,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,0,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,0,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,0,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,0,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,0,1,V0323,120,0x23f,0x4080c0,0x4080c0,#FE-ADC 8 WR SPI,
6,0,1,V0323,121,0x240,0x8000c0,0x8000c0,#FE-ADC 8 WR SPI,
6,0,1,V0323,122,0x241,0x80c040c0,0x80c040c0,#FE-ADC 8 WR SPI,
6,0,1,V0323,123,0x242,0x40c00080,0x40c00080,#FE-ADC 8 WR SPI,
6,0,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,0,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,0,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,0,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,0,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,0,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,0,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,0,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,0,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,0,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,0,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,0,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,0,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,0,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,0,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,0,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,0,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,0,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,0,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,0,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,0,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,0,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,0,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,0,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,0,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,0,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,0,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,0,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,0,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,0,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,0,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,0,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,0,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,0,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,0,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,0,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,0,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,0,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,0,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,0,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,0,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,0,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,0,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,0,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,0,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,0,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,0,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,0,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,0,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,0,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,0,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,0,2,V0323,57,0x200,0x40c00040,0x40c00040,#FE-ADC 1 WR SPI,
6,0,2,V0323,58,0x201,0x80808000,0x80808000,#FE-ADC 1 WR SPI,
6,0,2,V0323,59,0x202,0x400000c0,0x400000c0,#FE-ADC 1 WR SPI,
6,0,2,V0323,60,0x203,0x80008000,0x80008000,#FE-ADC 1 WR SPI,
6,0,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,0,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,0,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,0,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,0,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,0,2,V0323,66,0x209,0x8080c000,0x8080c000,#FE-ADC 2 WR SPI,
6,0,2,V0323,67,0x20a,0x804000,0x804000,#FE-ADC 2 WR SPI,
6,0,2,V0323,68,0x20b,0xc0408080,0xc0408080,#FE-ADC 2 WR SPI,
6,0,2,V0323,69,0x20c,0x408000,0x408000,#FE-ADC 2 WR SPI,
6,0,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,0,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,0,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,0,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,0,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,0,2,V0323,75,0x212,0xc0004080,0xc0004080,#FE-ADC 3 WR SPI,
6,0,2,V0323,76,0x213,0x80004040,0x80004040,#FE-ADC 3 WR SPI,
6,0,2,V0323,77,0x214,0xc0008000,0xc0008000,#FE-ADC 3 WR SPI,
6,0,2,V0323,78,0x215,0x8040c0,0x8040c0,#FE-ADC 3 WR SPI,
6,0,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,0,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,0,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,0,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,0,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,0,2,V0323,84,0x21b,0x80008080,0x80008080,#FE-ADC 4 WR SPI,
6,0,2,V0323,85,0x21c,0x80008000,0x80008000,#FE-ADC 4 WR SPI,
6,0,2,V0323,86,0x21d,0x800040,0x800040,#FE-ADC 4 WR SPI,
6,0,2,V0323,87,0x21e,0x80,0x80,#FE-ADC 4 WR SPI,
6,0,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,0,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,0,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,0,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,0,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,0,2,V0323,93,0x224,0x808000,0x808000,#FE-ADC 5 WR SPI,
6,0,2,V0323,94,0x225,0x8000,0x8000,#FE-ADC 5 WR SPI,
6,0,2,V0323,95,0x226,0x800080,0x800080,#FE-ADC 5 WR SPI,
6,0,2,V0323,96,0x227,0x808080,0x808080,#FE-ADC 5 WR SPI,
6,0,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,0,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,0,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,0,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,0,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,0,2,V0323,102,0x22d,0x80,0x80,#FE-ADC 6 WR SPI,
6,0,2,V0323,103,0x22e,0x80c0c080,0x80c0c080,#FE-ADC 6 WR SPI,
6,0,2,V0323,104,0x22f,0x80c08080,0x80c08080,#FE-ADC 6 WR SPI,
6,0,2,V0323,105,0x230,0xc0c08040,0xc0c08040,#FE-ADC 6 WR SPI,
6,0,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,0,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,0,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,0,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,0,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,0,2,V0323,111,0x236,0xc0000000,0xc0000000,#FE-ADC 7 WR SPI,
6,0,2,V0323,112,0x237,0x808080c0,0x808080c0,#FE-ADC 7 WR SPI,
6,0,2,V0323,113,0x238,0x8000c0,0x8000c0,#FE-ADC 7 WR SPI,
6,0,2,V0323,114,0x239,0xc00080c0,0xc00080c0,#FE-ADC 7 WR SPI,
6,0,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,0,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,0,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,0,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,0,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,0,2,V0323,120,0x23f,0x808040,0x808040,#FE-ADC 8 WR SPI,
6,0,2,V0323,121,0x240,0x8040,0x8040,#FE-ADC 8 WR SPI,
6,0,2,V0323,122,0x241,0x80c00080,0x80c00080,#FE-ADC 8 WR SPI,
6,0,2,V0323,123,0x242,0x4040,0x4040,#FE-ADC 8 WR SPI,
6,0,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,0,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,0,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,0,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,0,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,0,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,0,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,0,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,0,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,0,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,0,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,0,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,0,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,0,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,0,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,0,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,0,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,0,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,0,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,0,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,0,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,0,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,0,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,0,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,0,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,0,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,0,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,0,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,0,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,0,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,0,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,0,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,0,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,0,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,0,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,0,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,0,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,0,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,0,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,0,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,0,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,0,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,0,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,0,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,0,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,0,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,0,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,0,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,0,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,0,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,0,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,0,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,0,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,0,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,0,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,0,3,V0323,57,0x200,0xc000c000,0xc000c000,#FE-ADC 1 WR SPI,
6,0,3,V0323,58,0x201,0xc04040,0xc04040,#FE-ADC 1 WR SPI,
6,0,3,V0323,59,0x202,0x4080c0c0,0x4080c0c0,#FE-ADC 1 WR SPI,
6,0,3,V0323,60,0x203,0x800000c0,0x800000c0,#FE-ADC 1 WR SPI,
6,0,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,0,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,0,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,0,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,0,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,0,3,V0323,66,0x209,0x80c04080,0x80c04080,#FE-ADC 2 WR SPI,
6,0,3,V0323,67,0x20a,0x80804080,0x80804080,#FE-ADC 2 WR SPI,
6,0,3,V0323,68,0x20b,0x80000000,0x80000000,#FE-ADC 2 WR SPI,
6,0,3,V0323,69,0x20c,0x80400080,0x80400080,#FE-ADC 2 WR SPI,
6,0,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,0,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,0,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,0,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,0,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,0,3,V0323,75,0x212,0x80404000,0x80404000,#FE-ADC 3 WR SPI,
6,0,3,V0323,76,0x213,0x80008040,0x80008040,#FE-ADC 3 WR SPI,
6,0,3,V0323,77,0x214,0xc040c0,0xc040c0,#FE-ADC 3 WR SPI,
6,0,3,V0323,78,0x215,0x40008000,0x40008000,#FE-ADC 3 WR SPI,
6,0,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,0,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,0,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,0,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,0,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,0,3,V0323,84,0x21b,0x80008000,0x80008000,#FE-ADC 4 WR SPI,
6,0,3,V0323,85,0x21c,0x80008040,0x80008040,#FE-ADC 4 WR SPI,
6,0,3,V0323,86,0x21d,0x8000,0x8000,#FE-ADC 4 WR SPI,
6,0,3,V0323,87,0x21e,0x4000c000,0x4000c000,#FE-ADC 4 WR SPI,
6,0,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,0,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,0,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,0,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,0,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,0,3,V0323,93,0x224,0x800080c0,0x800080c0,#FE-ADC 5 WR SPI,
6,0,3,V0323,94,0x225,0x8040c000,0x8040c000,#FE-ADC 5 WR SPI,
6,0,3,V0323,95,0x226,0x408080c0,0x408080c0,#FE-ADC 5 WR SPI,
6,0,3,V0323,96,0x227,0x80800080,0x80800080,#FE-ADC 5 WR SPI,
6,0,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,0,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,0,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,0,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,0,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,0,3,V0323,102,0x22d,0x400080,0x400080,#FE-ADC 6 WR SPI,
6,0,3,V0323,103,0x22e,0x80408080,0x80408080,#FE-ADC 6 WR SPI,
6,0,3,V0323,104,0x22f,0xc0c00000,0xc0c00000,#FE-ADC 6 WR SPI,
6,0,3,V0323,105,0x230,0x80808040,0x80808040,#FE-ADC 6 WR SPI,
6,0,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,0,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,0,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,0,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,0,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,0,3,V0323,111,0x236,0x808080,0x808080,#FE-ADC 7 WR SPI,
6,0,3,V0323,112,0x237,0x40008040,0x40008040,#FE-ADC 7 WR SPI,
6,0,3,V0323,113,0x238,0x40408000,0x40408000,#FE-ADC 7 WR SPI,
6,0,3,V0323,114,0x239,0x80c00000,0x80c00000,#FE-ADC 7 WR SPI,
6,0,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,0,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,0,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,0,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,0,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,0,3,V0323,120,0x23f,0x4040c040,0x4040c040,#FE-ADC 8 WR SPI,
6,0,3,V0323,121,0x240,0x808000c0,0x808000c0,#FE-ADC 8 WR SPI,
6,0,3,V0323,122,0x241,0xc04040,0xc04040,#FE-ADC 8 WR SPI,
6,0,3,V0323,123,0x242,0x4040,0x4040,#FE-ADC 8 WR SPI,
6,0,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,0,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,0,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,0,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,0,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,0,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,0,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,0,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,0,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,0,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,0,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,0,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,1,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,1,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,1,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,1,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,1,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,1,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,1,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,1,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,1,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,1,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,1,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,1,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,1,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,1,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,1,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,1,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,1,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,1,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,1,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,1,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,1,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,1,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,1,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,1,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,1,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,1,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,1,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,1,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,1,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,1,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,1,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,1,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,1,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,1,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,1,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,1,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,1,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,1,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,1,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,1,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,1,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,1,0,V0323,57,0x200,0x40000000,0x40000000,#FE-ADC 1 WR SPI,
6,1,0,V0323,58,0x201,0x4080c080,0x4080c080,#FE-ADC 1 WR SPI,
6,1,0,V0323,59,0x202,0x804080c0,0x804080c0,#FE-ADC 1 WR SPI,
6,1,0,V0323,60,0x203,0xc0804000,0xc0804000,#FE-ADC 1 WR SPI,
6,1,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,1,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,1,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,1,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,1,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,1,0,V0323,66,0x209,0x80800040,0x80800040,#FE-ADC 2 WR SPI,
6,1,0,V0323,67,0x20a,0xc0c00080,0xc0c00080,#FE-ADC 2 WR SPI,
6,1,0,V0323,68,0x20b,0xc08080,0xc08080,#FE-ADC 2 WR SPI,
6,1,0,V0323,69,0x20c,0x80808080,0x80808080,#FE-ADC 2 WR SPI,
6,1,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,1,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,1,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,1,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,1,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,1,0,V0323,75,0x212,0x80008040,0x80008040,#FE-ADC 3 WR SPI,
6,1,0,V0323,76,0x213,0x40404080,0x40404080,#FE-ADC 3 WR SPI,
6,1,0,V0323,77,0x214,0xc00040c0,0xc00040c0,#FE-ADC 3 WR SPI,
6,1,0,V0323,78,0x215,0x80808080,0x80808080,#FE-ADC 3 WR SPI,
6,1,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,1,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,1,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,1,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,1,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,1,0,V0323,84,0x21b,0x8000c080,0x8000c080,#FE-ADC 4 WR SPI,
6,1,0,V0323,85,0x21c,0x8000c0,0x8000c0,#FE-ADC 4 WR SPI,
6,1,0,V0323,86,0x21d,0xc0c000,0xc0c000,#FE-ADC 4 WR SPI,
6,1,0,V0323,87,0x21e,0x8040c000,0x8040c000,#FE-ADC 4 WR SPI,
6,1,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,1,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,1,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,1,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,1,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,1,0,V0323,93,0x224,0xc0000080,0xc0000080,#FE-ADC 5 WR SPI,
6,1,0,V0323,94,0x225,0xc00080,0xc00080,#FE-ADC 5 WR SPI,
6,1,0,V0323,95,0x226,0x80004000,0x80004000,#FE-ADC 5 WR SPI,
6,1,0,V0323,96,0x227,0x0,0x0,#FE-ADC 5 WR SPI,
6,1,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,1,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,1,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,1,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,1,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,1,0,V0323,102,0x22d,0xc0c0,0xc0c0,#FE-ADC 6 WR SPI,
6,1,0,V0323,103,0x22e,0x404000,0x404000,#FE-ADC 6 WR SPI,
6,1,0,V0323,104,0x22f,0xc0400080,0xc0400080,#FE-ADC 6 WR SPI,
6,1,0,V0323,105,0x230,0x408000,0x408000,#FE-ADC 6 WR SPI,
6,1,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,1,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,1,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,1,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,1,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,1,0,V0323,111,0x236,0x80008000,0x80008000,#FE-ADC 7 WR SPI,
6,1,0,V0323,112,0x237,0x8000c080,0x8000c080,#FE-ADC 7 WR SPI,
6,1,0,V0323,113,0x238,0x8040,0x8040,#FE-ADC 7 WR SPI,
6,1,0,V0323,114,0x239,0x80408000,0x80408000,#FE-ADC 7 WR SPI,
6,1,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,1,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,1,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,1,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,1,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,1,0,V0323,120,0x23f,0x80,0x80,#FE-ADC 8 WR SPI,
6,1,0,V0323,121,0x240,0x40800080,0x40800080,#FE-ADC 8 WR SPI,
6,1,0,V0323,122,0x241,0x80008000,0x80008000,#FE-ADC 8 WR SPI,
6,1,0,V0323,123,0x242,0x800040c0,0x800040c0,#FE-ADC 8 WR SPI,
6,1,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,1,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,1,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,1,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,1,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,1,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,1,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,1,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,1,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,1,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,1,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,1,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,1,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,1,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,1,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,1,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,1,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,1,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,1,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,1,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,1,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,1,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,1,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,1,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,1,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,1,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,1,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,1,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,1,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,1,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,1,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,1,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,1,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,1,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,1,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,1,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,1,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,1,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,1,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,1,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,1,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,1,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,1,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,1,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,1,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,1,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,1,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,1,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,1,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,1,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,1,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,1,1,V0323,57,0x200,0x4040c0c0,0x4040c0c0,#FE-ADC 1 WR SPI,
6,1,1,V0323,58,0x201,0x80c0c080,0x80c0c080,#FE-ADC 1 WR SPI,
6,1,1,V0323,59,0x202,0x40400080,0x40400080,#FE-ADC 1 WR SPI,
6,1,1,V0323,60,0x203,0xc0,0xc0,#FE-ADC 1 WR SPI,
6,1,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,1,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,1,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,1,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,1,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,1,1,V0323,66,0x209,0xc0408040,0xc0408040,#FE-ADC 2 WR SPI,
6,1,1,V0323,67,0x20a,0xc0008000,0xc0008000,#FE-ADC 2 WR SPI,
6,1,1,V0323,68,0x20b,0x408000,0x408000,#FE-ADC 2 WR SPI,
6,1,1,V0323,69,0x20c,0x8000c040,0x8000c040,#FE-ADC 2 WR SPI,
6,1,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,1,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,1,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,1,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,1,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,1,1,V0323,75,0x212,0xc0008080,0xc0008080,#FE-ADC 3 WR SPI,
6,1,1,V0323,76,0x213,0xc0000040,0xc0000040,#FE-ADC 3 WR SPI,
6,1,1,V0323,77,0x214,0x800000,0x800000,#FE-ADC 3 WR SPI,
6,1,1,V0323,78,0x215,0xc0008080,0xc0008080,#FE-ADC 3 WR SPI,
6,1,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,1,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,1,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,1,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,1,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,1,1,V0323,84,0x21b,0x80,0x80,#FE-ADC 4 WR SPI,
6,1,1,V0323,85,0x21c,0x80c0c0,0x80c0c0,#FE-ADC 4 WR SPI,
6,1,1,V0323,86,0x21d,0x80400000,0x80400000,#FE-ADC 4 WR SPI,
6,1,1,V0323,87,0x21e,0x8040c0c0,0x8040c0c0,#FE-ADC 4 WR SPI,
6,1,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,1,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,1,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,1,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,1,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,1,1,V0323,93,0x224,0x80008000,0x80008000,#FE-ADC 5 WR SPI,
6,1,1,V0323,94,0x225,0x808040c0,0x808040c0,#FE-ADC 5 WR SPI,
6,1,1,V0323,95,0x226,0x80808000,0x80808000,#FE-ADC 5 WR SPI,
6,1,1,V0323,96,0x227,0x80c08040,0x80c08040,#FE-ADC 5 WR SPI,
6,1,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,1,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,1,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,1,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,1,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,1,1,V0323,102,0x22d,0x8080c000,0x8080c000,#FE-ADC 6 WR SPI,
6,1,1,V0323,103,0x22e,0xc0c08080,0xc0c08080,#FE-ADC 6 WR SPI,
6,1,1,V0323,104,0x22f,0x400000,0x400000,#FE-ADC 6 WR SPI,
6,1,1,V0323,105,0x230,0x40000000,0x40000000,#FE-ADC 6 WR SPI,
6,1,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,1,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,1,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,1,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,1,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,1,1,V0323,111,0x236,0x808000,0x808000,#FE-ADC 7 WR SPI,
6,1,1,V0323,112,0x237,0x8000,0x8000,#FE-ADC 7 WR SPI,
6,1,1,V0323,113,0x238,0xc00080,0xc00080,#FE-ADC 7 WR SPI,
6,1,1,V0323,114,0x239,0x408040,0x408040,#FE-ADC 7 WR SPI,
6,1,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,1,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,1,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,1,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,1,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,1,1,V0323,120,0x23f,0x80000080,0x80000080,#FE-ADC 8 WR SPI,
6,1,1,V0323,121,0x240,0x40000080,0x40000080,#FE-ADC 8 WR SPI,
6,1,1,V0323,122,0x241,0x408000,0x408000,#FE-ADC 8 WR SPI,
6,1,1,V0323,123,0x242,0x80c0c0,0x80c0c0,#FE-ADC 8 WR SPI,
6,1,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,1,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,1,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,1,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,1,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,1,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,1,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,1,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,1,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,1,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,1,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,1,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,1,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,1,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,1,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,1,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,1,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,1,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,1,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,1,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,1,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,1,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,1,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,1,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,1,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,1,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,1,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,1,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,1,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,1,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,1,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,1,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,1,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,1,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,1,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,1,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,1,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,1,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,1,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,1,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,1,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,1,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,1,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,1,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,1,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,1,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,1,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,1,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,1,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,1,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,1,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,1,2,V0323,57,0x200,0x808000,0x808000,#FE-ADC 1 WR SPI,
6,1,2,V0323,58,0x201,0x80004080,0x80004080,#FE-ADC 1 WR SPI,
6,1,2,V0323,59,0x202,0xc0000000,0xc0000000,#FE-ADC 1 WR SPI,
6,1,2,V0323,60,0x203,0x4040c000,0x4040c000,#FE-ADC 1 WR SPI,
6,1,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,1,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,1,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,1,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,1,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,1,2,V0323,66,0x209,0x80c04040,0x80c04040,#FE-ADC 2 WR SPI,
6,1,2,V0323,67,0x20a,0xc080c0,0xc080c0,#FE-ADC 2 WR SPI,
6,1,2,V0323,68,0x20b,0x80c08000,0x80c08000,#FE-ADC 2 WR SPI,
6,1,2,V0323,69,0x20c,0x80408080,0x80408080,#FE-ADC 2 WR SPI,
6,1,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,1,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,1,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,1,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,1,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,1,2,V0323,75,0x212,0x8040c0,0x8040c0,#FE-ADC 3 WR SPI,
6,1,2,V0323,76,0x213,0xc0008080,0xc0008080,#FE-ADC 3 WR SPI,
6,1,2,V0323,77,0x214,0x80408080,0x80408080,#FE-ADC 3 WR SPI,
6,1,2,V0323,78,0x215,0x80c08000,0x80c08000,#FE-ADC 3 WR SPI,
6,1,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,1,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,1,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,1,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,1,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,1,2,V0323,84,0x21b,0xc000c000,0xc000c000,#FE-ADC 4 WR SPI,
6,1,2,V0323,85,0x21c,0xc0c0c0,0xc0c0c0,#FE-ADC 4 WR SPI,
6,1,2,V0323,86,0x21d,0x808080c0,0x808080c0,#FE-ADC 4 WR SPI,
6,1,2,V0323,87,0x21e,0x808080,0x808080,#FE-ADC 4 WR SPI,
6,1,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,1,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,1,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,1,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,1,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,1,2,V0323,93,0x224,0xc0808040,0xc0808040,#FE-ADC 5 WR SPI,
6,1,2,V0323,94,0x225,0xc0c080,0xc0c080,#FE-ADC 5 WR SPI,
6,1,2,V0323,95,0x226,0x40400080,0x40400080,#FE-ADC 5 WR SPI,
6,1,2,V0323,96,0x227,0x80800000,0x80800000,#FE-ADC 5 WR SPI,
6,1,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,1,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,1,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,1,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,1,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,1,2,V0323,102,0x22d,0x80c08040,0x80c08040,#FE-ADC 6 WR SPI,
6,1,2,V0323,103,0x22e,0x8000c000,0x8000c000,#FE-ADC 6 WR SPI,
6,1,2,V0323,104,0x22f,0x4080c000,0x4080c000,#FE-ADC 6 WR SPI,
6,1,2,V0323,105,0x230,0x80808040,0x80808040,#FE-ADC 6 WR SPI,
6,1,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,1,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,1,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,1,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,1,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,1,2,V0323,111,0x236,0xc0c040,0xc0c040,#FE-ADC 7 WR SPI,
6,1,2,V0323,112,0x237,0xc080c000,0xc080c000,#FE-ADC 7 WR SPI,
6,1,2,V0323,113,0x238,0x400040,0x400040,#FE-ADC 7 WR SPI,
6,1,2,V0323,114,0x239,0xc08080,0xc08080,#FE-ADC 7 WR SPI,
6,1,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,1,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,1,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,1,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,1,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,1,2,V0323,120,0x23f,0xc0,0xc0,#FE-ADC 8 WR SPI,
6,1,2,V0323,121,0x240,0x8000c0c0,0x8000c0c0,#FE-ADC 8 WR SPI,
6,1,2,V0323,122,0x241,0x40400000,0x40400000,#FE-ADC 8 WR SPI,
6,1,2,V0323,123,0x242,0x808080,0x808080,#FE-ADC 8 WR SPI,
6,1,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,1,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,1,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,1,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,1,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,1,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,1,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,1,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,1,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,1,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,1,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,1,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,1,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,1,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,1,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,1,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,1,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,1,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,1,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,1,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,1,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,1,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,1,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,1,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,1,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,1,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,1,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,1,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,1,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,1,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,1,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,1,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,1,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,1,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,1,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,1,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,1,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,1,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,1,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,1,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,1,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,1,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,1,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,1,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,1,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,1,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,1,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,1,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,1,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,1,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,1,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,1,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,1,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,1,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,1,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,1,3,V0323,57,0x200,0xc080c080,0xc080c080,#FE-ADC 1 WR SPI,
6,1,3,V0323,58,0x201,0xc0c080c0,0xc0c080c0,#FE-ADC 1 WR SPI,
6,1,3,V0323,59,0x202,0x80808080,0x80808080,#FE-ADC 1 WR SPI,
6,1,3,V0323,60,0x203,0x800080,0x800080,#FE-ADC 1 WR SPI,
6,1,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,1,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,1,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,1,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,1,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,1,3,V0323,66,0x209,0x80800080,0x80800080,#FE-ADC 2 WR SPI,
6,1,3,V0323,67,0x20a,0x40408000,0x40408000,#FE-ADC 2 WR SPI,
6,1,3,V0323,68,0x20b,0x400000c0,0x400000c0,#FE-ADC 2 WR SPI,
6,1,3,V0323,69,0x20c,0x40408000,0x40408000,#FE-ADC 2 WR SPI,
6,1,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,1,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,1,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,1,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,1,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,1,3,V0323,75,0x212,0x80c00000,0x80c00000,#FE-ADC 3 WR SPI,
6,1,3,V0323,76,0x213,0x80804080,0x80804080,#FE-ADC 3 WR SPI,
6,1,3,V0323,77,0x214,0x408080c0,0x408080c0,#FE-ADC 3 WR SPI,
6,1,3,V0323,78,0x215,0xc0408080,0xc0408080,#FE-ADC 3 WR SPI,
6,1,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,1,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,1,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,1,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,1,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,1,3,V0323,84,0x21b,0x40404080,0x40404080,#FE-ADC 4 WR SPI,
6,1,3,V0323,85,0x21c,0x80000000,0x80000000,#FE-ADC 4 WR SPI,
6,1,3,V0323,86,0x21d,0x80008040,0x80008040,#FE-ADC 4 WR SPI,
6,1,3,V0323,87,0x21e,0xc0800040,0xc0800040,#FE-ADC 4 WR SPI,
6,1,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,1,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,1,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,1,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,1,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,1,3,V0323,93,0x224,0x80c08080,0x80c08080,#FE-ADC 5 WR SPI,
6,1,3,V0323,94,0x225,0x80808000,0x80808000,#FE-ADC 5 WR SPI,
6,1,3,V0323,95,0x226,0x800040,0x800040,#FE-ADC 5 WR SPI,
6,1,3,V0323,96,0x227,0x40c08080,0x40c08080,#FE-ADC 5 WR SPI,
6,1,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,1,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,1,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,1,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,1,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,1,3,V0323,102,0x22d,0x408080,0x408080,#FE-ADC 6 WR SPI,
6,1,3,V0323,103,0x22e,0xc08000,0xc08000,#FE-ADC 6 WR SPI,
6,1,3,V0323,104,0x22f,0xc0008080,0xc0008080,#FE-ADC 6 WR SPI,
6,1,3,V0323,105,0x230,0xc08040c0,0xc08040c0,#FE-ADC 6 WR SPI,
6,1,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,1,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,1,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,1,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,1,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,1,3,V0323,111,0x236,0x8080c000,0x8080c000,#FE-ADC 7 WR SPI,
6,1,3,V0323,112,0x237,0xc0000080,0xc0000080,#FE-ADC 7 WR SPI,
6,1,3,V0323,113,0x238,0x40800040,0x40800040,#FE-ADC 7 WR SPI,
6,1,3,V0323,114,0x239,0x40008040,0x40008040,#FE-ADC 7 WR SPI,
6,1,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,1,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,1,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,1,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,1,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,1,3,V0323,120,0x23f,0x80,0x80,#FE-ADC 8 WR SPI,
6,1,3,V0323,121,0x240,0xc0408000,0xc0408000,#FE-ADC 8 WR SPI,
6,1,3,V0323,122,0x241,0x8080c000,0x8080c000,#FE-ADC 8 WR SPI,
6,1,3,V0323,123,0x242,0xc040,0xc040,#FE-ADC 8 WR SPI,
6,1,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,1,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,1,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,1,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,1,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,1,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,1,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,1,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,1,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,1,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,1,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,1,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,2,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,2,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,2,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,2,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,2,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,2,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,2,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,2,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,2,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,2,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,2,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,2,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,2,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,2,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,2,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,2,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,2,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,2,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,2,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,2,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,2,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,2,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,2,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,2,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,2,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,2,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,2,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,2,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,2,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,2,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,2,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,2,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,2,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,2,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,2,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,2,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,2,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,2,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,2,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,2,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,2,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,2,0,V0323,57,0x200,0x40004000,0x40004000,#FE-ADC 1 WR SPI,
6,2,0,V0323,58,0x201,0x808040,0x808040,#FE-ADC 1 WR SPI,
6,2,0,V0323,59,0x202,0x40000000,0x40000000,#FE-ADC 1 WR SPI,
6,2,0,V0323,60,0x203,0xc040c000,0xc040c000,#FE-ADC 1 WR SPI,
6,2,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,2,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,2,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,2,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,2,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,2,0,V0323,66,0x209,0x804080,0x804080,#FE-ADC 2 WR SPI,
6,2,0,V0323,67,0x20a,0xc08040,0xc08040,#FE-ADC 2 WR SPI,
6,2,0,V0323,68,0x20b,0x80004040,0x80004040,#FE-ADC 2 WR SPI,
6,2,0,V0323,69,0x20c,0x4080,0x4080,#FE-ADC 2 WR SPI,
6,2,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,2,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,2,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,2,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,2,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,2,0,V0323,75,0x212,0x80c0,0x80c0,#FE-ADC 3 WR SPI,
6,2,0,V0323,76,0x213,0x808080,0x808080,#FE-ADC 3 WR SPI,
6,2,0,V0323,77,0x214,0x80804040,0x80804040,#FE-ADC 3 WR SPI,
6,2,0,V0323,78,0x215,0x80808080,0x80808080,#FE-ADC 3 WR SPI,
6,2,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,2,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,2,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,2,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,2,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,2,0,V0323,84,0x21b,0xc00040c0,0xc00040c0,#FE-ADC 4 WR SPI,
6,2,0,V0323,85,0x21c,0xc08000,0xc08000,#FE-ADC 4 WR SPI,
6,2,0,V0323,86,0x21d,0x80400080,0x80400080,#FE-ADC 4 WR SPI,
6,2,0,V0323,87,0x21e,0xc040,0xc040,#FE-ADC 4 WR SPI,
6,2,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,2,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,2,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,2,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,2,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,2,0,V0323,93,0x224,0x80000040,0x80000040,#FE-ADC 5 WR SPI,
6,2,0,V0323,94,0x225,0x8000c080,0x8000c080,#FE-ADC 5 WR SPI,
6,2,0,V0323,95,0x226,0x4000c040,0x4000c040,#FE-ADC 5 WR SPI,
6,2,0,V0323,96,0x227,0x40c00000,0x40c00000,#FE-ADC 5 WR SPI,
6,2,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,2,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,2,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,2,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,2,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,2,0,V0323,102,0x22d,0x800080,0x800080,#FE-ADC 6 WR SPI,
6,2,0,V0323,103,0x22e,0x404040,0x404040,#FE-ADC 6 WR SPI,
6,2,0,V0323,104,0x22f,0x40c08000,0x40c08000,#FE-ADC 6 WR SPI,
6,2,0,V0323,105,0x230,0x800040,0x800040,#FE-ADC 6 WR SPI,
6,2,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,2,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,2,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,2,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,2,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,2,0,V0323,111,0x236,0x80008040,0x80008040,#FE-ADC 7 WR SPI,
6,2,0,V0323,112,0x237,0x80000080,0x80000080,#FE-ADC 7 WR SPI,
6,2,0,V0323,113,0x238,0x80c080,0x80c080,#FE-ADC 7 WR SPI,
6,2,0,V0323,114,0x239,0xc0808080,0xc0808080,#FE-ADC 7 WR SPI,
6,2,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,2,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,2,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,2,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,2,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,2,0,V0323,120,0x23f,0x4000,0x4000,#FE-ADC 8 WR SPI,
6,2,0,V0323,121,0x240,0x808000,0x808000,#FE-ADC 8 WR SPI,
6,2,0,V0323,122,0x241,0x80c080,0x80c080,#FE-ADC 8 WR SPI,
6,2,0,V0323,123,0x242,0x80804080,0x80804080,#FE-ADC 8 WR SPI,
6,2,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,2,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,2,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,2,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,2,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,2,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,2,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,2,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,2,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,2,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,2,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,2,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,2,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,2,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,2,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,2,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,2,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,2,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,2,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,2,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,2,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,2,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,2,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,2,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,2,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,2,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,2,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,2,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,2,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,2,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,2,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,2,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,2,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,2,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,2,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,2,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,2,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,2,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,2,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,2,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,2,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,2,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,2,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,2,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,2,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,2,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,2,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,2,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,2,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,2,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,2,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,2,1,V0323,57,0x200,0xc0804040,0xc0804040,#FE-ADC 1 WR SPI,
6,2,1,V0323,58,0x201,0x80408000,0x80408000,#FE-ADC 1 WR SPI,
6,2,1,V0323,59,0x202,0x80800000,0x80800000,#FE-ADC 1 WR SPI,
6,2,1,V0323,60,0x203,0x800080c0,0x800080c0,#FE-ADC 1 WR SPI,
6,2,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,2,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,2,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,2,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,2,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,2,1,V0323,66,0x209,0x8080c000,0x8080c000,#FE-ADC 2 WR SPI,
6,2,1,V0323,67,0x20a,0x800080c0,0x800080c0,#FE-ADC 2 WR SPI,
6,2,1,V0323,68,0x20b,0xc0000080,0xc0000080,#FE-ADC 2 WR SPI,
6,2,1,V0323,69,0x20c,0x808000,0x808000,#FE-ADC 2 WR SPI,
6,2,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,2,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,2,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,2,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,2,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,2,1,V0323,75,0x212,0x40c00080,0x40c00080,#FE-ADC 3 WR SPI,
6,2,1,V0323,76,0x213,0x80c04040,0x80c04040,#FE-ADC 3 WR SPI,
6,2,1,V0323,77,0x214,0xc0c00000,0xc0c00000,#FE-ADC 3 WR SPI,
6,2,1,V0323,78,0x215,0x80c08080,0x80c08080,#FE-ADC 3 WR SPI,
6,2,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,2,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,2,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,2,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,2,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,2,1,V0323,84,0x21b,0x4080,0x4080,#FE-ADC 4 WR SPI,
6,2,1,V0323,85,0x21c,0x804000,0x804000,#FE-ADC 4 WR SPI,
6,2,1,V0323,86,0x21d,0xc0008040,0xc0008040,#FE-ADC 4 WR SPI,
6,2,1,V0323,87,0x21e,0x80408000,0x80408000,#FE-ADC 4 WR SPI,
6,2,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,2,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,2,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,2,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,2,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,2,1,V0323,93,0x224,0x800000c0,0x800000c0,#FE-ADC 5 WR SPI,
6,2,1,V0323,94,0x225,0x8080,0x8080,#FE-ADC 5 WR SPI,
6,2,1,V0323,95,0x226,0x40800000,0x40800000,#FE-ADC 5 WR SPI,
6,2,1,V0323,96,0x227,0xc00080,0xc00080,#FE-ADC 5 WR SPI,
6,2,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,2,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,2,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,2,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,2,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,2,1,V0323,102,0x22d,0x8000,0x8000,#FE-ADC 6 WR SPI,
6,2,1,V0323,103,0x22e,0x80808000,0x80808000,#FE-ADC 6 WR SPI,
6,2,1,V0323,104,0x22f,0x40804080,0x40804080,#FE-ADC 6 WR SPI,
6,2,1,V0323,105,0x230,0x40808080,0x40808080,#FE-ADC 6 WR SPI,
6,2,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,2,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,2,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,2,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,2,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,2,1,V0323,111,0x236,0x40000080,0x40000080,#FE-ADC 7 WR SPI,
6,2,1,V0323,112,0x237,0xc04080c0,0xc04080c0,#FE-ADC 7 WR SPI,
6,2,1,V0323,113,0x238,0xc0c0,0xc0c0,#FE-ADC 7 WR SPI,
6,2,1,V0323,114,0x239,0x80c0c080,0x80c0c080,#FE-ADC 7 WR SPI,
6,2,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,2,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,2,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,2,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,2,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,2,1,V0323,120,0x23f,0x80c04040,0x80c04040,#FE-ADC 8 WR SPI,
6,2,1,V0323,121,0x240,0x80008000,0x80008000,#FE-ADC 8 WR SPI,
6,2,1,V0323,122,0x241,0x400040,0x400040,#FE-ADC 8 WR SPI,
6,2,1,V0323,123,0x242,0xc000c000,0xc000c000,#FE-ADC 8 WR SPI,
6,2,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,2,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,2,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,2,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,2,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,2,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,2,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,2,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,2,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,2,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,2,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,2,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,2,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,2,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,2,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,2,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,2,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,2,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,2,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,2,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,2,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,2,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,2,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,2,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,2,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,2,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,2,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,2,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,2,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,2,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,2,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,2,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,2,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,2,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,2,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,2,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,2,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,2,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,2,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,2,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,2,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,2,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,2,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,2,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,2,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,2,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,2,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,2,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,2,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,2,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,2,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,2,2,V0323,57,0x200,0xc00040,0xc00040,#FE-ADC 1 WR SPI,
6,2,2,V0323,58,0x201,0x80808080,0x80808080,#FE-ADC 1 WR SPI,
6,2,2,V0323,59,0x202,0xc0400080,0xc0400080,#FE-ADC 1 WR SPI,
6,2,2,V0323,60,0x203,0x80400040,0x80400040,#FE-ADC 1 WR SPI,
6,2,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,2,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,2,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,2,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,2,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,2,2,V0323,66,0x209,0xc00000,0xc00000,#FE-ADC 2 WR SPI,
6,2,2,V0323,67,0x20a,0xc080,0xc080,#FE-ADC 2 WR SPI,
6,2,2,V0323,68,0x20b,0x80404000,0x80404000,#FE-ADC 2 WR SPI,
6,2,2,V0323,69,0x20c,0xc00000,0xc00000,#FE-ADC 2 WR SPI,
6,2,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,2,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,2,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,2,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,2,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,2,2,V0323,75,0x212,0x40808040,0x40808040,#FE-ADC 3 WR SPI,
6,2,2,V0323,76,0x213,0x8040c080,0x8040c080,#FE-ADC 3 WR SPI,
6,2,2,V0323,77,0x214,0x800000,0x800000,#FE-ADC 3 WR SPI,
6,2,2,V0323,78,0x215,0x404080c0,0x404080c0,#FE-ADC 3 WR SPI,
6,2,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,2,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,2,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,2,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,2,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,2,2,V0323,84,0x21b,0x408040,0x408040,#FE-ADC 4 WR SPI,
6,2,2,V0323,85,0x21c,0xc0008040,0xc0008040,#FE-ADC 4 WR SPI,
6,2,2,V0323,86,0x21d,0x40408000,0x40408000,#FE-ADC 4 WR SPI,
6,2,2,V0323,87,0x21e,0x40808040,0x40808040,#FE-ADC 4 WR SPI,
6,2,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,2,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,2,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,2,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,2,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,2,2,V0323,93,0x224,0x8000c0c0,0x8000c0c0,#FE-ADC 5 WR SPI,
6,2,2,V0323,94,0x225,0x40808000,0x40808000,#FE-ADC 5 WR SPI,
6,2,2,V0323,95,0x226,0x80804080,0x80804080,#FE-ADC 5 WR SPI,
6,2,2,V0323,96,0x227,0x80c00080,0x80c00080,#FE-ADC 5 WR SPI,
6,2,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,2,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,2,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,2,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,2,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,2,2,V0323,102,0x22d,0xc0400000,0xc0400000,#FE-ADC 6 WR SPI,
6,2,2,V0323,103,0x22e,0xc08080,0xc08080,#FE-ADC 6 WR SPI,
6,2,2,V0323,104,0x22f,0x8040c040,0x8040c040,#FE-ADC 6 WR SPI,
6,2,2,V0323,105,0x230,0x40c0c000,0x40c0c000,#FE-ADC 6 WR SPI,
6,2,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,2,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,2,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,2,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,2,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,2,2,V0323,111,0x236,0x0,0x0,#FE-ADC 7 WR SPI,
6,2,2,V0323,112,0x237,0xc00000c0,0xc00000c0,#FE-ADC 7 WR SPI,
6,2,2,V0323,113,0x238,0x808000c0,0x808000c0,#FE-ADC 7 WR SPI,
6,2,2,V0323,114,0x239,0x80804080,0x80804080,#FE-ADC 7 WR SPI,
6,2,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,2,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,2,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,2,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,2,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,2,2,V0323,120,0x23f,0x80404080,0x80404080,#FE-ADC 8 WR SPI,
6,2,2,V0323,121,0x240,0x80008000,0x80008000,#FE-ADC 8 WR SPI,
6,2,2,V0323,122,0x241,0x808080c0,0x808080c0,#FE-ADC 8 WR SPI,
6,2,2,V0323,123,0x242,0x40808080,0x40808080,#FE-ADC 8 WR SPI,
6,2,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,2,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,2,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,2,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,2,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,2,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,2,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,2,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,2,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,2,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,2,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,2,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,2,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,2,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,2,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,2,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,2,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,2,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,2,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,2,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,2,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,2,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,2,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,2,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,2,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,2,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,2,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,2,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,2,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,2,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,2,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,2,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,2,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,2,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,2,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,2,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,2,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,2,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,2,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,2,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,2,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,2,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,2,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,2,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,2,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,2,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,2,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,2,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,2,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,2,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,2,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,2,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,2,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,2,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,2,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,2,3,V0323,57,0x200,0x800000c0,0x800000c0,#FE-ADC 1 WR SPI,
6,2,3,V0323,58,0x201,0x80800000,0x80800000,#FE-ADC 1 WR SPI,
6,2,3,V0323,59,0x202,0x80000080,0x80000080,#FE-ADC 1 WR SPI,
6,2,3,V0323,60,0x203,0x400000,0x400000,#FE-ADC 1 WR SPI,
6,2,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,2,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,2,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,2,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,2,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,2,3,V0323,66,0x209,0x800000,0x800000,#FE-ADC 2 WR SPI,
6,2,3,V0323,67,0x20a,0xc0008080,0xc0008080,#FE-ADC 2 WR SPI,
6,2,3,V0323,68,0x20b,0xc0408000,0xc0408000,#FE-ADC 2 WR SPI,
6,2,3,V0323,69,0x20c,0x40c040,0x40c040,#FE-ADC 2 WR SPI,
6,2,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,2,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,2,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,2,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,2,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,2,3,V0323,75,0x212,0x8080c040,0x8080c040,#FE-ADC 3 WR SPI,
6,2,3,V0323,76,0x213,0xc0c0,0xc0c0,#FE-ADC 3 WR SPI,
6,2,3,V0323,77,0x214,0xc000c080,0xc000c080,#FE-ADC 3 WR SPI,
6,2,3,V0323,78,0x215,0x40c08040,0x40c08040,#FE-ADC 3 WR SPI,
6,2,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,2,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,2,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,2,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,2,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,2,3,V0323,84,0x21b,0x80400000,0x80400000,#FE-ADC 4 WR SPI,
6,2,3,V0323,85,0x21c,0x808000,0x808000,#FE-ADC 4 WR SPI,
6,2,3,V0323,86,0x21d,0x80c0,0x80c0,#FE-ADC 4 WR SPI,
6,2,3,V0323,87,0x21e,0x80c0c000,0x80c0c000,#FE-ADC 4 WR SPI,
6,2,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,2,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,2,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,2,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,2,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,2,3,V0323,93,0x224,0xc08000c0,0xc08000c0,#FE-ADC 5 WR SPI,
6,2,3,V0323,94,0x225,0xc0c0,0xc0c0,#FE-ADC 5 WR SPI,
6,2,3,V0323,95,0x226,0x80404000,0x80404000,#FE-ADC 5 WR SPI,
6,2,3,V0323,96,0x227,0x40008080,0x40008080,#FE-ADC 5 WR SPI,
6,2,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,2,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,2,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,2,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,2,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,2,3,V0323,102,0x22d,0x8000,0x8000,#FE-ADC 6 WR SPI,
6,2,3,V0323,103,0x22e,0x804080c0,0x804080c0,#FE-ADC 6 WR SPI,
6,2,3,V0323,104,0x22f,0x80004080,0x80004080,#FE-ADC 6 WR SPI,
6,2,3,V0323,105,0x230,0x80c00000,0x80c00000,#FE-ADC 6 WR SPI,
6,2,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,2,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,2,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,2,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,2,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,2,3,V0323,111,0x236,0x4080c000,0x4080c000,#FE-ADC 7 WR SPI,
6,2,3,V0323,112,0x237,0xc00000,0xc00000,#FE-ADC 7 WR SPI,
6,2,3,V0323,113,0x238,0x800000c0,0x800000c0,#FE-ADC 7 WR SPI,
6,2,3,V0323,114,0x239,0xc0804040,0xc0804040,#FE-ADC 7 WR SPI,
6,2,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,2,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,2,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,2,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,2,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,2,3,V0323,120,0x23f,0x40004040,0x40004040,#FE-ADC 8 WR SPI,
6,2,3,V0323,121,0x240,0xc00000,0xc00000,#FE-ADC 8 WR SPI,
6,2,3,V0323,122,0x241,0x40008080,0x40008080,#FE-ADC 8 WR SPI,
6,2,3,V0323,123,0x242,0x4000c0,0x4000c0,#FE-ADC 8 WR SPI,
6,2,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,2,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,2,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,2,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,2,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,2,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,2,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,2,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,2,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,2,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,2,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,2,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,3,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,3,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,3,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,3,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,3,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,3,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,3,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,3,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,3,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,3,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,3,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,3,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,3,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,3,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,3,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,3,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,3,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,3,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,3,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,3,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,3,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,3,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,3,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,3,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,3,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,3,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,3,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,3,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,3,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,3,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,3,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,3,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,3,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,3,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,3,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,3,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,3,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,3,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,3,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,3,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,3,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,3,0,V0323,57,0x200,0xc0000000,0xc0000000,#FE-ADC 1 WR SPI,
6,3,0,V0323,58,0x201,0x804080,0x804080,#FE-ADC 1 WR SPI,
6,3,0,V0323,59,0x202,0x800080,0x800080,#FE-ADC 1 WR SPI,
6,3,0,V0323,60,0x203,0xc0c08080,0xc0c08080,#FE-ADC 1 WR SPI,
6,3,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,3,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,3,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,3,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,3,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,3,0,V0323,66,0x209,0x80000000,0x80000000,#FE-ADC 2 WR SPI,
6,3,0,V0323,67,0x20a,0x40008000,0x40008000,#FE-ADC 2 WR SPI,
6,3,0,V0323,68,0x20b,0x80804080,0x80804080,#FE-ADC 2 WR SPI,
6,3,0,V0323,69,0x20c,0x80808000,0x80808000,#FE-ADC 2 WR SPI,
6,3,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,3,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,3,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,3,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,3,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,3,0,V0323,75,0x212,0xc0008040,0xc0008040,#FE-ADC 3 WR SPI,
6,3,0,V0323,76,0x213,0x80808040,0x80808040,#FE-ADC 3 WR SPI,
6,3,0,V0323,77,0x214,0xc0c0,0xc0c0,#FE-ADC 3 WR SPI,
6,3,0,V0323,78,0x215,0x8000c000,0x8000c000,#FE-ADC 3 WR SPI,
6,3,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,3,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,3,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,3,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,3,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,3,0,V0323,84,0x21b,0x40c04080,0x40c04080,#FE-ADC 4 WR SPI,
6,3,0,V0323,85,0x21c,0x80808000,0x80808000,#FE-ADC 4 WR SPI,
6,3,0,V0323,86,0x21d,0x80800000,0x80800000,#FE-ADC 4 WR SPI,
6,3,0,V0323,87,0x21e,0x80008000,0x80008000,#FE-ADC 4 WR SPI,
6,3,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,3,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,3,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,3,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,3,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,3,0,V0323,93,0x224,0x40808000,0x40808000,#FE-ADC 5 WR SPI,
6,3,0,V0323,94,0x225,0xc0c00080,0xc0c00080,#FE-ADC 5 WR SPI,
6,3,0,V0323,95,0x226,0x8080c0c0,0x8080c0c0,#FE-ADC 5 WR SPI,
6,3,0,V0323,96,0x227,0x400000,0x400000,#FE-ADC 5 WR SPI,
6,3,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,3,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,3,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,3,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,3,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,3,0,V0323,102,0x22d,0x0,0x0,#FE-ADC 6 WR SPI,
6,3,0,V0323,103,0x22e,0x804040,0x804040,#FE-ADC 6 WR SPI,
6,3,0,V0323,104,0x22f,0x80000080,0x80000080,#FE-ADC 6 WR SPI,
6,3,0,V0323,105,0x230,0xc0804000,0xc0804000,#FE-ADC 6 WR SPI,
6,3,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,3,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,3,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,3,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,3,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,3,0,V0323,111,0x236,0xc080c000,0xc080c000,#FE-ADC 7 WR SPI,
6,3,0,V0323,112,0x237,0x80008080,0x80008080,#FE-ADC 7 WR SPI,
6,3,0,V0323,113,0x238,0xc0004000,0xc0004000,#FE-ADC 7 WR SPI,
6,3,0,V0323,114,0x239,0xc00000c0,0xc00000c0,#FE-ADC 7 WR SPI,
6,3,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,3,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,3,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,3,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,3,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,3,0,V0323,120,0x23f,0x808000,0x808000,#FE-ADC 8 WR SPI,
6,3,0,V0323,121,0x240,0x80004040,0x80004040,#FE-ADC 8 WR SPI,
6,3,0,V0323,122,0x241,0xc040,0xc040,#FE-ADC 8 WR SPI,
6,3,0,V0323,123,0x242,0xc0404080,0xc0404080,#FE-ADC 8 WR SPI,
6,3,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,3,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,3,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,3,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,3,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,3,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,3,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,3,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,3,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,3,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,3,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,3,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,3,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,3,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,3,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,3,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,3,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,3,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,3,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,3,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,3,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,3,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,3,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,3,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,3,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,3,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,3,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,3,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,3,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,3,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,3,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,3,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,3,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,3,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,3,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,3,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,3,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,3,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,3,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,3,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,3,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,3,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,3,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,3,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,3,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,3,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,3,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,3,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,3,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,3,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,3,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,3,1,V0323,57,0x200,0xc0808000,0xc0808000,#FE-ADC 1 WR SPI,
6,3,1,V0323,58,0x201,0x80000080,0x80000080,#FE-ADC 1 WR SPI,
6,3,1,V0323,59,0x202,0x400080c0,0x400080c0,#FE-ADC 1 WR SPI,
6,3,1,V0323,60,0x203,0x80800000,0x80800000,#FE-ADC 1 WR SPI,
6,3,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,3,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,3,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,3,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,3,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,3,1,V0323,66,0x209,0xc0c0c080,0xc0c0c080,#FE-ADC 2 WR SPI,
6,3,1,V0323,67,0x20a,0x808040,0x808040,#FE-ADC 2 WR SPI,
6,3,1,V0323,68,0x20b,0xc0408080,0xc0408080,#FE-ADC 2 WR SPI,
6,3,1,V0323,69,0x20c,0x4000,0x4000,#FE-ADC 2 WR SPI,
6,3,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,3,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,3,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,3,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,3,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,3,1,V0323,75,0x212,0xc0400040,0xc0400040,#FE-ADC 3 WR SPI,
6,3,1,V0323,76,0x213,0x40c040,0x40c040,#FE-ADC 3 WR SPI,
6,3,1,V0323,77,0x214,0xc080c040,0xc080c040,#FE-ADC 3 WR SPI,
6,3,1,V0323,78,0x215,0x8040c000,0x8040c000,#FE-ADC 3 WR SPI,
6,3,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,3,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,3,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,3,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,3,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,3,1,V0323,84,0x21b,0x80008040,0x80008040,#FE-ADC 4 WR SPI,
6,3,1,V0323,85,0x21c,0x80804040,0x80804040,#FE-ADC 4 WR SPI,
6,3,1,V0323,86,0x21d,0x40c0c080,0x40c0c080,#FE-ADC 4 WR SPI,
6,3,1,V0323,87,0x21e,0x8000c0c0,0x8000c0c0,#FE-ADC 4 WR SPI,
6,3,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,3,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,3,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,3,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,3,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,3,1,V0323,93,0x224,0x800040,0x800040,#FE-ADC 5 WR SPI,
6,3,1,V0323,94,0x225,0xc0400080,0xc0400080,#FE-ADC 5 WR SPI,
6,3,1,V0323,95,0x226,0x4040c080,0x4040c080,#FE-ADC 5 WR SPI,
6,3,1,V0323,96,0x227,0x40c0,0x40c0,#FE-ADC 5 WR SPI,
6,3,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,3,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,3,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,3,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,3,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,3,1,V0323,102,0x22d,0x808080,0x808080,#FE-ADC 6 WR SPI,
6,3,1,V0323,103,0x22e,0x80800000,0x80800000,#FE-ADC 6 WR SPI,
6,3,1,V0323,104,0x22f,0x40c00000,0x40c00000,#FE-ADC 6 WR SPI,
6,3,1,V0323,105,0x230,0x800000c0,0x800000c0,#FE-ADC 6 WR SPI,
6,3,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,3,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,3,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,3,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,3,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,3,1,V0323,111,0x236,0x80000000,0x80000000,#FE-ADC 7 WR SPI,
6,3,1,V0323,112,0x237,0x80c00000,0x80c00000,#FE-ADC 7 WR SPI,
6,3,1,V0323,113,0x238,0x4080c0,0x4080c0,#FE-ADC 7 WR SPI,
6,3,1,V0323,114,0x239,0xc08080,0xc08080,#FE-ADC 7 WR SPI,
6,3,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,3,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,3,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,3,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,3,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,3,1,V0323,120,0x23f,0x8080,0x8080,#FE-ADC 8 WR SPI,
6,3,1,V0323,121,0x240,0xc08000,0xc08000,#FE-ADC 8 WR SPI,
6,3,1,V0323,122,0x241,0x8000,0x8000,#FE-ADC 8 WR SPI,
6,3,1,V0323,123,0x242,0x800000,0x800000,#FE-ADC 8 WR SPI,
6,3,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,3,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,3,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,3,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,3,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,3,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,3,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,3,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,3,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,3,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,3,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,3,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,3,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,3,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,3,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,3,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,3,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,3,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,3,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,3,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,3,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,3,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,3,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,3,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,3,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,3,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,3,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,3,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,3,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,3,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,3,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,3,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,3,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,3,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,3,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,3,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,3,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,3,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,3,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,3,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,3,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,3,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,3,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,3,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,3,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,3,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,3,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,3,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,3,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,3,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,3,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,3,2,V0323,57,0x200,0xc0000040,0xc0000040,#FE-ADC 1 WR SPI,
6,3,2,V0323,58,0x201,0x40,0x40,#FE-ADC 1 WR SPI,
6,3,2,V0323,59,0x202,0xc0008000,0xc0008000,#FE-ADC 1 WR SPI,
6,3,2,V0323,60,0x203,0xc0000000,0xc0000000,#FE-ADC 1 WR SPI,
6,3,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,3,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,3,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,3,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,3,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,3,2,V0323,66,0x209,0xc0004080,0xc0004080,#FE-ADC 2 WR SPI,
6,3,2,V0323,67,0x20a,0xc0c08000,0xc0c08000,#FE-ADC 2 WR SPI,
6,3,2,V0323,68,0x20b,0xc0800040,0xc0800040,#FE-ADC 2 WR SPI,
6,3,2,V0323,69,0x20c,0x8080,0x8080,#FE-ADC 2 WR SPI,
6,3,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,3,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,3,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,3,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,3,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,3,2,V0323,75,0x212,0x400080c0,0x400080c0,#FE-ADC 3 WR SPI,
6,3,2,V0323,76,0x213,0x80804000,0x80804000,#FE-ADC 3 WR SPI,
6,3,2,V0323,77,0x214,0x80800040,0x80800040,#FE-ADC 3 WR SPI,
6,3,2,V0323,78,0x215,0x40408080,0x40408080,#FE-ADC 3 WR SPI,
6,3,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,3,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,3,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,3,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,3,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,3,2,V0323,84,0x21b,0x40808040,0x40808040,#FE-ADC 4 WR SPI,
6,3,2,V0323,85,0x21c,0xc08040,0xc08040,#FE-ADC 4 WR SPI,
6,3,2,V0323,86,0x21d,0x8040c0,0x8040c0,#FE-ADC 4 WR SPI,
6,3,2,V0323,87,0x21e,0x8080c000,0x8080c000,#FE-ADC 4 WR SPI,
6,3,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,3,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,3,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,3,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,3,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,3,2,V0323,93,0x224,0x804080,0x804080,#FE-ADC 5 WR SPI,
6,3,2,V0323,94,0x225,0x80808000,0x80808000,#FE-ADC 5 WR SPI,
6,3,2,V0323,95,0x226,0xc0800000,0xc0800000,#FE-ADC 5 WR SPI,
6,3,2,V0323,96,0x227,0xc08040c0,0xc08040c0,#FE-ADC 5 WR SPI,
6,3,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,3,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,3,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,3,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,3,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,3,2,V0323,102,0x22d,0x40c00080,0x40c00080,#FE-ADC 6 WR SPI,
6,3,2,V0323,103,0x22e,0xc0400040,0xc0400040,#FE-ADC 6 WR SPI,
6,3,2,V0323,104,0x22f,0xc08080c0,0xc08080c0,#FE-ADC 6 WR SPI,
6,3,2,V0323,105,0x230,0xc0400040,0xc0400040,#FE-ADC 6 WR SPI,
6,3,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,3,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,3,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,3,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,3,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,3,2,V0323,111,0x236,0x80800000,0x80800000,#FE-ADC 7 WR SPI,
6,3,2,V0323,112,0x237,0x4080c0,0x4080c0,#FE-ADC 7 WR SPI,
6,3,2,V0323,113,0x238,0xc0000080,0xc0000080,#FE-ADC 7 WR SPI,
6,3,2,V0323,114,0x239,0x80c0,0x80c0,#FE-ADC 7 WR SPI,
6,3,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,3,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,3,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,3,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,3,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,3,2,V0323,120,0x23f,0x80c080c0,0x80c080c0,#FE-ADC 8 WR SPI,
6,3,2,V0323,121,0x240,0x8080c080,0x8080c080,#FE-ADC 8 WR SPI,
6,3,2,V0323,122,0x241,0x80800080,0x80800080,#FE-ADC 8 WR SPI,
6,3,2,V0323,123,0x242,0x80800000,0x80800000,#FE-ADC 8 WR SPI,
6,3,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,3,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,3,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,3,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,3,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,3,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,3,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,3,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,3,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,3,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,3,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,3,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,3,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,3,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,3,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,3,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,3,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,3,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,3,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,3,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,3,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,3,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,3,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,3,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,3,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,3,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,3,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,3,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,3,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,3,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,3,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,3,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,3,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,3,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,3,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,3,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,3,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,3,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,3,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,3,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,3,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,3,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,3,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,3,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,3,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,3,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,3,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,3,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,3,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,3,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,3,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,3,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,3,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,3,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,3,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,3,3,V0323,57,0x200,0x80804080,0x80804080,#FE-ADC 1 WR SPI,
6,3,3,V0323,58,0x201,0xc040,0xc040,#FE-ADC 1 WR SPI,
6,3,3,V0323,59,0x202,0xc080c040,0xc080c040,#FE-ADC 1 WR SPI,
6,3,3,V0323,60,0x203,0x408040,0x408040,#FE-ADC 1 WR SPI,
6,3,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,3,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,3,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,3,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,3,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,3,3,V0323,66,0x209,0xc0,0xc0,#FE-ADC 2 WR SPI,
6,3,3,V0323,67,0x20a,0xc0400080,0xc0400080,#FE-ADC 2 WR SPI,
6,3,3,V0323,68,0x20b,0x80,0x80,#FE-ADC 2 WR SPI,
6,3,3,V0323,69,0x20c,0x4000c080,0x4000c080,#FE-ADC 2 WR SPI,
6,3,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,3,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,3,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,3,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,3,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,3,3,V0323,75,0x212,0xc04080c0,0xc04080c0,#FE-ADC 3 WR SPI,
6,3,3,V0323,76,0x213,0xc0c04000,0xc0c04000,#FE-ADC 3 WR SPI,
6,3,3,V0323,77,0x214,0x808000c0,0x808000c0,#FE-ADC 3 WR SPI,
6,3,3,V0323,78,0x215,0x800000,0x800000,#FE-ADC 3 WR SPI,
6,3,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,3,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,3,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,3,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,3,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,3,3,V0323,84,0x21b,0xc00080,0xc00080,#FE-ADC 4 WR SPI,
6,3,3,V0323,85,0x21c,0xc0c08000,0xc0c08000,#FE-ADC 4 WR SPI,
6,3,3,V0323,86,0x21d,0x80804000,0x80804000,#FE-ADC 4 WR SPI,
6,3,3,V0323,87,0x21e,0xc0c0c0c0,0xc0c0c0c0,#FE-ADC 4 WR SPI,
6,3,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,3,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,3,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,3,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,3,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,3,3,V0323,93,0x224,0x804000,0x804000,#FE-ADC 5 WR SPI,
6,3,3,V0323,94,0x225,0x40c08000,0x40c08000,#FE-ADC 5 WR SPI,
6,3,3,V0323,95,0x226,0xc0800040,0xc0800040,#FE-ADC 5 WR SPI,
6,3,3,V0323,96,0x227,0x80408040,0x80408040,#FE-ADC 5 WR SPI,
6,3,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,3,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,3,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,3,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,3,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,3,3,V0323,102,0x22d,0x4080,0x4080,#FE-ADC 6 WR SPI,
6,3,3,V0323,103,0x22e,0x40c00080,0x40c00080,#FE-ADC 6 WR SPI,
6,3,3,V0323,104,0x22f,0x40c00080,0x40c00080,#FE-ADC 6 WR SPI,
6,3,3,V0323,105,0x230,0xc0008080,0xc0008080,#FE-ADC 6 WR SPI,
6,3,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,3,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,3,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,3,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,3,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,3,3,V0323,111,0x236,0x8000c0,0x8000c0,#FE-ADC 7 WR SPI,
6,3,3,V0323,112,0x237,0xc00080,0xc00080,#FE-ADC 7 WR SPI,
6,3,3,V0323,113,0x238,0x40c0,0x40c0,#FE-ADC 7 WR SPI,
6,3,3,V0323,114,0x239,0xc08040c0,0xc08040c0,#FE-ADC 7 WR SPI,
6,3,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,3,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,3,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,3,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,3,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,3,3,V0323,120,0x23f,0x80c0,0x80c0,#FE-ADC 8 WR SPI,
6,3,3,V0323,121,0x240,0x40008040,0x40008040,#FE-ADC 8 WR SPI,
6,3,3,V0323,122,0x241,0x80804040,0x80804040,#FE-ADC 8 WR SPI,
6,3,3,V0323,123,0x242,0xc0c040,0xc0c040,#FE-ADC 8 WR SPI,
6,3,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,3,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,3,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,3,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,3,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,3,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,3,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,3,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,3,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,3,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,3,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,3,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,4,0,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,4,0,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,4,0,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,4,0,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,4,0,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,4,0,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,4,0,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,4,0,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,4,0,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,4,0,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,4,0,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,4,0,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,4,0,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,4,0,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,4,0,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,4,0,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,0,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,4,0,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,0,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,0,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,4,0,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,0,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,0,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,4,0,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,0,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,0,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,4,0,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,0,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,0,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,4,0,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,0,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,0,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,4,0,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,0,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,0,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,4,0,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,0,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,0,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,4,0,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,4,0,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,4,0,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,4,0,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,4,0,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,4,0,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,4,0,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,4,0,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,4,0,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,4,0,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,4,0,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,4,0,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,4,0,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,4,0,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,4,0,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,4,0,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,4,0,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,4,0,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,4,0,V0323,57,0x200,0x80808040,0x80808040,#FE-ADC 1 WR SPI,
6,4,0,V0323,58,0x201,0xc0c000,0xc0c000,#FE-ADC 1 WR SPI,
6,4,0,V0323,59,0x202,0x8080c0c0,0x8080c0c0,#FE-ADC 1 WR SPI,
6,4,0,V0323,60,0x203,0x80804080,0x80804080,#FE-ADC 1 WR SPI,
6,4,0,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,4,0,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,4,0,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,4,0,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,4,0,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,4,0,V0323,66,0x209,0x408080c0,0x408080c0,#FE-ADC 2 WR SPI,
6,4,0,V0323,67,0x20a,0x8080c040,0x8080c040,#FE-ADC 2 WR SPI,
6,4,0,V0323,68,0x20b,0x408040c0,0x408040c0,#FE-ADC 2 WR SPI,
6,4,0,V0323,69,0x20c,0xc0c00080,0xc0c00080,#FE-ADC 2 WR SPI,
6,4,0,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,4,0,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,4,0,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,4,0,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,4,0,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,4,0,V0323,75,0x212,0x8000,0x8000,#FE-ADC 3 WR SPI,
6,4,0,V0323,76,0x213,0x8000c0,0x8000c0,#FE-ADC 3 WR SPI,
6,4,0,V0323,77,0x214,0x4040,0x4040,#FE-ADC 3 WR SPI,
6,4,0,V0323,78,0x215,0x4000c000,0x4000c000,#FE-ADC 3 WR SPI,
6,4,0,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,4,0,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,4,0,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,4,0,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,4,0,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,4,0,V0323,84,0x21b,0xc08000,0xc08000,#FE-ADC 4 WR SPI,
6,4,0,V0323,85,0x21c,0x80008040,0x80008040,#FE-ADC 4 WR SPI,
6,4,0,V0323,86,0x21d,0x408080,0x408080,#FE-ADC 4 WR SPI,
6,4,0,V0323,87,0x21e,0x400080c0,0x400080c0,#FE-ADC 4 WR SPI,
6,4,0,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,4,0,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,4,0,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,4,0,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,4,0,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,4,0,V0323,93,0x224,0x80808080,0x80808080,#FE-ADC 5 WR SPI,
6,4,0,V0323,94,0x225,0x80800000,0x80800000,#FE-ADC 5 WR SPI,
6,4,0,V0323,95,0x226,0x80c000,0x80c000,#FE-ADC 5 WR SPI,
6,4,0,V0323,96,0x227,0x40408040,0x40408040,#FE-ADC 5 WR SPI,
6,4,0,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,4,0,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,4,0,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,4,0,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,4,0,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,4,0,V0323,102,0x22d,0x80c0c080,0x80c0c080,#FE-ADC 6 WR SPI,
6,4,0,V0323,103,0x22e,0x8080c0,0x8080c0,#FE-ADC 6 WR SPI,
6,4,0,V0323,104,0x22f,0xc00000,0xc00000,#FE-ADC 6 WR SPI,
6,4,0,V0323,105,0x230,0x40c040c0,0x40c040c0,#FE-ADC 6 WR SPI,
6,4,0,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,4,0,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,4,0,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,4,0,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,4,0,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,4,0,V0323,111,0x236,0x400080,0x400080,#FE-ADC 7 WR SPI,
6,4,0,V0323,112,0x237,0xc00000,0xc00000,#FE-ADC 7 WR SPI,
6,4,0,V0323,113,0x238,0x80408080,0x80408080,#FE-ADC 7 WR SPI,
6,4,0,V0323,114,0x239,0x8040c080,0x8040c080,#FE-ADC 7 WR SPI,
6,4,0,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,4,0,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,4,0,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,4,0,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,4,0,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,4,0,V0323,120,0x23f,0xc0000000,0xc0000000,#FE-ADC 8 WR SPI,
6,4,0,V0323,121,0x240,0xc0c0c0,0xc0c0c0,#FE-ADC 8 WR SPI,
6,4,0,V0323,122,0x241,0xc04000,0xc04000,#FE-ADC 8 WR SPI,
6,4,0,V0323,123,0x242,0x8080,0x8080,#FE-ADC 8 WR SPI,
6,4,0,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,4,0,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,4,0,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,4,0,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,4,0,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,4,0,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,4,0,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,0,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,0,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,0,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,0,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,4,0,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,4,0,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,4,0,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,4,1,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,4,1,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,4,1,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,4,1,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,4,1,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,4,1,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,4,1,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,4,1,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,4,1,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,4,1,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,4,1,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,4,1,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,4,1,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,4,1,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,4,1,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,4,1,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,1,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,4,1,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,1,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,1,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,4,1,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,1,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,1,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,4,1,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,1,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,1,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,4,1,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,1,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,1,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,4,1,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,1,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,1,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,4,1,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,1,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,1,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,4,1,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,1,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,1,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,4,1,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,4,1,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,4,1,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,4,1,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,4,1,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,4,1,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,4,1,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,4,1,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,4,1,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,4,1,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,4,1,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,4,1,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,4,1,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,4,1,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,4,1,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,4,1,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,4,1,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,4,1,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,4,1,V0323,57,0x200,0x80c0c040,0x80c0c040,#FE-ADC 1 WR SPI,
6,4,1,V0323,58,0x201,0x40c000c0,0x40c000c0,#FE-ADC 1 WR SPI,
6,4,1,V0323,59,0x202,0xc0000000,0xc0000000,#FE-ADC 1 WR SPI,
6,4,1,V0323,60,0x203,0x80000080,0x80000080,#FE-ADC 1 WR SPI,
6,4,1,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,4,1,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,4,1,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,4,1,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,4,1,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,4,1,V0323,66,0x209,0x800000,0x800000,#FE-ADC 2 WR SPI,
6,4,1,V0323,67,0x20a,0x80008040,0x80008040,#FE-ADC 2 WR SPI,
6,4,1,V0323,68,0x20b,0x40804000,0x40804000,#FE-ADC 2 WR SPI,
6,4,1,V0323,69,0x20c,0xc0008000,0xc0008000,#FE-ADC 2 WR SPI,
6,4,1,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,4,1,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,4,1,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,4,1,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,4,1,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,4,1,V0323,75,0x212,0x80c08040,0x80c08040,#FE-ADC 3 WR SPI,
6,4,1,V0323,76,0x213,0x800000,0x800000,#FE-ADC 3 WR SPI,
6,4,1,V0323,77,0x214,0x80808000,0x80808000,#FE-ADC 3 WR SPI,
6,4,1,V0323,78,0x215,0x40408080,0x40408080,#FE-ADC 3 WR SPI,
6,4,1,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,4,1,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,4,1,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,4,1,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,4,1,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,4,1,V0323,84,0x21b,0x8080,0x8080,#FE-ADC 4 WR SPI,
6,4,1,V0323,85,0x21c,0x4080c000,0x4080c000,#FE-ADC 4 WR SPI,
6,4,1,V0323,86,0x21d,0x8040,0x8040,#FE-ADC 4 WR SPI,
6,4,1,V0323,87,0x21e,0x80,0x80,#FE-ADC 4 WR SPI,
6,4,1,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,4,1,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,4,1,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,4,1,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,4,1,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,4,1,V0323,93,0x224,0x4080c040,0x4080c040,#FE-ADC 5 WR SPI,
6,4,1,V0323,94,0x225,0xc08080,0xc08080,#FE-ADC 5 WR SPI,
6,4,1,V0323,95,0x226,0x80c00080,0x80c00080,#FE-ADC 5 WR SPI,
6,4,1,V0323,96,0x227,0x4080c040,0x4080c040,#FE-ADC 5 WR SPI,
6,4,1,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,4,1,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,4,1,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,4,1,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,4,1,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,4,1,V0323,102,0x22d,0xc0800080,0xc0800080,#FE-ADC 6 WR SPI,
6,4,1,V0323,103,0x22e,0x400000,0x400000,#FE-ADC 6 WR SPI,
6,4,1,V0323,104,0x22f,0x400080,0x400080,#FE-ADC 6 WR SPI,
6,4,1,V0323,105,0x230,0x40800000,0x40800000,#FE-ADC 6 WR SPI,
6,4,1,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,4,1,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,4,1,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,4,1,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,4,1,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,4,1,V0323,111,0x236,0x80800080,0x80800080,#FE-ADC 7 WR SPI,
6,4,1,V0323,112,0x237,0x80008000,0x80008000,#FE-ADC 7 WR SPI,
6,4,1,V0323,113,0x238,0xc08000,0xc08000,#FE-ADC 7 WR SPI,
6,4,1,V0323,114,0x239,0x80008000,0x80008000,#FE-ADC 7 WR SPI,
6,4,1,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,4,1,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,4,1,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,4,1,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,4,1,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,4,1,V0323,120,0x23f,0xc00040c0,0xc00040c0,#FE-ADC 8 WR SPI,
6,4,1,V0323,121,0x240,0x80004040,0x80004040,#FE-ADC 8 WR SPI,
6,4,1,V0323,122,0x241,0xc0000040,0xc0000040,#FE-ADC 8 WR SPI,
6,4,1,V0323,123,0x242,0x80800080,0x80800080,#FE-ADC 8 WR SPI,
6,4,1,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,4,1,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,4,1,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,4,1,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,4,1,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,4,1,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,4,1,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,1,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,1,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,1,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,1,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,4,1,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,4,1,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,4,1,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,4,2,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,4,2,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,4,2,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,4,2,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,4,2,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,4,2,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,4,2,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,4,2,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,4,2,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,4,2,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,4,2,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,4,2,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,4,2,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,4,2,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,4,2,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,4,2,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,2,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,4,2,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,2,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,2,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,4,2,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,2,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,2,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,4,2,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,2,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,2,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,4,2,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,2,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,2,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,4,2,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,2,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,2,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,4,2,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,2,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,2,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,4,2,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,2,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,2,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,4,2,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,4,2,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,4,2,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,4,2,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,4,2,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,4,2,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,4,2,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,4,2,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,4,2,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,4,2,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,4,2,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,4,2,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,4,2,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,4,2,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,4,2,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,4,2,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,4,2,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,4,2,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,4,2,V0323,57,0x200,0x808080,0x808080,#FE-ADC 1 WR SPI,
6,4,2,V0323,58,0x201,0x800080,0x800080,#FE-ADC 1 WR SPI,
6,4,2,V0323,59,0x202,0x8040,0x8040,#FE-ADC 1 WR SPI,
6,4,2,V0323,60,0x203,0xc040c0,0xc040c0,#FE-ADC 1 WR SPI,
6,4,2,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,4,2,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,4,2,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,4,2,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,4,2,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,4,2,V0323,66,0x209,0x4080c0,0x4080c0,#FE-ADC 2 WR SPI,
6,4,2,V0323,67,0x20a,0xc080c0,0xc080c0,#FE-ADC 2 WR SPI,
6,4,2,V0323,68,0x20b,0x80800000,0x80800000,#FE-ADC 2 WR SPI,
6,4,2,V0323,69,0x20c,0x80408000,0x80408000,#FE-ADC 2 WR SPI,
6,4,2,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,4,2,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,4,2,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,4,2,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,4,2,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,4,2,V0323,75,0x212,0xc00040,0xc00040,#FE-ADC 3 WR SPI,
6,4,2,V0323,76,0x213,0xc0800080,0xc0800080,#FE-ADC 3 WR SPI,
6,4,2,V0323,77,0x214,0x40400000,0x40400000,#FE-ADC 3 WR SPI,
6,4,2,V0323,78,0x215,0xc0800000,0xc0800000,#FE-ADC 3 WR SPI,
6,4,2,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,4,2,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,4,2,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,4,2,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,4,2,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,4,2,V0323,84,0x21b,0xc0c08080,0xc0c08080,#FE-ADC 4 WR SPI,
6,4,2,V0323,85,0x21c,0x8000,0x8000,#FE-ADC 4 WR SPI,
6,4,2,V0323,86,0x21d,0x4040c0,0x4040c0,#FE-ADC 4 WR SPI,
6,4,2,V0323,87,0x21e,0x40c000c0,0x40c000c0,#FE-ADC 4 WR SPI,
6,4,2,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,4,2,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,4,2,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,4,2,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,4,2,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,4,2,V0323,93,0x224,0x0,0x0,#FE-ADC 5 WR SPI,
6,4,2,V0323,94,0x225,0xc0c0,0xc0c0,#FE-ADC 5 WR SPI,
6,4,2,V0323,95,0x226,0x80004000,0x80004000,#FE-ADC 5 WR SPI,
6,4,2,V0323,96,0x227,0x40c08040,0x40c08040,#FE-ADC 5 WR SPI,
6,4,2,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,4,2,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,4,2,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,4,2,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,4,2,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,4,2,V0323,102,0x22d,0x80408000,0x80408000,#FE-ADC 6 WR SPI,
6,4,2,V0323,103,0x22e,0x40c04000,0x40c04000,#FE-ADC 6 WR SPI,
6,4,2,V0323,104,0x22f,0x80804080,0x80804080,#FE-ADC 6 WR SPI,
6,4,2,V0323,105,0x230,0x40c0c080,0x40c0c080,#FE-ADC 6 WR SPI,
6,4,2,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,4,2,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,4,2,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,4,2,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,4,2,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,4,2,V0323,111,0x236,0xc000c000,0xc000c000,#FE-ADC 7 WR SPI,
6,4,2,V0323,112,0x237,0x808000c0,0x808000c0,#FE-ADC 7 WR SPI,
6,4,2,V0323,113,0x238,0x8040c080,0x8040c080,#FE-ADC 7 WR SPI,
6,4,2,V0323,114,0x239,0x80800000,0x80800000,#FE-ADC 7 WR SPI,
6,4,2,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,4,2,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,4,2,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,4,2,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,4,2,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,4,2,V0323,120,0x23f,0xc0,0xc0,#FE-ADC 8 WR SPI,
6,4,2,V0323,121,0x240,0xc08080,0xc08080,#FE-ADC 8 WR SPI,
6,4,2,V0323,122,0x241,0x80c040c0,0x80c040c0,#FE-ADC 8 WR SPI,
6,4,2,V0323,123,0x242,0xc04080c0,0xc04080c0,#FE-ADC 8 WR SPI,
6,4,2,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,4,2,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,4,2,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,4,2,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,4,2,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,4,2,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,4,2,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,2,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,2,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,2,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,2,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,4,2,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,4,2,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,4,2,V0323,146,0x0,0x4,  ,       #time stampe reset,
6,4,3,V0323,1,0x5,0x1f40a08,0x1f40a08, #paras for calibration,
6,4,3,V0323,2,0x15,0x630000,0x630000,  #configure ADC timing,
6,4,3,V0323,3,0x16,0x0,0x0,#configure ADC timing,
6,4,3,V0323,4,0x17,0x90009,0x90009, #configure ADC timing,
6,4,3,V0323,5,0x18,0x600060,0x600060,#configure ADC timing,
6,4,3,V0323,6,0x19,0x40004,0x40004, #configure ADC timing,
6,4,3,V0323,7,0x1a,0x2e002e,0x2e002e,  #configure ADC timing,
6,4,3,V0323,8,0x1b,0x360036,0x360036, #configure ADC timing,
6,4,3,V0323,9,0x1c,0x600060,0x600060, #configure ADC timing,
6,4,3,V0323,10,0x1d,0x40004,0x40004, #configure ADC timing,
6,4,3,V0323,11,0x1e,0xa000a,0xa000a, #configure ADC timing,
6,4,3,V0323,12,0x1f,0x250025,0x250025, #configure ADC timing,
6,4,3,V0323,13,0x20,0x600060,0x600060, #configure ADC timing,
6,4,3,V0323,14,0x21,0x40004,0x40004, #configure ADC timing,
6,4,3,V0323,15,0x23,0x9000b,0x9000b, #configure phase of ADC timing,
6,4,3,V0323,16,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,3,V0323,17,0x25,0xa,0xa,  #configure phase of ADC timing,
6,4,3,V0323,18,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,3,V0323,19,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,3,V0323,20,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,4,3,V0323,21,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,3,V0323,22,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,3,V0323,23,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,4,3,V0323,24,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,3,V0323,25,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,3,V0323,26,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,4,3,V0323,27,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,3,V0323,28,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,3,V0323,29,0x25,0xa,0xa,  #configure phase of ADC timing,
6,4,3,V0323,30,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,3,V0323,31,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,3,V0323,32,0x28,0x40004,0x40004,  #configure phase of ADC timing,
6,4,3,V0323,33,0x23,0x9000b,0x9000b,  #configure phase of ADC timing,
6,4,3,V0323,34,0x24,0xc0007,0xc0007,  #configure phase of ADC timing,
6,4,3,V0323,35,0x25,0x8000000a,0x8000000a,  #configure phase of ADC timing,
6,4,3,V0323,36,0x26,0x50000,0x50000,  #configure phase of ADC timing,
6,4,3,V0323,37,0x27,0x30004,0x30004,  #configure phase of ADC timing,
6,4,3,V0323,38,0x28,0x80040004,0x80040004,  #configure phase of ADC timing,
6,4,3,V0323,39,0x0,0x4,  ,   #time stampe reset,
6,4,3,V0323,40,0x0,0x4,  ,   #time stampe reset,
6,4,3,V0323,41,0x1,0x1,  ,   #SPI Reset,
6,4,3,V0323,42,0x1,0x1,  ,   #SPI Reset,
6,4,3,V0323,43,0x1,0x2,  ,   #ADC soft_reset,
6,4,3,V0323,44,0x1,0x2,  ,   #ADC soft_reset,
6,4,3,V0323,45,0x4,0x4040404,0x4040404, #ADC sync LOC,
6,4,3,V0323,46,0xe,0x4040404,0x4040404, #ADC sync LOC,
6,4,3,V0323,47,0x6,0xbf,NA, #ADC sync phase_inverted,
6,4,3,V0323,48,0xf,0x40,0x40, #ADC sync phase_inverted,
6,4,3,V0323,49,0x6,0xbf,NA, #ADC sync phase,
6,4,3,V0323,50,0xf,0xbf,0xbf, #ADC sync phase,
6,4,3,V0323,51,0x6,0xbf,NA, #ADC sync phase,
6,4,3,V0323,52,0xf,0xbf,0xbf, #ADC sync phase,
6,4,3,V0323,53,0x10,0x101,0x101, #FPGA-DAC enable ,
6,4,3,V0323,54,0x12,0x2,0x2, #enable all calibraton pluse,
6,4,3,V0323,55,0x3,0x1230000,0x1230000, #test pattern ,
6,4,3,V0323,56,0x9,0x0,0x0,   #data stream disable,
6,4,3,V0323,57,0x200,0x80808080,0x80808080,#FE-ADC 1 WR SPI,
6,4,3,V0323,58,0x201,0x40808080,0x40808080,#FE-ADC 1 WR SPI,
6,4,3,V0323,59,0x202,0xc0004040,0xc0004040,#FE-ADC 1 WR SPI,
6,4,3,V0323,60,0x203,0x808000c0,0x808000c0,#FE-ADC 1 WR SPI,
6,4,3,V0323,61,0x204,0xdcdc9000,0xdcdc9000,#FE-ADC 1 WR SPI,
6,4,3,V0323,62,0x205,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 1 WR SPI,
6,4,3,V0323,63,0x206,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,4,3,V0323,64,0x207,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 1 WR SPI,
6,4,3,V0323,65,0x208,0x2009c9c,0x2009c9c,#FE-ADC 1 WR SPI,
6,4,3,V0323,66,0x209,0x40c08000,0x40c08000,#FE-ADC 2 WR SPI,
6,4,3,V0323,67,0x20a,0xc0c0c080,0xc0c0c080,#FE-ADC 2 WR SPI,
6,4,3,V0323,68,0x20b,0xc0000000,0xc0000000,#FE-ADC 2 WR SPI,
6,4,3,V0323,69,0x20c,0xc0408080,0xc0408080,#FE-ADC 2 WR SPI,
6,4,3,V0323,70,0x20d,0xdcdc9000,0xdcdc9000,#FE-ADC 2 WR SPI,
6,4,3,V0323,71,0x20e,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 2 WR SPI,
6,4,3,V0323,72,0x20f,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,4,3,V0323,73,0x210,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 2 WR SPI,
6,4,3,V0323,74,0x211,0x2009c9c,0x2009c9c,#FE-ADC 2 WR SPI,
6,4,3,V0323,75,0x212,0x80808080,0x80808080,#FE-ADC 3 WR SPI,
6,4,3,V0323,76,0x213,0xc00080c0,0xc00080c0,#FE-ADC 3 WR SPI,
6,4,3,V0323,77,0x214,0xc000,0xc000,#FE-ADC 3 WR SPI,
6,4,3,V0323,78,0x215,0x40c00080,0x40c00080,#FE-ADC 3 WR SPI,
6,4,3,V0323,79,0x216,0x9c9c9000,0x9c9c9000,#FE-ADC 3 WR SPI,
6,4,3,V0323,80,0x217,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,4,3,V0323,81,0x218,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 3 WR SPI,
6,4,3,V0323,82,0x219,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 3 WR SPI,
6,4,3,V0323,83,0x21a,0x200dcdc,0x200dcdc,#FE-ADC 3 WR SPI,
6,4,3,V0323,84,0x21b,0x80808040,0x80808040,#FE-ADC 4 WR SPI,
6,4,3,V0323,85,0x21c,0x804080c0,0x804080c0,#FE-ADC 4 WR SPI,
6,4,3,V0323,86,0x21d,0x80800000,0x80800000,#FE-ADC 4 WR SPI,
6,4,3,V0323,87,0x21e,0x804000c0,0x804000c0,#FE-ADC 4 WR SPI,
6,4,3,V0323,88,0x21f,0x9c9c9000,0x9c9c9000,#FE-ADC 4 WR SPI,
6,4,3,V0323,89,0x220,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,4,3,V0323,90,0x221,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 4 WR SPI,
6,4,3,V0323,91,0x222,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 4 WR SPI,
6,4,3,V0323,92,0x223,0x200dcdc,0x200dcdc,#FE-ADC 4 WR SPI,
6,4,3,V0323,93,0x224,0x80404080,0x80404080,#FE-ADC 5 WR SPI,
6,4,3,V0323,94,0x225,0xc0400080,0xc0400080,#FE-ADC 5 WR SPI,
6,4,3,V0323,95,0x226,0x800000,0x800000,#FE-ADC 5 WR SPI,
6,4,3,V0323,96,0x227,0x40000040,0x40000040,#FE-ADC 5 WR SPI,
6,4,3,V0323,97,0x228,0xdcdc9000,0xdcdc9000,#FE-ADC 5 WR SPI,
6,4,3,V0323,98,0x229,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 5 WR SPI,
6,4,3,V0323,99,0x22a,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,4,3,V0323,100,0x22b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 5 WR SPI,
6,4,3,V0323,101,0x22c,0x2009c9c,0x2009c9c,#FE-ADC 5 WR SPI,
6,4,3,V0323,102,0x22d,0x80c0c0,0x80c0c0,#FE-ADC 6 WR SPI,
6,4,3,V0323,103,0x22e,0x40408080,0x40408080,#FE-ADC 6 WR SPI,
6,4,3,V0323,104,0x22f,0xc0000080,0xc0000080,#FE-ADC 6 WR SPI,
6,4,3,V0323,105,0x230,0x80000000,0x80000000,#FE-ADC 6 WR SPI,
6,4,3,V0323,106,0x231,0xdcdc9000,0xdcdc9000,#FE-ADC 6 WR SPI,
6,4,3,V0323,107,0x232,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 6 WR SPI,
6,4,3,V0323,108,0x233,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,4,3,V0323,109,0x234,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 6 WR SPI,
6,4,3,V0323,110,0x235,0x2009c9c,0x2009c9c,#FE-ADC 6 WR SPI,
6,4,3,V0323,111,0x236,0x80c040,0x80c040,#FE-ADC 7 WR SPI,
6,4,3,V0323,112,0x237,0xc04000,0xc04000,#FE-ADC 7 WR SPI,
6,4,3,V0323,113,0x238,0x80c08040,0x80c08040,#FE-ADC 7 WR SPI,
6,4,3,V0323,114,0x239,0x80000080,0x80000080,#FE-ADC 7 WR SPI,
6,4,3,V0323,115,0x23a,0x9c9c9000,0x9c9c9000,#FE-ADC 7 WR SPI,
6,4,3,V0323,116,0x23b,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,4,3,V0323,117,0x23c,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 7 WR SPI,
6,4,3,V0323,118,0x23d,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 7 WR SPI,
6,4,3,V0323,119,0x23e,0x200dcdc,0x200dcdc,#FE-ADC 7 WR SPI,
6,4,3,V0323,120,0x23f,0x80008080,0x80008080,#FE-ADC 8 WR SPI,
6,4,3,V0323,121,0x240,0x40c080,0x40c080,#FE-ADC 8 WR SPI,
6,4,3,V0323,122,0x241,0xc00000c0,0xc00000c0,#FE-ADC 8 WR SPI,
6,4,3,V0323,123,0x242,0x80c080,0x80c080,#FE-ADC 8 WR SPI,
6,4,3,V0323,124,0x243,0x9c9c9000,0x9c9c9000,#FE-ADC 8 WR SPI,
6,4,3,V0323,125,0x244,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,4,3,V0323,126,0x245,0x9c9c9c9c,0x9c9c9c9c,#FE-ADC 8 WR SPI,
6,4,3,V0323,127,0x246,0xdcdcdcdc,0xdcdcdcdc,#FE-ADC 8 WR SPI,
6,4,3,V0323,128,0x247,0x200dcdc,0x200dcdc,#FE-ADC 8 WR SPI,
6,4,3,V0323,129,0x2,0x1,  ,       #SPI WRITE to FE&ADC       ,
6,4,3,V0323,130,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,131,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,132,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,133,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,3,V0323,134,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,135,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,136,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,137,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,3,V0323,138,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,139,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,140,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,141,0x2,0x1,  ,       #SPI WRITE to FE&ADC ,
6,4,3,V0323,142,0x3,0x1230000,0x1230000,    #test pattern ,
6,4,3,V0323,143,0x9,0x9,0x9,       #enable data stream ,
6,4,3,V0323,144,0x9,0x9,0x9,       #enable data stream ,
6,4,3,V0323,145,0x0,0x4,  ,       #time stampe reset,
6,4,3,V0323,146,0x0,0x4,  ,       #time stampe reset,
