INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.sim/sim_1/synth/func/SHA1_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA1_tb
WARNING: [VRFC 10-1771] potential always loop found [C:/College/Thesis/VivadoProjects/SHA1_sequential/SHA1_sequential.srcs/sim_1/new/SHA1_tb.v:40]
