// Seed: 1537515858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_5 = 0;
  input wire id_2;
  input wire id_1;
  assign id_11 = id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd94,
    parameter id_4 = 32'd36
) (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri1 _id_3,
    input tri1 _id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri id_9,
    output tri1 id_10
);
  union packed {logic [id_4 : id_3] id_12;} id_13;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12
  );
endmodule
