diff --git a/arch/arm/boot/dts/zynq-mars-zx2.dts b/arch/arm/boot/dts/zynq-mars-zx2.dts
index 7bbe31a..a0ec1c8 100644
--- a/arch/arm/boot/dts/zynq-mars-zx2.dts
+++ b/arch/arm/boot/dts/zynq-mars-zx2.dts
@@ -18,12 +18,151 @@
 
 / {
 	model = "Enclustra Mars ZX2 SOM";
+	
+    ptb_1588_0: ptb_1588@43C100000 {
+               compatible = "xlnx,ptbl-1588-18.11";
+               interrupt-parent = <&intc>;
+               interrupts = <0 37 4>;
+               reg = <0x43C10000 0x10000>;
+               soce,ethernet-ref = &gem1;
+    };
+
+	uartlite_0@42C00000 {
+    	compatible = "xlnx,xps-uartlite-1.00.a";
+    	reg = <0x42C00000 0x10000>;
+		status = "okay";
+   		interrupts = <0 0x24 4>;
+		interrupt-parent = <&intc>;
+    	clock = <100000000>;
+		xlnx,baudrate = <0x1C200>;
+		xlnx,data-bits = <0x8>;
+		xlnx,odd-parity = <0x0>;
+		xlnx,s-axi-aclk-freq-hz-d = "125.0";
+		xlnx,use-parity = <0x0>;
+	};
+	uartlite_1@42C10000 {
+    	compatible = "xlnx,xps-uartlite-1.00.a";
+    	reg = <0x42C10000 0x10000>;
+		status = "okay";
+   		interrupts = <0 0x24 4>;
+		interrupt-parent = <&intc>;
+    	clock = <100000000>;
+		xlnx,baudrate = <0x1C200>;
+		xlnx,data-bits = <0x8>;
+		xlnx,odd-parity = <0x0>;
+		xlnx,s-axi-aclk-freq-hz-d = "125.0";
+		xlnx,use-parity = <0x0>;
+	};
+
+	uartlite_2@42C20000 {
+    	compatible = "xlnx,xps-uartlite-1.00.a";
+    	reg = <0x42C20000 0x10000>;
+		status = "okay";
+   		interrupts = <0 0x24 4>;
+		interrupt-parent = <&intc>;
+    	clock = <100000000>;
+		xlnx,baudrate = <0x1C200>;
+		xlnx,data-bits = <0x8>;
+		xlnx,odd-parity = <0x0>;
+		xlnx,s-axi-aclk-freq-hz-d = "125.0";
+		xlnx,use-parity = <0x0>;
+	};
+	uartlite_2@42C30000 {
+    	compatible = "xlnx,xps-uartlite-1.00.a";
+    	reg = <0x42C30000 0x10000>;
+		status = "okay";
+   		interrupts = <0 0x24 4>;
+		interrupt-parent = <&intc>;
+    	clock = <100000000>;
+		xlnx,baudrate = <0x2580>;
+		xlnx,data-bits = <0x8>;
+		xlnx,odd-parity = <0x0>;
+		xlnx,s-axi-aclk-freq-hz-d = "125.0";
+		xlnx,use-parity = <0x0>;
+	};
+
+	interruptIRQ_DBG_1@0{
+		compatible="generic-uio";
+		status="okay";
+		interrupt-controller;
+		interrupt-parent=<0x4>;
+		interrupts=<0x0 0x1D 0x4>;
+	};
+	interruptIRQ_PL_2@1{
+		compatible="generic-uio";
+		status="okay";
+		interrupt-controller;
+		interrupt-parent=<0x4>;
+		interrupts=<0x0 0x1E 0x4>;
+	};
+	interruptIRQ_PL_3@2{
+		compatible="generic-uio";
+		status="okay";
+		interrupt-controller;
+		interrupt-parent=<0x4>;
+		interrupts=<0x0 0x1F 0x4>;
+	};
+	interruptIRQ_PL_4@3{
+		compatible="generic-uio";
+		status="okay";
+		interrupt-controller;
+		interrupt-parent=<0x4>;
+		interrupts=<0x0 0x20 0x4>;
+	};
+	interruptIRQ_PL_5@4{
+		compatible="generic-uio";
+		status="okay";
+		interrupt-controller;
+		interrupt-parent=<0x4>;
+		interrupts=<0x0 0x21 0x4>;
+	};
+	interruptIRQ_PL_6@5{
+		compatible="generic-uio";
+		status="okay";
+		interrupt-controller;
+		interrupt-parent=<0x4>;
+		interrupts=<0x0 0x22 0x4>;
+	};
+	interruptIRQ_PL_7@6{
+		compatible="generic-uio";
+		status="okay";
+		interrupt-controller;
+		interrupt-parent=<0x4>;
+		interrupts=<0x0 0x23 0x4>;
+	};
+	range@80001000{
+		name="range";
+		reg = <0x80001000 0x10000>;
+		compatible="generic-uio";
+		status="okay";
+	};
+	range1@40000000{
+		name="range1";
+		reg = <0x40000000 0x10000>;
+		compatible="generic-uio";
+		status="okay";
+	};
 };
 
 &uart0 {
 	status = "okay";
 };
 
+&uart1 {
+	status = "okay";
+};
+
+&spi0 {
+ 	is-decoded-cs = <0>;
+  	num-cs = <1>;
+ 	status = "okay";
+	spidev@0{
+		compatible="spidev";
+		reg =<0>; //chipselect 0
+		spi-max-frequency= <2000000>;
+	};
+};
 &pcf85063 {
 	status = "okay";
 };
+
