INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/costas_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/PSK_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/phase_differenciator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phase_differentiator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/phase_unwrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phase_unwrap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/FSK_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSK_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/ADC_3PA1030.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_3PA1030
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/IQ_DDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IQ_DDC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/ASK_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASK_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/clk_devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/waveform_measure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module waveform_measure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/DAC_904.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_904
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sources_1/new/data_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_PSK_DM_0_0/sim/design_1_PSK_DM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PSK_DM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_FSK_DM_0_0/sim/design_1_FSK_DM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FSK_DM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_ADC_3PA1030_0_1/sim/design_1_ADC_3PA1030_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ADC_3PA1030_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_IQ_DDC_0_0/sim/design_1_IQ_DDC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IQ_DDC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_ASK_DM_0_2/sim/design_1_ASK_DM_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ASK_DM_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_waveform_measure_0_0/sim/design_1_waveform_measure_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_waveform_measure_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_waveform_measure_0_1/sim/design_1_waveform_measure_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_waveform_measure_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_DAC_904_0_0/sim/design_1_DAC_904_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DAC_904_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_data_select_0_0/sim/design_1_data_select_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_select_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_waveform_measure_0_2/sim/design_1_waveform_measure_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_waveform_measure_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/sim/bd_6f02_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/sim/bd_6f02_arinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_arinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/sim/bd_6f02_rinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_rinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/sim/bd_6f02_awinsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_awinsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/sim/bd_6f02_winsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_winsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/sim/bd_6f02_binsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_binsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_aroutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_aroutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_aroutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_aroutsw_0.sv:94]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_aroutsw_0.sv:95]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_aroutsw_0.sv:96]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_aroutsw_0.sv:97]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_aroutsw_0.sv:98]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_routsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:82]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:83]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:84]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:85]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:86]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:87]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:88]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:89]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:90]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:91]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:92]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_awoutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_awoutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_awoutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_awoutsw_0.sv:94]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_awoutsw_0.sv:95]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_awoutsw_0.sv:96]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_awoutsw_0.sv:97]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_awoutsw_0.sv:98]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_woutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_woutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_woutsw_0.sv:93]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_woutsw_0.sv:94]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_woutsw_0.sv:95]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_woutsw_0.sv:96]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_woutsw_0.sv:97]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_woutsw_0.sv:98]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_boutsw_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:82]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:83]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:84]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:85]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:86]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:87]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:88]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:89]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:90]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:91]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:92]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/sim/bd_6f02_arni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_arni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/sim/bd_6f02_rni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_rni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/sim/bd_6f02_awni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_awni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/sim/bd_6f02_wni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_wni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/sim/bd_6f02_bni_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_bni_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/sim/bd_6f02_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/sim/bd_6f02_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/sim/bd_6f02_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/sim/bd_6f02_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/sim/bd_6f02_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/sim/bd_6f02_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/sim/bd_6f02_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/sim/bd_6f02_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/sim/bd_6f02_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/sim/bd_6f02_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_27/sim/bd_6f02_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_28/sim/bd_6f02_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_29/sim/bd_6f02_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_30/sim/bd_6f02_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_31/sim/bd_6f02_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_32/sim/bd_6f02_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_33/sim/bd_6f02_m01s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m01s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_34/sim/bd_6f02_m01arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m01arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_35/sim/bd_6f02_m01rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m01rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_36/sim/bd_6f02_m01awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m01awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_37/sim/bd_6f02_m01wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m01wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_38/sim/bd_6f02_m01bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m01bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_39/sim/bd_6f02_m01e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m01e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_40/sim/bd_6f02_m02s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m02s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_41/sim/bd_6f02_m02arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m02arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_42/sim/bd_6f02_m02rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m02rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_43/sim/bd_6f02_m02awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m02awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_44/sim/bd_6f02_m02wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m02wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_45/sim/bd_6f02_m02bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m02bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_46/sim/bd_6f02_m02e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m02e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_47/sim/bd_6f02_m03s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m03s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_48/sim/bd_6f02_m03arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m03arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_49/sim/bd_6f02_m03rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m03rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_50/sim/bd_6f02_m03awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m03awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_51/sim/bd_6f02_m03wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m03wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_52/sim/bd_6f02_m03bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m03bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_53/sim/bd_6f02_m03e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m03e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_54/sim/bd_6f02_m04s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m04s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_55/sim/bd_6f02_m04arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m04arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_56/sim/bd_6f02_m04rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m04rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_57/sim/bd_6f02_m04awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m04awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_58/sim/bd_6f02_m04wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m04wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_59/sim/bd_6f02_m04bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m04bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_60/sim/bd_6f02_m04e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m04e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_61/sim/bd_6f02_m05s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m05s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_62/sim/bd_6f02_m05arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m05arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_63/sim/bd_6f02_m05rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m05rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_64/sim/bd_6f02_m05awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m05awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_65/sim/bd_6f02_m05wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m05wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_66/sim/bd_6f02_m05bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m05bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_67/sim/bd_6f02_m05e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m05e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_68/sim/bd_6f02_m06s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m06s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_69/sim/bd_6f02_m06arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m06arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_70/sim/bd_6f02_m06rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m06rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_71/sim/bd_6f02_m06awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m06awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_72/sim/bd_6f02_m06wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m06wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_73/sim/bd_6f02_m06bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m06bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_74/sim/bd_6f02_m06e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02_m06e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/bd_0/sim/bd_6f02.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_6f02
INFO: [VRFC 10-311] analyzing module clk_map_imp_19UC7HI
INFO: [VRFC 10-311] analyzing module i_nodes_imp_RZ93WO
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_PYUQT9
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_3S6IOH
INFO: [VRFC 10-311] analyzing module m01_exit_pipeline_imp_KQMHVH
INFO: [VRFC 10-311] analyzing module m01_nodes_imp_1455NXJ
INFO: [VRFC 10-311] analyzing module m02_exit_pipeline_imp_W4HJGD
INFO: [VRFC 10-311] analyzing module m02_nodes_imp_1TPC058
INFO: [VRFC 10-311] analyzing module m03_exit_pipeline_imp_S08D4T
INFO: [VRFC 10-311] analyzing module m03_nodes_imp_VKC2X6
INFO: [VRFC 10-311] analyzing module m04_exit_pipeline_imp_C4N5P
INFO: [VRFC 10-311] analyzing module m04_nodes_imp_5KCFT6
INFO: [VRFC 10-311] analyzing module m05_exit_pipeline_imp_64Y96L
INFO: [VRFC 10-311] analyzing module m05_nodes_imp_120I54S
INFO: [VRFC 10-311] analyzing module m06_exit_pipeline_imp_D5GAT9
INFO: [VRFC 10-311] analyzing module m06_nodes_imp_1W2ZXRB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1PSXOAM
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1KC0NQC
INFO: [VRFC 10-311] analyzing module switchboards_imp_18NKQB4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_axi_smc_1/sim/design_1_axi_smc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sim_1/new/MY_DDS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MY_DDS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
