#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 18 18:14:33 2019
# Process ID: 12256
# Current directory: C:/Users/84546/Desktop/18-19-3/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17716 C:\Users\84546\Desktop\18-19-3\CPU\CPU.xpr
# Log file: C:/Users/84546/Desktop/18-19-3/CPU/vivado.log
# Journal file: C:/Users/84546/Desktop/18-19-3/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84546/Desktop/18-19-3/CPU/CPU.xpr
update_compile_order -fileset sources_1
launch_simulation
source Test_top.tcl
restart
run all
restart
run all
close_sim
launch_simulation
source Test_top.tcl
run all
restart
run all
restart
run all
close_sim
launch_simulation
source Test_top.tcl
restart
run all
close_sim
launch_simulation
source Test_top.tcl
restart
run all
close_sim
launch_simulation
source Test_top.tcl
restart
run all
close_sim
reset_run MCU_mem_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Test_top.tcl
restart
run all
close_sim
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
startgroup
endgroup
launch_simulation
source Test_top.tcl
restart
run all
close_sim
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
delete_bd_objs [get_bd_nets a_0_1] [get_bd_nets dist_mem_gen_0_spo] [get_bd_cells dist_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
undo
undo
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/84546/Desktop/18-19-3/CPU/mem2.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Test_top.tcl
restart
run all
close_sim
launch_simulation
source Test_top.tcl
restart
run all
close_sim
launch_simulation
source Test_top.tcl
restart
run all
close_sim
launch_simulation
source Test_top.tcl
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Test_top.tcl
restart
run all
close_sim
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/84546/Desktop/18-19-3/CPU/mem.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
generate_target Simulation [get_files C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd]
export_ip_user_files -of_objects [get_files C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd] -directory C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files -ipstatic_source_dir C:/Users/84546/Desktop/18-19-3/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/84546/Desktop/18-19-3/CPU/CPU.cache/compile_simlib/modelsim} {questa=C:/Users/84546/Desktop/18-19-3/CPU/CPU.cache/compile_simlib/questa} {riviera=C:/Users/84546/Desktop/18-19-3/CPU/CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/84546/Desktop/18-19-3/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
reset_run MCU_mem_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Test_top.tcl
run all
run all
close_sim
launch_simulation
source Test_top.tcl
restart
run all
restart
run all
close_sim
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/MCU_mem/MCU_mem.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/84546/Desktop/18-19-3/CPU/mem2.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
save_bd_design
reset_run MCU_mem_dist_mem_gen_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Test_top.tcl
restart
run all
close_sim
launch_simulation
source Test_top.tcl
run all
close_sim
launch_simulation
source Test_top.tcl
run all
close_sim
launch_simulation
source Test_top.tcl
run all
restart
run all
close_sim
launch_simulation
source Test_top.tcl
run all
restart
run all
close_sim
open_bd_design {C:/Users/84546/Desktop/18-19-3/CPU/CPU.srcs/sources_1/bd/ram/ram.bd}
startgroup
set_property -dict [list CONFIG.coefficient_file {C:/Users/84546/Desktop/18-19-3/CPU/task2.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
reset_run ram_dist_mem_gen_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Test_top.tcl
run all
restart
run all
restart
run all
restart
run all
close_sim
launch_simulation
source Test_top.tcl
run all
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
