Classic Timing Analyzer report for lab6_2
Wed Oct 05 16:36:14 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'c'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.301 ns                                       ; si    ; inst  ; --         ; c        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.665 ns                                      ; inst5 ; q[1]  ; c          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.943 ns                                      ; si    ; inst  ; --         ; c        ; 0            ;
; Clock Setup: 'c'             ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst4 ; inst5 ; c          ; c        ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM570ZM256C7      ;      ;    ;             ;
; Timing Models                                                       ; Preliminary        ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; c               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'c'                                                                                                                                                                   ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst  ; inst4 ; c          ; c        ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst4 ; inst5 ; c          ; c        ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst6 ; inst7 ; c          ; c        ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst5 ; inst6 ; c          ; c        ; None                        ; None                      ; 2.317 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------+
; tsu                                                        ;
+-------+--------------+------------+------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To   ; To Clock ;
+-------+--------------+------------+------+------+----------+
; N/A   ; None         ; 2.301 ns   ; si   ; inst ; c        ;
+-------+--------------+------------+------+------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 15.665 ns  ; inst5 ; q[1] ; c          ;
; N/A   ; None         ; 10.725 ns  ; inst6 ; q[0] ; c          ;
; N/A   ; None         ; 10.596 ns  ; inst  ; q[3] ; c          ;
; N/A   ; None         ; 7.608 ns   ; inst4 ; q[2] ; c          ;
; N/A   ; None         ; 7.600 ns   ; inst7 ; so   ; c          ;
+-------+--------------+------------+-------+------+------------+


+------------------------------------------------------------------+
; th                                                               ;
+---------------+-------------+-----------+------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To   ; To Clock ;
+---------------+-------------+-----------+------+------+----------+
; N/A           ; None        ; -1.943 ns ; si   ; inst ; c        ;
+---------------+-------------+-----------+------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Oct 05 16:36:14 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6_2 -c lab6_2
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EPM570ZM256C7 are preliminary
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "c" is an undefined clock
Info: Clock "c" Internal fmax is restricted to 304.04 MHz between source register "inst" and destination register "inst4"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.321 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'
            Info: 2: + IC(1.937 ns) + CELL(0.384 ns) = 2.321 ns; Loc. = LC_X2_Y7_N0; Fanout = 2; REG Node = 'inst4'
            Info: Total cell delay = 0.384 ns ( 16.54 % )
            Info: Total interconnect delay = 1.937 ns ( 83.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "c" to destination register is 4.184 ns
                Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'
                Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N0; Fanout = 2; REG Node = 'inst4'
                Info: Total cell delay = 2.594 ns ( 62.00 % )
                Info: Total interconnect delay = 1.590 ns ( 38.00 % )
            Info: - Longest clock path from clock "c" to source register is 4.184 ns
                Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'
                Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'
                Info: Total cell delay = 2.594 ns ( 62.00 % )
                Info: Total interconnect delay = 1.590 ns ( 38.00 % )
        Info: + Micro clock to output delay of source is 0.489 ns
        Info: + Micro setup delay of destination is 0.319 ns
Info: tsu for register "inst" (data pin = "si", clock pin = "c") is 2.301 ns
    Info: + Longest pin to register delay is 6.166 ns
        Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_G2; Fanout = 1; PIN Node = 'si'
        Info: 2: + IC(4.812 ns) + CELL(0.384 ns) = 6.166 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 1.354 ns ( 21.96 % )
        Info: Total interconnect delay = 4.812 ns ( 78.04 % )
    Info: + Micro setup delay of destination is 0.319 ns
    Info: - Shortest clock path from clock "c" to destination register is 4.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'
        Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 2.594 ns ( 62.00 % )
        Info: Total interconnect delay = 1.590 ns ( 38.00 % )
Info: tco from clock "c" to destination pin "q[1]" through register "inst5" is 15.665 ns
    Info: + Longest clock path from clock "c" to source register is 4.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'
        Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N5; Fanout = 2; REG Node = 'inst5'
        Info: Total cell delay = 2.594 ns ( 62.00 % )
        Info: Total interconnect delay = 1.590 ns ( 38.00 % )
    Info: + Micro clock to output delay of source is 0.489 ns
    Info: + Longest register to pin delay is 10.992 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y7_N5; Fanout = 2; REG Node = 'inst5'
        Info: 2: + IC(9.018 ns) + CELL(1.974 ns) = 10.992 ns; Loc. = PIN_U20; Fanout = 0; PIN Node = 'q[1]'
        Info: Total cell delay = 1.974 ns ( 17.96 % )
        Info: Total interconnect delay = 9.018 ns ( 82.04 % )
Info: th for register "inst" (data pin = "si", clock pin = "c") is -1.943 ns
    Info: + Longest clock path from clock "c" to destination register is 4.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'
        Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 2.594 ns ( 62.00 % )
        Info: Total interconnect delay = 1.590 ns ( 38.00 % )
    Info: + Micro hold delay of destination is 0.039 ns
    Info: - Shortest pin to register delay is 6.166 ns
        Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_G2; Fanout = 1; PIN Node = 'si'
        Info: 2: + IC(4.812 ns) + CELL(0.384 ns) = 6.166 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 1.354 ns ( 21.96 % )
        Info: Total interconnect delay = 4.812 ns ( 78.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Wed Oct 05 16:36:14 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


