/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Fri Mar 24 18:34:11 KST 2017
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbRightLogical.h"
#include "imported_BDPI_functions.h"


/* String declarations */
static std::string const __str_literal_2("FAILED Logical Shift %b >> %d gave %b instead of %b",
					 51u);
static std::string const __str_literal_1("PASSED", 6u);


/* Constructor */
MOD_mkTbRightLogical::MOD_mkTbRightLogical(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cycle(simHdl, "cycle", this, 32u, 0u, (tUInt8)0u),
    INST_randomShift_init(simHdl, "randomShift_init", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_randomVal_init(simHdl, "randomVal_init", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_x__h716(2863311530u),
    DEF_TASK_getRandom___d21(2863311530u)
{
  symbol_count = 7u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbRightLogical::init_symbols_0()
{
  init_symbol(&symbols[0u], "cycle", SYM_MODULE, &INST_cycle);
  init_symbol(&symbols[1u], "RL_randomShift_initialize", SYM_RULE);
  init_symbol(&symbols[2u], "RL_randomVal_initialize", SYM_RULE);
  init_symbol(&symbols[3u], "RL_test", SYM_RULE);
  init_symbol(&symbols[4u], "randomShift_init", SYM_MODULE, &INST_randomShift_init);
  init_symbol(&symbols[5u], "randomVal_init", SYM_MODULE, &INST_randomVal_init);
  init_symbol(&symbols[6u], "x__h388", SYM_DEF, &DEF_x__h388, 32u);
}


/* Rule actions */

void MOD_mkTbRightLogical::RL_randomVal_initialize()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    setSeed(3735928559u);
  INST_randomVal_init.METH_write((tUInt8)1u);
}

void MOD_mkTbRightLogical::RL_randomShift_initialize()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    setSeed(3405691582u);
  INST_randomShift_init.METH_write((tUInt8)1u);
}

void MOD_mkTbRightLogical::RL_test()
{
  tUInt32 DEF_x__h14819;
  tUInt8 DEF_b__h5022;
  tUInt8 DEF_a__h5021;
  tUInt8 DEF_b__h4907;
  tUInt8 DEF_a__h4906;
  tUInt8 DEF_b__h5082;
  tUInt8 DEF_a__h5081;
  tUInt8 DEF_b__h5142;
  tUInt8 DEF_a__h5141;
  tUInt8 DEF_b__h5202;
  tUInt8 DEF_a__h5201;
  tUInt8 DEF_b__h5262;
  tUInt8 DEF_a__h5261;
  tUInt8 DEF_b__h5322;
  tUInt8 DEF_a__h5321;
  tUInt8 DEF_b__h5382;
  tUInt8 DEF_a__h5381;
  tUInt8 DEF_b__h5442;
  tUInt8 DEF_a__h5441;
  tUInt8 DEF_b__h5502;
  tUInt8 DEF_a__h5501;
  tUInt8 DEF_b__h5562;
  tUInt8 DEF_a__h5561;
  tUInt8 DEF_b__h5622;
  tUInt8 DEF_a__h5621;
  tUInt8 DEF_b__h5682;
  tUInt8 DEF_a__h5681;
  tUInt8 DEF_b__h5742;
  tUInt8 DEF_a__h5741;
  tUInt8 DEF_b__h5802;
  tUInt8 DEF_a__h5801;
  tUInt8 DEF_b__h5862;
  tUInt8 DEF_a__h5861;
  tUInt8 DEF_b__h5922;
  tUInt8 DEF_a__h5921;
  tUInt8 DEF_b__h5982;
  tUInt8 DEF_a__h5981;
  tUInt8 DEF_b__h6042;
  tUInt8 DEF_a__h6041;
  tUInt8 DEF_b__h6102;
  tUInt8 DEF_a__h6101;
  tUInt8 DEF_b__h6162;
  tUInt8 DEF_a__h6161;
  tUInt8 DEF_b__h6222;
  tUInt8 DEF_a__h6221;
  tUInt8 DEF_b__h6282;
  tUInt8 DEF_a__h6281;
  tUInt8 DEF_b__h6342;
  tUInt8 DEF_a__h6341;
  tUInt8 DEF_b__h6402;
  tUInt8 DEF_a__h6401;
  tUInt8 DEF_b__h6462;
  tUInt8 DEF_a__h6461;
  tUInt8 DEF_b__h6522;
  tUInt8 DEF_a__h6521;
  tUInt8 DEF_b__h6582;
  tUInt8 DEF_a__h6581;
  tUInt8 DEF_b__h6642;
  tUInt8 DEF_a__h6641;
  tUInt8 DEF_b__h6702;
  tUInt8 DEF_a__h6701;
  tUInt8 DEF_b__h6762;
  tUInt8 DEF_a__h6761;
  tUInt8 DEF_b__h6822;
  tUInt8 DEF_a__h6821;
  tUInt8 DEF_b__h4099;
  tUInt8 DEF_a__h4098;
  tUInt8 DEF_b__h6998;
  tUInt8 DEF_a__h6997;
  tUInt8 DEF_b__h7057;
  tUInt8 DEF_a__h7056;
  tUInt8 DEF_b__h7116;
  tUInt8 DEF_a__h7115;
  tUInt8 DEF_b__h7175;
  tUInt8 DEF_a__h7174;
  tUInt8 DEF_b__h7234;
  tUInt8 DEF_a__h7233;
  tUInt8 DEF_b__h7293;
  tUInt8 DEF_a__h7292;
  tUInt8 DEF_b__h7352;
  tUInt8 DEF_a__h7351;
  tUInt8 DEF_b__h7411;
  tUInt8 DEF_a__h7410;
  tUInt8 DEF_b__h7470;
  tUInt8 DEF_a__h7469;
  tUInt8 DEF_b__h7529;
  tUInt8 DEF_a__h7528;
  tUInt8 DEF_b__h7588;
  tUInt8 DEF_a__h7587;
  tUInt8 DEF_b__h7647;
  tUInt8 DEF_a__h7646;
  tUInt8 DEF_b__h7706;
  tUInt8 DEF_a__h7705;
  tUInt8 DEF_b__h7765;
  tUInt8 DEF_a__h7764;
  tUInt8 DEF_b__h7824;
  tUInt8 DEF_a__h7823;
  tUInt8 DEF_b__h7883;
  tUInt8 DEF_a__h7882;
  tUInt8 DEF_b__h7942;
  tUInt8 DEF_a__h7941;
  tUInt8 DEF_b__h8001;
  tUInt8 DEF_a__h8000;
  tUInt8 DEF_b__h8060;
  tUInt8 DEF_a__h8059;
  tUInt8 DEF_b__h8119;
  tUInt8 DEF_a__h8118;
  tUInt8 DEF_b__h8178;
  tUInt8 DEF_a__h8177;
  tUInt8 DEF_b__h8237;
  tUInt8 DEF_a__h8236;
  tUInt8 DEF_b__h8296;
  tUInt8 DEF_a__h8295;
  tUInt8 DEF_b__h8355;
  tUInt8 DEF_a__h8354;
  tUInt8 DEF_b__h8414;
  tUInt8 DEF_a__h8413;
  tUInt8 DEF_b__h8473;
  tUInt8 DEF_a__h8472;
  tUInt8 DEF_b__h8532;
  tUInt8 DEF_a__h8531;
  tUInt8 DEF_b__h8591;
  tUInt8 DEF_a__h8590;
  tUInt8 DEF_b__h8650;
  tUInt8 DEF_a__h8649;
  tUInt8 DEF_b__h8709;
  tUInt8 DEF_a__h8708;
  tUInt8 DEF_b__h8768;
  tUInt8 DEF_a__h8767;
  tUInt8 DEF_b__h3291;
  tUInt8 DEF_a__h3290;
  tUInt8 DEF_b__h8943;
  tUInt8 DEF_a__h8942;
  tUInt8 DEF_b__h9002;
  tUInt8 DEF_a__h9001;
  tUInt8 DEF_b__h9061;
  tUInt8 DEF_a__h9060;
  tUInt8 DEF_b__h9120;
  tUInt8 DEF_a__h9119;
  tUInt8 DEF_b__h9179;
  tUInt8 DEF_a__h9178;
  tUInt8 DEF_b__h9238;
  tUInt8 DEF_a__h9237;
  tUInt8 DEF_b__h9297;
  tUInt8 DEF_a__h9296;
  tUInt8 DEF_b__h9356;
  tUInt8 DEF_a__h9355;
  tUInt8 DEF_b__h9415;
  tUInt8 DEF_a__h9414;
  tUInt8 DEF_b__h9474;
  tUInt8 DEF_a__h9473;
  tUInt8 DEF_b__h9533;
  tUInt8 DEF_a__h9532;
  tUInt8 DEF_b__h9592;
  tUInt8 DEF_a__h9591;
  tUInt8 DEF_b__h9651;
  tUInt8 DEF_a__h9650;
  tUInt8 DEF_b__h9710;
  tUInt8 DEF_a__h9709;
  tUInt8 DEF_b__h9769;
  tUInt8 DEF_a__h9768;
  tUInt8 DEF_b__h9828;
  tUInt8 DEF_a__h9827;
  tUInt8 DEF_b__h9887;
  tUInt8 DEF_a__h9886;
  tUInt8 DEF_b__h9946;
  tUInt8 DEF_a__h9945;
  tUInt8 DEF_b__h10005;
  tUInt8 DEF_a__h10004;
  tUInt8 DEF_b__h10064;
  tUInt8 DEF_a__h10063;
  tUInt8 DEF_b__h10123;
  tUInt8 DEF_a__h10122;
  tUInt8 DEF_b__h10182;
  tUInt8 DEF_a__h10181;
  tUInt8 DEF_b__h10241;
  tUInt8 DEF_a__h10240;
  tUInt8 DEF_b__h10300;
  tUInt8 DEF_a__h10299;
  tUInt8 DEF_b__h10359;
  tUInt8 DEF_a__h10358;
  tUInt8 DEF_b__h10418;
  tUInt8 DEF_a__h10417;
  tUInt8 DEF_b__h10477;
  tUInt8 DEF_a__h10476;
  tUInt8 DEF_b__h10536;
  tUInt8 DEF_a__h10535;
  tUInt8 DEF_b__h10595;
  tUInt8 DEF_a__h10594;
  tUInt8 DEF_b__h10654;
  tUInt8 DEF_a__h10653;
  tUInt8 DEF_b__h10713;
  tUInt8 DEF_a__h10712;
  tUInt8 DEF_b__h2483;
  tUInt8 DEF_a__h2482;
  tUInt8 DEF_b__h10888;
  tUInt8 DEF_a__h10887;
  tUInt8 DEF_b__h10947;
  tUInt8 DEF_a__h10946;
  tUInt8 DEF_b__h11006;
  tUInt8 DEF_a__h11005;
  tUInt8 DEF_b__h11065;
  tUInt8 DEF_a__h11064;
  tUInt8 DEF_b__h11124;
  tUInt8 DEF_a__h11123;
  tUInt8 DEF_b__h11183;
  tUInt8 DEF_a__h11182;
  tUInt8 DEF_b__h11242;
  tUInt8 DEF_a__h11241;
  tUInt8 DEF_b__h11301;
  tUInt8 DEF_a__h11300;
  tUInt8 DEF_b__h11360;
  tUInt8 DEF_a__h11359;
  tUInt8 DEF_b__h11419;
  tUInt8 DEF_a__h11418;
  tUInt8 DEF_b__h11478;
  tUInt8 DEF_a__h11477;
  tUInt8 DEF_b__h11537;
  tUInt8 DEF_a__h11536;
  tUInt8 DEF_b__h11596;
  tUInt8 DEF_a__h11595;
  tUInt8 DEF_b__h11655;
  tUInt8 DEF_a__h11654;
  tUInt8 DEF_b__h11714;
  tUInt8 DEF_a__h11713;
  tUInt8 DEF_b__h11773;
  tUInt8 DEF_a__h11772;
  tUInt8 DEF_b__h11832;
  tUInt8 DEF_a__h11831;
  tUInt8 DEF_b__h11891;
  tUInt8 DEF_a__h11890;
  tUInt8 DEF_b__h11950;
  tUInt8 DEF_a__h11949;
  tUInt8 DEF_b__h12009;
  tUInt8 DEF_a__h12008;
  tUInt8 DEF_b__h12068;
  tUInt8 DEF_a__h12067;
  tUInt8 DEF_b__h12127;
  tUInt8 DEF_a__h12126;
  tUInt8 DEF_b__h12186;
  tUInt8 DEF_a__h12185;
  tUInt8 DEF_b__h12245;
  tUInt8 DEF_a__h12244;
  tUInt8 DEF_b__h12304;
  tUInt8 DEF_a__h12303;
  tUInt8 DEF_b__h12363;
  tUInt8 DEF_a__h12362;
  tUInt8 DEF_b__h12422;
  tUInt8 DEF_a__h12421;
  tUInt8 DEF_b__h12481;
  tUInt8 DEF_a__h12480;
  tUInt8 DEF_b__h12540;
  tUInt8 DEF_a__h12539;
  tUInt8 DEF_b__h12599;
  tUInt8 DEF_a__h12598;
  tUInt8 DEF_b__h12658;
  tUInt8 DEF_a__h12657;
  tUInt8 DEF_b__h1675;
  tUInt8 DEF_a__h1674;
  tUInt8 DEF_b__h12833;
  tUInt8 DEF_a__h12832;
  tUInt8 DEF_b__h12892;
  tUInt8 DEF_a__h12891;
  tUInt8 DEF_b__h12951;
  tUInt8 DEF_a__h12950;
  tUInt8 DEF_b__h13010;
  tUInt8 DEF_a__h13009;
  tUInt8 DEF_b__h13069;
  tUInt8 DEF_a__h13068;
  tUInt8 DEF_b__h13128;
  tUInt8 DEF_a__h13127;
  tUInt8 DEF_b__h13187;
  tUInt8 DEF_a__h13186;
  tUInt8 DEF_b__h13246;
  tUInt8 DEF_a__h13245;
  tUInt8 DEF_b__h13305;
  tUInt8 DEF_a__h13304;
  tUInt8 DEF_b__h13364;
  tUInt8 DEF_a__h13363;
  tUInt8 DEF_b__h13423;
  tUInt8 DEF_a__h13422;
  tUInt8 DEF_b__h13482;
  tUInt8 DEF_a__h13481;
  tUInt8 DEF_b__h13541;
  tUInt8 DEF_a__h13540;
  tUInt8 DEF_b__h13600;
  tUInt8 DEF_a__h13599;
  tUInt8 DEF_b__h13659;
  tUInt8 DEF_a__h13658;
  tUInt8 DEF_b__h13718;
  tUInt8 DEF_a__h13717;
  tUInt8 DEF_b__h13777;
  tUInt8 DEF_a__h13776;
  tUInt8 DEF_b__h13836;
  tUInt8 DEF_a__h13835;
  tUInt8 DEF_b__h13895;
  tUInt8 DEF_a__h13894;
  tUInt8 DEF_b__h13954;
  tUInt8 DEF_a__h13953;
  tUInt8 DEF_b__h14013;
  tUInt8 DEF_a__h14012;
  tUInt8 DEF_b__h14072;
  tUInt8 DEF_a__h14071;
  tUInt8 DEF_b__h14131;
  tUInt8 DEF_a__h14130;
  tUInt8 DEF_b__h14190;
  tUInt8 DEF_a__h14189;
  tUInt8 DEF_b__h14249;
  tUInt8 DEF_a__h14248;
  tUInt8 DEF_b__h14308;
  tUInt8 DEF_a__h14307;
  tUInt8 DEF_b__h14367;
  tUInt8 DEF_a__h14366;
  tUInt8 DEF_b__h14426;
  tUInt8 DEF_a__h14425;
  tUInt8 DEF_b__h14485;
  tUInt8 DEF_a__h14484;
  tUInt8 DEF_b__h14544;
  tUInt8 DEF_a__h14543;
  tUInt8 DEF_b__h14603;
  tUInt8 DEF_a__h14602;
  tUInt8 DEF_a__h2484;
  tUInt8 DEF_a__h1676;
  tUInt8 DEF_a__h3292;
  tUInt8 DEF_a__h4100;
  tUInt8 DEF_a__h4908;
  tUInt8 DEF_NOT_cycle_EQ_128___d9;
  tUInt8 DEF_NOT_cycle_EQ_128_AND_NOT_INV_TASK_getRandom_0__ETC___d783;
  tUInt8 DEF_a__h8765;
  tUInt8 DEF_a__h8706;
  tUInt8 DEF_a__h10710;
  tUInt8 DEF_a__h10651;
  tUInt8 DEF_a__h12655;
  tUInt8 DEF_a__h12596;
  tUInt8 DEF_a__h14600;
  tUInt8 DEF_a__h14541;
  tUInt8 DEF_a__h8647;
  tUInt8 DEF_a__h8588;
  tUInt8 DEF_a__h10592;
  tUInt8 DEF_a__h10533;
  tUInt8 DEF_a__h12537;
  tUInt8 DEF_a__h12478;
  tUInt8 DEF_a__h14482;
  tUInt8 DEF_a__h14423;
  tUInt8 DEF_a__h8529;
  tUInt8 DEF_a__h8470;
  tUInt8 DEF_a__h10474;
  tUInt8 DEF_a__h10415;
  tUInt8 DEF_a__h12419;
  tUInt8 DEF_a__h12360;
  tUInt8 DEF_a__h14364;
  tUInt8 DEF_a__h14305;
  tUInt8 DEF_a__h8411;
  tUInt8 DEF_a__h8352;
  tUInt8 DEF_a__h10356;
  tUInt8 DEF_a__h10297;
  tUInt8 DEF_a__h12301;
  tUInt8 DEF_a__h12242;
  tUInt8 DEF_a__h14246;
  tUInt8 DEF_a__h14187;
  tUInt8 DEF_a__h8293;
  tUInt8 DEF_a__h8234;
  tUInt8 DEF_a__h10238;
  tUInt8 DEF_a__h10179;
  tUInt8 DEF_a__h12183;
  tUInt8 DEF_a__h12124;
  tUInt8 DEF_a__h14128;
  tUInt8 DEF_a__h14069;
  tUInt8 DEF_a__h8175;
  tUInt8 DEF_a__h8116;
  tUInt8 DEF_a__h10120;
  tUInt8 DEF_a__h10061;
  tUInt8 DEF_a__h12065;
  tUInt8 DEF_a__h12006;
  tUInt8 DEF_a__h14010;
  tUInt8 DEF_a__h13951;
  tUInt8 DEF_a__h8057;
  tUInt8 DEF_a__h7998;
  tUInt8 DEF_a__h10002;
  tUInt8 DEF_a__h9943;
  tUInt8 DEF_a__h11947;
  tUInt8 DEF_a__h11888;
  tUInt8 DEF_a__h13892;
  tUInt8 DEF_a__h13833;
  tUInt8 DEF_a__h7939;
  tUInt8 DEF_a__h7880;
  tUInt8 DEF_a__h9884;
  tUInt8 DEF_a__h9825;
  tUInt8 DEF_a__h11829;
  tUInt8 DEF_a__h11770;
  tUInt8 DEF_a__h13774;
  tUInt8 DEF_a__h13715;
  tUInt8 DEF_a__h7821;
  tUInt8 DEF_a__h7762;
  tUInt8 DEF_a__h9766;
  tUInt8 DEF_a__h9707;
  tUInt8 DEF_a__h11711;
  tUInt8 DEF_a__h11652;
  tUInt8 DEF_a__h13656;
  tUInt8 DEF_a__h13597;
  tUInt8 DEF_a__h7703;
  tUInt8 DEF_a__h7644;
  tUInt8 DEF_a__h9648;
  tUInt8 DEF_a__h9589;
  tUInt8 DEF_a__h11593;
  tUInt8 DEF_a__h11534;
  tUInt8 DEF_a__h13538;
  tUInt8 DEF_a__h13479;
  tUInt8 DEF_a__h7585;
  tUInt8 DEF_a__h7526;
  tUInt8 DEF_a__h9530;
  tUInt8 DEF_a__h9471;
  tUInt8 DEF_a__h11475;
  tUInt8 DEF_a__h11416;
  tUInt8 DEF_a__h13420;
  tUInt8 DEF_a__h13361;
  tUInt8 DEF_a__h7467;
  tUInt8 DEF_a__h7408;
  tUInt8 DEF_a__h9412;
  tUInt8 DEF_a__h9353;
  tUInt8 DEF_a__h11357;
  tUInt8 DEF_a__h11298;
  tUInt8 DEF_a__h13302;
  tUInt8 DEF_a__h13243;
  tUInt8 DEF_a__h7349;
  tUInt8 DEF_a__h7290;
  tUInt8 DEF_a__h9294;
  tUInt8 DEF_a__h9235;
  tUInt8 DEF_a__h11239;
  tUInt8 DEF_a__h11180;
  tUInt8 DEF_a__h13184;
  tUInt8 DEF_a__h13125;
  tUInt8 DEF_a__h7231;
  tUInt8 DEF_a__h7172;
  tUInt8 DEF_a__h9176;
  tUInt8 DEF_a__h9117;
  tUInt8 DEF_a__h11121;
  tUInt8 DEF_a__h11062;
  tUInt8 DEF_a__h13066;
  tUInt8 DEF_a__h13007;
  tUInt8 DEF_a__h7113;
  tUInt8 DEF_a__h7054;
  tUInt8 DEF_a__h9058;
  tUInt8 DEF_a__h8999;
  tUInt8 DEF_a__h11003;
  tUInt8 DEF_a__h10944;
  tUInt8 DEF_a__h12948;
  tUInt8 DEF_a__h12889;
  tUInt8 DEF_a__h6995;
  tUInt8 DEF_a__h4096;
  tUInt8 DEF_a__h8940;
  tUInt8 DEF_a__h3288;
  tUInt8 DEF_a__h10885;
  tUInt8 DEF_a__h2480;
  tUInt8 DEF_a__h12830;
  tUInt8 DEF_a__h1672;
  tUInt32 DEF_trueResultL__h1659;
  tUInt32 DEF_v__h852;
  tUInt8 DEF_sel__h4156;
  tUInt8 DEF_sel__h3348;
  tUInt8 DEF_sel__h2540;
  tUInt8 DEF_sel__h1732;
  tUInt8 DEF_sel__h902;
  tUInt8 DEF_a__h6819;
  tUInt8 DEF_a__h6759;
  tUInt8 DEF_a__h6699;
  tUInt8 DEF_a__h6639;
  tUInt8 DEF_a__h6579;
  tUInt8 DEF_a__h6519;
  tUInt8 DEF_a__h6459;
  tUInt8 DEF_a__h6399;
  tUInt8 DEF_a__h6339;
  tUInt8 DEF_a__h6279;
  tUInt8 DEF_a__h6219;
  tUInt8 DEF_a__h6159;
  tUInt8 DEF_a__h6099;
  tUInt8 DEF_a__h6039;
  tUInt8 DEF_a__h5979;
  tUInt8 DEF_a__h5919;
  tUInt8 DEF_a__h5859;
  tUInt8 DEF_a__h5799;
  tUInt8 DEF_a__h5739;
  tUInt8 DEF_a__h5679;
  tUInt8 DEF_a__h5619;
  tUInt8 DEF_a__h5559;
  tUInt8 DEF_a__h5499;
  tUInt8 DEF_a__h5439;
  tUInt8 DEF_a__h5379;
  tUInt8 DEF_a__h5319;
  tUInt8 DEF_a__h5259;
  tUInt8 DEF_a__h5199;
  tUInt8 DEF_a__h5139;
  tUInt8 DEF_a__h5079;
  tUInt8 DEF_a__h5019;
  tUInt8 DEF_a__h4904;
  tUInt8 DEF_b__h6820;
  tUInt8 DEF_b__h6760;
  tUInt8 DEF_b__h6700;
  tUInt8 DEF_b__h6640;
  tUInt8 DEF_b__h6580;
  tUInt8 DEF_b__h6520;
  tUInt8 DEF_b__h6460;
  tUInt8 DEF_b__h6400;
  tUInt8 DEF_b__h6340;
  tUInt8 DEF_b__h6280;
  tUInt8 DEF_b__h6220;
  tUInt8 DEF_b__h6160;
  tUInt8 DEF_b__h6100;
  tUInt8 DEF_b__h6040;
  tUInt8 DEF_b__h5980;
  tUInt8 DEF_b__h5920;
  tUInt8 DEF_b__h5860;
  tUInt8 DEF_b__h5800;
  tUInt8 DEF_b__h5740;
  tUInt8 DEF_b__h5680;
  tUInt8 DEF_b__h5620;
  tUInt8 DEF_b__h5560;
  tUInt8 DEF_b__h5500;
  tUInt8 DEF_b__h5440;
  tUInt8 DEF_b__h5380;
  tUInt8 DEF_b__h5320;
  tUInt8 DEF_b__h5260;
  tUInt8 DEF_b__h5200;
  tUInt8 DEF_b__h5140;
  tUInt8 DEF_b__h5080;
  tUInt8 DEF_b__h5020;
  tUInt32 DEF_TASK_getRandom_1_SRL_1___d24;
  tUInt8 DEF_b__h4905;
  tUInt8 DEF_b__h8766;
  tUInt8 DEF_b__h8707;
  tUInt8 DEF_b__h8648;
  tUInt8 DEF_b__h8589;
  tUInt8 DEF_b__h8530;
  tUInt8 DEF_b__h8471;
  tUInt8 DEF_b__h8412;
  tUInt8 DEF_b__h8353;
  tUInt8 DEF_b__h8294;
  tUInt8 DEF_b__h8235;
  tUInt8 DEF_b__h8176;
  tUInt8 DEF_b__h8117;
  tUInt8 DEF_b__h8058;
  tUInt8 DEF_b__h7999;
  tUInt8 DEF_b__h7940;
  tUInt8 DEF_b__h7881;
  tUInt8 DEF_b__h7822;
  tUInt8 DEF_b__h7763;
  tUInt8 DEF_b__h7704;
  tUInt8 DEF_b__h7645;
  tUInt8 DEF_b__h7586;
  tUInt8 DEF_b__h7527;
  tUInt8 DEF_b__h7468;
  tUInt8 DEF_b__h7409;
  tUInt8 DEF_b__h7350;
  tUInt8 DEF_b__h7291;
  tUInt8 DEF_b__h7232;
  tUInt8 DEF_b__h7173;
  tUInt8 DEF_b__h7114;
  tUInt8 DEF_b__h7055;
  tUInt8 DEF_b__h6996;
  tUInt32 DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200;
  tUInt8 DEF_b__h4097;
  tUInt8 DEF_b__h10711;
  tUInt8 DEF_b__h10652;
  tUInt8 DEF_b__h10593;
  tUInt8 DEF_b__h10534;
  tUInt8 DEF_b__h10475;
  tUInt8 DEF_b__h10416;
  tUInt8 DEF_b__h10357;
  tUInt8 DEF_b__h10298;
  tUInt8 DEF_b__h10239;
  tUInt8 DEF_b__h10180;
  tUInt8 DEF_b__h10121;
  tUInt8 DEF_b__h10062;
  tUInt8 DEF_b__h10003;
  tUInt8 DEF_b__h9944;
  tUInt8 DEF_b__h9885;
  tUInt8 DEF_b__h9826;
  tUInt8 DEF_b__h9767;
  tUInt8 DEF_b__h9708;
  tUInt8 DEF_b__h9649;
  tUInt8 DEF_b__h9590;
  tUInt8 DEF_b__h9531;
  tUInt8 DEF_b__h9472;
  tUInt8 DEF_b__h9413;
  tUInt8 DEF_b__h9354;
  tUInt8 DEF_b__h9295;
  tUInt8 DEF_b__h9236;
  tUInt8 DEF_b__h9177;
  tUInt8 DEF_b__h9118;
  tUInt8 DEF_b__h9059;
  tUInt8 DEF_b__h9000;
  tUInt8 DEF_b__h8941;
  tUInt32 DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345;
  tUInt8 DEF_b__h3289;
  tUInt8 DEF_b__h12656;
  tUInt8 DEF_b__h12597;
  tUInt8 DEF_b__h12538;
  tUInt8 DEF_b__h12479;
  tUInt8 DEF_b__h12420;
  tUInt8 DEF_b__h12361;
  tUInt8 DEF_b__h12302;
  tUInt8 DEF_b__h12243;
  tUInt8 DEF_b__h12184;
  tUInt8 DEF_b__h12125;
  tUInt8 DEF_b__h12066;
  tUInt8 DEF_b__h12007;
  tUInt8 DEF_b__h11948;
  tUInt8 DEF_b__h11889;
  tUInt8 DEF_b__h11830;
  tUInt8 DEF_b__h11771;
  tUInt8 DEF_b__h11712;
  tUInt8 DEF_b__h11653;
  tUInt8 DEF_b__h11594;
  tUInt8 DEF_b__h11535;
  tUInt8 DEF_b__h11476;
  tUInt8 DEF_b__h11417;
  tUInt8 DEF_b__h11358;
  tUInt8 DEF_b__h11299;
  tUInt8 DEF_b__h11240;
  tUInt8 DEF_b__h11181;
  tUInt8 DEF_b__h11122;
  tUInt8 DEF_b__h11063;
  tUInt8 DEF_b__h11004;
  tUInt8 DEF_b__h10945;
  tUInt8 DEF_b__h10886;
  tUInt32 DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490;
  tUInt8 DEF_b__h2481;
  tUInt8 DEF_b__h14601;
  tUInt8 DEF_b__h14542;
  tUInt8 DEF_b__h14483;
  tUInt8 DEF_b__h14424;
  tUInt8 DEF_b__h14365;
  tUInt8 DEF_b__h14306;
  tUInt8 DEF_b__h14247;
  tUInt8 DEF_b__h14188;
  tUInt8 DEF_b__h14129;
  tUInt8 DEF_b__h14070;
  tUInt8 DEF_b__h14011;
  tUInt8 DEF_b__h13952;
  tUInt8 DEF_b__h13893;
  tUInt8 DEF_b__h13834;
  tUInt8 DEF_b__h13775;
  tUInt8 DEF_b__h13716;
  tUInt8 DEF_b__h13657;
  tUInt8 DEF_b__h13598;
  tUInt8 DEF_b__h13539;
  tUInt8 DEF_b__h13480;
  tUInt8 DEF_b__h13421;
  tUInt8 DEF_b__h13362;
  tUInt8 DEF_b__h13303;
  tUInt8 DEF_b__h13244;
  tUInt8 DEF_b__h13185;
  tUInt8 DEF_b__h13126;
  tUInt8 DEF_b__h13067;
  tUInt8 DEF_b__h13008;
  tUInt8 DEF_b__h12949;
  tUInt8 DEF_b__h12890;
  tUInt8 DEF_b__h12831;
  tUInt32 DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635;
  tUInt8 DEF_b__h1673;
  tUInt8 DEF_TASK_getRandom_0_BITS_4_TO_0___d779;
  DEF_x__h388 = INST_cycle.METH_read();
  DEF_cycle_EQ_128___d6 = DEF_x__h388 == 128u;
  DEF_NOT_cycle_EQ_128___d9 = !DEF_cycle_EQ_128___d6;
  DEF_x__h14819 = DEF_x__h388 + 1u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cycle_EQ_128___d6)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_cycle_EQ_128___d6)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_cycle_EQ_128___d9)
      DEF_TASK_getRandom___d21 = getRandom();
  }
  DEF_TASK_getRandom_1_SRL_1___d24 = primShiftR32(32u,
						  32u,
						  (tUInt32)(DEF_TASK_getRandom___d21),
						  32u,
						  1u);
  DEF_b__h4905 = (tUInt8)(DEF_TASK_getRandom_1_SRL_1___d24 >> 31u);
  DEF_b__h5020 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 30u));
  DEF_b__h5080 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 29u));
  DEF_b__h5140 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 28u));
  DEF_b__h5200 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 27u));
  DEF_b__h5260 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 26u));
  DEF_b__h5320 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 25u));
  DEF_b__h5380 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 24u));
  DEF_b__h5440 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 23u));
  DEF_b__h5500 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 22u));
  DEF_b__h5560 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 21u));
  DEF_b__h5620 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 20u));
  DEF_b__h5680 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 19u));
  DEF_b__h5740 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 18u));
  DEF_b__h5860 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 16u));
  DEF_b__h5800 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 17u));
  DEF_b__h6220 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 10u));
  DEF_b__h5920 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 15u));
  DEF_b__h5980 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 14u));
  DEF_b__h6040 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 13u));
  DEF_b__h6100 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 12u));
  DEF_b__h6160 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 11u));
  DEF_b__h6280 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 9u));
  DEF_b__h6340 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 8u));
  DEF_b__h6400 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 7u));
  DEF_b__h6460 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 6u));
  DEF_b__h6520 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 5u));
  DEF_b__h6580 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 4u));
  DEF_b__h6640 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 3u));
  DEF_b__h6700 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 2u));
  DEF_b__h6760 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom_1_SRL_1___d24 >> 1u));
  DEF_b__h6820 = (tUInt8)((tUInt8)1u & DEF_TASK_getRandom_1_SRL_1___d24);
  DEF_a__h4904 = (tUInt8)(DEF_TASK_getRandom___d21 >> 31u);
  DEF_a__h5019 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 30u));
  DEF_a__h5079 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 29u));
  DEF_a__h5199 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 27u));
  DEF_a__h5139 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 28u));
  DEF_a__h5259 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 26u));
  DEF_a__h5319 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 25u));
  DEF_a__h5379 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 24u));
  DEF_a__h5439 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 23u));
  DEF_a__h5499 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 22u));
  DEF_a__h5559 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 21u));
  DEF_a__h5679 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 19u));
  DEF_a__h5619 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 20u));
  DEF_a__h5739 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 18u));
  DEF_a__h5799 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 17u));
  DEF_a__h5859 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 16u));
  DEF_a__h5919 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 15u));
  DEF_a__h5979 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 14u));
  DEF_a__h6039 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 13u));
  DEF_a__h6099 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 12u));
  DEF_a__h6159 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 11u));
  DEF_a__h6219 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 10u));
  DEF_a__h6279 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 9u));
  DEF_a__h6339 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 8u));
  DEF_a__h6459 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 6u));
  DEF_a__h6399 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 7u));
  DEF_a__h6519 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 5u));
  DEF_a__h6579 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 4u));
  DEF_a__h6639 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 3u));
  DEF_a__h6699 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 2u));
  DEF_a__h6759 = (tUInt8)((tUInt8)1u & (DEF_TASK_getRandom___d21 >> 1u));
  DEF_a__h6819 = (tUInt8)((tUInt8)1u & DEF_TASK_getRandom___d21);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cycle_EQ_128___d9)
      DEF_x__h716 = getRandom();
  DEF_TASK_getRandom_0_BITS_4_TO_0___d779 = (tUInt8)((tUInt8)31u & DEF_x__h716);
  DEF_sel__h902 = (tUInt8)((tUInt8)1u & (DEF_x__h716 >> 4u));
  DEF_sel__h1732 = (tUInt8)((tUInt8)1u & (DEF_x__h716 >> 3u));
  DEF_sel__h2540 = (tUInt8)((tUInt8)1u & (DEF_x__h716 >> 2u));
  DEF_sel__h3348 = (tUInt8)((tUInt8)1u & (DEF_x__h716 >> 1u));
  DEF_sel__h4156 = (tUInt8)((tUInt8)1u & DEF_x__h716);
  DEF_trueResultL__h1659 = primShiftR32(32u,
					32u,
					(tUInt32)(DEF_TASK_getRandom___d21),
					5u,
					(tUInt8)(DEF_TASK_getRandom_0_BITS_4_TO_0___d779));
  DEF_a__h4908 = (tUInt8)1u & ~DEF_sel__h4156;
  DEF_a__h4100 = (tUInt8)1u & ~DEF_sel__h3348;
  DEF_a__h3292 = (tUInt8)1u & ~DEF_sel__h2540;
  DEF_a__h1676 = (tUInt8)1u & ~DEF_sel__h902;
  DEF_a__h2484 = (tUInt8)1u & ~DEF_sel__h1732;
  DEF_a__h6821 = DEF_a__h4908 & DEF_a__h6819;
  DEF_b__h6822 = DEF_sel__h4156 & DEF_b__h6820;
  DEF_a__h8765 = DEF_a__h6821 | DEF_b__h6822;
  DEF_a__h8767 = DEF_a__h4100 & DEF_a__h8765;
  DEF_a__h6761 = DEF_a__h4908 & DEF_a__h6759;
  DEF_b__h6762 = DEF_sel__h4156 & DEF_b__h6760;
  DEF_a__h8706 = DEF_a__h6761 | DEF_b__h6762;
  DEF_a__h8708 = DEF_a__h4100 & DEF_a__h8706;
  DEF_a__h6701 = DEF_a__h4908 & DEF_a__h6699;
  DEF_b__h6702 = DEF_sel__h4156 & DEF_b__h6700;
  DEF_a__h8647 = DEF_a__h6701 | DEF_b__h6702;
  DEF_a__h8649 = DEF_a__h4100 & DEF_a__h8647;
  DEF_b__h6642 = DEF_sel__h4156 & DEF_b__h6640;
  DEF_a__h6641 = DEF_a__h4908 & DEF_a__h6639;
  DEF_a__h8588 = DEF_a__h6641 | DEF_b__h6642;
  DEF_a__h8590 = DEF_a__h4100 & DEF_a__h8588;
  DEF_a__h6581 = DEF_a__h4908 & DEF_a__h6579;
  DEF_b__h6582 = DEF_sel__h4156 & DEF_b__h6580;
  DEF_a__h8529 = DEF_a__h6581 | DEF_b__h6582;
  DEF_a__h8531 = DEF_a__h4100 & DEF_a__h8529;
  DEF_a__h6521 = DEF_a__h4908 & DEF_a__h6519;
  DEF_b__h6522 = DEF_sel__h4156 & DEF_b__h6520;
  DEF_a__h8470 = DEF_a__h6521 | DEF_b__h6522;
  DEF_a__h8472 = DEF_a__h4100 & DEF_a__h8470;
  DEF_a__h6461 = DEF_a__h4908 & DEF_a__h6459;
  DEF_a__h6401 = DEF_a__h4908 & DEF_a__h6399;
  DEF_b__h6462 = DEF_sel__h4156 & DEF_b__h6460;
  DEF_a__h8411 = DEF_a__h6461 | DEF_b__h6462;
  DEF_a__h8413 = DEF_a__h4100 & DEF_a__h8411;
  DEF_b__h6402 = DEF_sel__h4156 & DEF_b__h6400;
  DEF_a__h8352 = DEF_a__h6401 | DEF_b__h6402;
  DEF_a__h8354 = DEF_a__h4100 & DEF_a__h8352;
  DEF_a__h6341 = DEF_a__h4908 & DEF_a__h6339;
  DEF_b__h6342 = DEF_sel__h4156 & DEF_b__h6340;
  DEF_a__h8293 = DEF_a__h6341 | DEF_b__h6342;
  DEF_a__h8295 = DEF_a__h4100 & DEF_a__h8293;
  DEF_a__h6281 = DEF_a__h4908 & DEF_a__h6279;
  DEF_b__h6282 = DEF_sel__h4156 & DEF_b__h6280;
  DEF_a__h8234 = DEF_a__h6281 | DEF_b__h6282;
  DEF_a__h8236 = DEF_a__h4100 & DEF_a__h8234;
  DEF_a__h6221 = DEF_a__h4908 & DEF_a__h6219;
  DEF_a__h6161 = DEF_a__h4908 & DEF_a__h6159;
  DEF_b__h6222 = DEF_sel__h4156 & DEF_b__h6220;
  DEF_a__h8175 = DEF_a__h6221 | DEF_b__h6222;
  DEF_a__h8177 = DEF_a__h4100 & DEF_a__h8175;
  DEF_b__h6162 = DEF_sel__h4156 & DEF_b__h6160;
  DEF_a__h8116 = DEF_a__h6161 | DEF_b__h6162;
  DEF_a__h8118 = DEF_a__h4100 & DEF_a__h8116;
  DEF_a__h6101 = DEF_a__h4908 & DEF_a__h6099;
  DEF_b__h6102 = DEF_sel__h4156 & DEF_b__h6100;
  DEF_a__h8057 = DEF_a__h6101 | DEF_b__h6102;
  DEF_a__h8059 = DEF_a__h4100 & DEF_a__h8057;
  DEF_a__h6041 = DEF_a__h4908 & DEF_a__h6039;
  DEF_b__h6042 = DEF_sel__h4156 & DEF_b__h6040;
  DEF_a__h7998 = DEF_a__h6041 | DEF_b__h6042;
  DEF_a__h8000 = DEF_a__h4100 & DEF_a__h7998;
  DEF_a__h5981 = DEF_a__h4908 & DEF_a__h5979;
  DEF_b__h5982 = DEF_sel__h4156 & DEF_b__h5980;
  DEF_a__h7939 = DEF_a__h5981 | DEF_b__h5982;
  DEF_a__h7941 = DEF_a__h4100 & DEF_a__h7939;
  DEF_a__h5921 = DEF_a__h4908 & DEF_a__h5919;
  DEF_b__h5922 = DEF_sel__h4156 & DEF_b__h5920;
  DEF_a__h7880 = DEF_a__h5921 | DEF_b__h5922;
  DEF_a__h7882 = DEF_a__h4100 & DEF_a__h7880;
  DEF_a__h5861 = DEF_a__h4908 & DEF_a__h5859;
  DEF_b__h5862 = DEF_sel__h4156 & DEF_b__h5860;
  DEF_a__h7821 = DEF_a__h5861 | DEF_b__h5862;
  DEF_a__h7823 = DEF_a__h4100 & DEF_a__h7821;
  DEF_b__h5802 = DEF_sel__h4156 & DEF_b__h5800;
  DEF_a__h5801 = DEF_a__h4908 & DEF_a__h5799;
  DEF_a__h7762 = DEF_a__h5801 | DEF_b__h5802;
  DEF_a__h7764 = DEF_a__h4100 & DEF_a__h7762;
  DEF_a__h5741 = DEF_a__h4908 & DEF_a__h5739;
  DEF_b__h5742 = DEF_sel__h4156 & DEF_b__h5740;
  DEF_a__h7703 = DEF_a__h5741 | DEF_b__h5742;
  DEF_a__h7705 = DEF_a__h4100 & DEF_a__h7703;
  DEF_a__h5681 = DEF_a__h4908 & DEF_a__h5679;
  DEF_b__h5682 = DEF_sel__h4156 & DEF_b__h5680;
  DEF_a__h7644 = DEF_a__h5681 | DEF_b__h5682;
  DEF_a__h7646 = DEF_a__h4100 & DEF_a__h7644;
  DEF_a__h5621 = DEF_a__h4908 & DEF_a__h5619;
  DEF_b__h5622 = DEF_sel__h4156 & DEF_b__h5620;
  DEF_a__h7585 = DEF_a__h5621 | DEF_b__h5622;
  DEF_a__h7587 = DEF_a__h4100 & DEF_a__h7585;
  DEF_a__h5561 = DEF_a__h4908 & DEF_a__h5559;
  DEF_b__h5562 = DEF_sel__h4156 & DEF_b__h5560;
  DEF_a__h7526 = DEF_a__h5561 | DEF_b__h5562;
  DEF_a__h7528 = DEF_a__h4100 & DEF_a__h7526;
  DEF_a__h5501 = DEF_a__h4908 & DEF_a__h5499;
  DEF_b__h5502 = DEF_sel__h4156 & DEF_b__h5500;
  DEF_a__h7467 = DEF_a__h5501 | DEF_b__h5502;
  DEF_a__h7469 = DEF_a__h4100 & DEF_a__h7467;
  DEF_a__h5441 = DEF_a__h4908 & DEF_a__h5439;
  DEF_b__h5442 = DEF_sel__h4156 & DEF_b__h5440;
  DEF_a__h7408 = DEF_a__h5441 | DEF_b__h5442;
  DEF_a__h7410 = DEF_a__h4100 & DEF_a__h7408;
  DEF_a__h5381 = DEF_a__h4908 & DEF_a__h5379;
  DEF_b__h5382 = DEF_sel__h4156 & DEF_b__h5380;
  DEF_a__h7349 = DEF_a__h5381 | DEF_b__h5382;
  DEF_a__h7351 = DEF_a__h4100 & DEF_a__h7349;
  DEF_a__h5321 = DEF_a__h4908 & DEF_a__h5319;
  DEF_b__h5322 = DEF_sel__h4156 & DEF_b__h5320;
  DEF_a__h7290 = DEF_a__h5321 | DEF_b__h5322;
  DEF_a__h7292 = DEF_a__h4100 & DEF_a__h7290;
  DEF_a__h5261 = DEF_a__h4908 & DEF_a__h5259;
  DEF_b__h5262 = DEF_sel__h4156 & DEF_b__h5260;
  DEF_a__h7231 = DEF_a__h5261 | DEF_b__h5262;
  DEF_a__h7233 = DEF_a__h4100 & DEF_a__h7231;
  DEF_a__h5201 = DEF_a__h4908 & DEF_a__h5199;
  DEF_a__h5141 = DEF_a__h4908 & DEF_a__h5139;
  DEF_b__h5202 = DEF_sel__h4156 & DEF_b__h5200;
  DEF_a__h7172 = DEF_a__h5201 | DEF_b__h5202;
  DEF_a__h7174 = DEF_a__h4100 & DEF_a__h7172;
  DEF_b__h5142 = DEF_sel__h4156 & DEF_b__h5140;
  DEF_a__h7113 = DEF_a__h5141 | DEF_b__h5142;
  DEF_a__h7115 = DEF_a__h4100 & DEF_a__h7113;
  DEF_b__h5082 = DEF_sel__h4156 & DEF_b__h5080;
  DEF_a__h5081 = DEF_a__h4908 & DEF_a__h5079;
  DEF_a__h7054 = DEF_a__h5081 | DEF_b__h5082;
  DEF_a__h7056 = DEF_a__h4100 & DEF_a__h7054;
  DEF_a__h4906 = DEF_a__h4908 & DEF_a__h4904;
  DEF_b__h4907 = DEF_sel__h4156 & DEF_b__h4905;
  DEF_a__h4096 = DEF_a__h4906 | DEF_b__h4907;
  DEF_a__h4098 = DEF_a__h4100 & DEF_a__h4096;
  DEF_a__h5021 = DEF_a__h4908 & DEF_a__h5019;
  DEF_b__h5022 = DEF_sel__h4156 & DEF_b__h5020;
  DEF_a__h6995 = DEF_a__h5021 | DEF_b__h5022;
  DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 = primShiftR32(32u,
									       32u,
									       (tUInt32)((((((((((((((((((((((((((((((((((tUInt32)(DEF_a__h4096)) << 31u) | (((tUInt32)(DEF_a__h6995)) << 30u)) | (((tUInt32)(DEF_a__h7054)) << 29u)) | (((tUInt32)(DEF_a__h7113)) << 28u)) | (((tUInt32)(DEF_a__h7172)) << 27u)) | (((tUInt32)(DEF_a__h7231)) << 26u)) | (((tUInt32)(DEF_a__h7290)) << 25u)) | (((tUInt32)(DEF_a__h7349)) << 24u)) | (((tUInt32)(DEF_a__h7408)) << 23u)) | (((tUInt32)(DEF_a__h7467)) << 22u)) | (((tUInt32)(DEF_a__h7526)) << 21u)) | (((tUInt32)(DEF_a__h7585)) << 20u)) | (((tUInt32)(DEF_a__h7644)) << 19u)) | (((tUInt32)(DEF_a__h7703)) << 18u)) | (((tUInt32)(DEF_a__h7762)) << 17u)) | (((tUInt32)(DEF_a__h7821)) << 16u)) | (((tUInt32)(DEF_a__h7880)) << 15u)) | (((tUInt32)(DEF_a__h7939)) << 14u)) | (((tUInt32)(DEF_a__h7998)) << 13u)) | (((tUInt32)(DEF_a__h8057)) << 12u)) | (((tUInt32)(DEF_a__h8116)) << 11u)) | (((tUInt32)(DEF_a__h8175)) << 10u)) | (((tUInt32)(DEF_a__h8234)) << 9u)) | (((tUInt32)(DEF_a__h8293)) << 8u)) | (((tUInt32)(DEF_a__h8352)) << 7u)) | (((tUInt32)(DEF_a__h8411)) << 6u)) | (((tUInt32)(DEF_a__h8470)) << 5u)) | (((tUInt32)(DEF_a__h8529)) << 4u)) | (((tUInt32)(DEF_a__h8588)) << 3u)) | (((tUInt32)(DEF_a__h8647)) << 2u)) | (((tUInt32)(DEF_a__h8706)) << 1u)) | (tUInt32)(DEF_a__h8765)),
									       32u,
									       2u);
  DEF_b__h4097 = (tUInt8)(DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 31u);
  DEF_b__h6996 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 30u));
  DEF_b__h7055 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 29u));
  DEF_b__h7114 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 28u));
  DEF_b__h7173 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 27u));
  DEF_b__h7291 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 25u));
  DEF_b__h7232 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 26u));
  DEF_b__h7350 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 24u));
  DEF_b__h7409 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 23u));
  DEF_b__h7468 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 22u));
  DEF_b__h7527 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 21u));
  DEF_b__h7586 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 20u));
  DEF_b__h7645 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 19u));
  DEF_b__h7704 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 18u));
  DEF_b__h7763 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 17u));
  DEF_b__h7822 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 16u));
  DEF_b__h7881 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 15u));
  DEF_b__h7940 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 14u));
  DEF_b__h7999 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 13u));
  DEF_b__h8058 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 12u));
  DEF_b__h8117 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 11u));
  DEF_b__h8176 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 10u));
  DEF_b__h8235 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 9u));
  DEF_b__h8353 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 7u));
  DEF_b__h8294 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 8u));
  DEF_b__h8412 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 6u));
  DEF_b__h8530 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 4u));
  DEF_b__h8471 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 5u));
  DEF_b__h8589 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 3u));
  DEF_b__h8648 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 2u));
  DEF_b__h8707 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200 >> 1u));
  DEF_b__h8766 = (tUInt8)((tUInt8)1u & DEF_INV_TASK_getRandom_0_BIT_0_9_0_AND_TASK_getRan_ETC___d200);
  DEF_b__h8768 = DEF_sel__h3348 & DEF_b__h8766;
  DEF_a__h10710 = DEF_a__h8767 | DEF_b__h8768;
  DEF_a__h10712 = DEF_a__h3292 & DEF_a__h10710;
  DEF_b__h8709 = DEF_sel__h3348 & DEF_b__h8707;
  DEF_a__h10651 = DEF_a__h8708 | DEF_b__h8709;
  DEF_a__h10653 = DEF_a__h3292 & DEF_a__h10651;
  DEF_b__h8650 = DEF_sel__h3348 & DEF_b__h8648;
  DEF_a__h10592 = DEF_a__h8649 | DEF_b__h8650;
  DEF_a__h10594 = DEF_a__h3292 & DEF_a__h10592;
  DEF_b__h8591 = DEF_sel__h3348 & DEF_b__h8589;
  DEF_a__h10533 = DEF_a__h8590 | DEF_b__h8591;
  DEF_a__h10535 = DEF_a__h3292 & DEF_a__h10533;
  DEF_b__h8532 = DEF_sel__h3348 & DEF_b__h8530;
  DEF_a__h10474 = DEF_a__h8531 | DEF_b__h8532;
  DEF_a__h10476 = DEF_a__h3292 & DEF_a__h10474;
  DEF_b__h8473 = DEF_sel__h3348 & DEF_b__h8471;
  DEF_a__h10415 = DEF_a__h8472 | DEF_b__h8473;
  DEF_a__h10417 = DEF_a__h3292 & DEF_a__h10415;
  DEF_b__h8414 = DEF_sel__h3348 & DEF_b__h8412;
  DEF_a__h10356 = DEF_a__h8413 | DEF_b__h8414;
  DEF_a__h10358 = DEF_a__h3292 & DEF_a__h10356;
  DEF_b__h8355 = DEF_sel__h3348 & DEF_b__h8353;
  DEF_a__h10297 = DEF_a__h8354 | DEF_b__h8355;
  DEF_a__h10299 = DEF_a__h3292 & DEF_a__h10297;
  DEF_b__h8296 = DEF_sel__h3348 & DEF_b__h8294;
  DEF_a__h10238 = DEF_a__h8295 | DEF_b__h8296;
  DEF_a__h10240 = DEF_a__h3292 & DEF_a__h10238;
  DEF_b__h8237 = DEF_sel__h3348 & DEF_b__h8235;
  DEF_a__h10179 = DEF_a__h8236 | DEF_b__h8237;
  DEF_a__h10181 = DEF_a__h3292 & DEF_a__h10179;
  DEF_b__h8178 = DEF_sel__h3348 & DEF_b__h8176;
  DEF_a__h10120 = DEF_a__h8177 | DEF_b__h8178;
  DEF_a__h10122 = DEF_a__h3292 & DEF_a__h10120;
  DEF_b__h8119 = DEF_sel__h3348 & DEF_b__h8117;
  DEF_a__h10061 = DEF_a__h8118 | DEF_b__h8119;
  DEF_a__h10063 = DEF_a__h3292 & DEF_a__h10061;
  DEF_b__h8060 = DEF_sel__h3348 & DEF_b__h8058;
  DEF_a__h10002 = DEF_a__h8059 | DEF_b__h8060;
  DEF_a__h10004 = DEF_a__h3292 & DEF_a__h10002;
  DEF_b__h8001 = DEF_sel__h3348 & DEF_b__h7999;
  DEF_a__h9943 = DEF_a__h8000 | DEF_b__h8001;
  DEF_a__h9945 = DEF_a__h3292 & DEF_a__h9943;
  DEF_b__h7942 = DEF_sel__h3348 & DEF_b__h7940;
  DEF_a__h9884 = DEF_a__h7941 | DEF_b__h7942;
  DEF_a__h9886 = DEF_a__h3292 & DEF_a__h9884;
  DEF_b__h7883 = DEF_sel__h3348 & DEF_b__h7881;
  DEF_a__h9825 = DEF_a__h7882 | DEF_b__h7883;
  DEF_a__h9827 = DEF_a__h3292 & DEF_a__h9825;
  DEF_b__h7765 = DEF_sel__h3348 & DEF_b__h7763;
  DEF_a__h9707 = DEF_a__h7764 | DEF_b__h7765;
  DEF_a__h9709 = DEF_a__h3292 & DEF_a__h9707;
  DEF_b__h7824 = DEF_sel__h3348 & DEF_b__h7822;
  DEF_a__h9766 = DEF_a__h7823 | DEF_b__h7824;
  DEF_a__h9768 = DEF_a__h3292 & DEF_a__h9766;
  DEF_b__h7706 = DEF_sel__h3348 & DEF_b__h7704;
  DEF_a__h9648 = DEF_a__h7705 | DEF_b__h7706;
  DEF_a__h9650 = DEF_a__h3292 & DEF_a__h9648;
  DEF_b__h7647 = DEF_sel__h3348 & DEF_b__h7645;
  DEF_a__h9589 = DEF_a__h7646 | DEF_b__h7647;
  DEF_a__h9591 = DEF_a__h3292 & DEF_a__h9589;
  DEF_b__h7588 = DEF_sel__h3348 & DEF_b__h7586;
  DEF_a__h9530 = DEF_a__h7587 | DEF_b__h7588;
  DEF_a__h9532 = DEF_a__h3292 & DEF_a__h9530;
  DEF_b__h7529 = DEF_sel__h3348 & DEF_b__h7527;
  DEF_a__h9471 = DEF_a__h7528 | DEF_b__h7529;
  DEF_a__h9473 = DEF_a__h3292 & DEF_a__h9471;
  DEF_b__h7470 = DEF_sel__h3348 & DEF_b__h7468;
  DEF_a__h9412 = DEF_a__h7469 | DEF_b__h7470;
  DEF_a__h9414 = DEF_a__h3292 & DEF_a__h9412;
  DEF_b__h7411 = DEF_sel__h3348 & DEF_b__h7409;
  DEF_a__h9353 = DEF_a__h7410 | DEF_b__h7411;
  DEF_a__h9355 = DEF_a__h3292 & DEF_a__h9353;
  DEF_b__h7352 = DEF_sel__h3348 & DEF_b__h7350;
  DEF_a__h9294 = DEF_a__h7351 | DEF_b__h7352;
  DEF_a__h9296 = DEF_a__h3292 & DEF_a__h9294;
  DEF_b__h7293 = DEF_sel__h3348 & DEF_b__h7291;
  DEF_a__h9235 = DEF_a__h7292 | DEF_b__h7293;
  DEF_a__h9237 = DEF_a__h3292 & DEF_a__h9235;
  DEF_b__h7234 = DEF_sel__h3348 & DEF_b__h7232;
  DEF_a__h9176 = DEF_a__h7233 | DEF_b__h7234;
  DEF_a__h9178 = DEF_a__h3292 & DEF_a__h9176;
  DEF_b__h7175 = DEF_sel__h3348 & DEF_b__h7173;
  DEF_a__h9117 = DEF_a__h7174 | DEF_b__h7175;
  DEF_a__h9119 = DEF_a__h3292 & DEF_a__h9117;
  DEF_b__h7116 = DEF_sel__h3348 & DEF_b__h7114;
  DEF_a__h9058 = DEF_a__h7115 | DEF_b__h7116;
  DEF_a__h9060 = DEF_a__h3292 & DEF_a__h9058;
  DEF_b__h7057 = DEF_sel__h3348 & DEF_b__h7055;
  DEF_a__h8999 = DEF_a__h7056 | DEF_b__h7057;
  DEF_a__h9001 = DEF_a__h3292 & DEF_a__h8999;
  DEF_a__h6997 = DEF_a__h4100 & DEF_a__h6995;
  DEF_b__h6998 = DEF_sel__h3348 & DEF_b__h6996;
  DEF_a__h8940 = DEF_a__h6997 | DEF_b__h6998;
  DEF_a__h8942 = DEF_a__h3292 & DEF_a__h8940;
  DEF_b__h4099 = DEF_sel__h3348 & DEF_b__h4097;
  DEF_a__h3288 = DEF_a__h4098 | DEF_b__h4099;
  DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 = primShiftR32(32u,
									       32u,
									       (tUInt32)((((((((((((((((((((((((((((((((((tUInt32)(DEF_a__h3288)) << 31u) | (((tUInt32)(DEF_a__h8940)) << 30u)) | (((tUInt32)(DEF_a__h8999)) << 29u)) | (((tUInt32)(DEF_a__h9058)) << 28u)) | (((tUInt32)(DEF_a__h9117)) << 27u)) | (((tUInt32)(DEF_a__h9176)) << 26u)) | (((tUInt32)(DEF_a__h9235)) << 25u)) | (((tUInt32)(DEF_a__h9294)) << 24u)) | (((tUInt32)(DEF_a__h9353)) << 23u)) | (((tUInt32)(DEF_a__h9412)) << 22u)) | (((tUInt32)(DEF_a__h9471)) << 21u)) | (((tUInt32)(DEF_a__h9530)) << 20u)) | (((tUInt32)(DEF_a__h9589)) << 19u)) | (((tUInt32)(DEF_a__h9648)) << 18u)) | (((tUInt32)(DEF_a__h9707)) << 17u)) | (((tUInt32)(DEF_a__h9766)) << 16u)) | (((tUInt32)(DEF_a__h9825)) << 15u)) | (((tUInt32)(DEF_a__h9884)) << 14u)) | (((tUInt32)(DEF_a__h9943)) << 13u)) | (((tUInt32)(DEF_a__h10002)) << 12u)) | (((tUInt32)(DEF_a__h10061)) << 11u)) | (((tUInt32)(DEF_a__h10120)) << 10u)) | (((tUInt32)(DEF_a__h10179)) << 9u)) | (((tUInt32)(DEF_a__h10238)) << 8u)) | (((tUInt32)(DEF_a__h10297)) << 7u)) | (((tUInt32)(DEF_a__h10356)) << 6u)) | (((tUInt32)(DEF_a__h10415)) << 5u)) | (((tUInt32)(DEF_a__h10474)) << 4u)) | (((tUInt32)(DEF_a__h10533)) << 3u)) | (((tUInt32)(DEF_a__h10592)) << 2u)) | (((tUInt32)(DEF_a__h10651)) << 1u)) | (tUInt32)(DEF_a__h10710)),
									       32u,
									       4u);
  DEF_b__h3289 = (tUInt8)(DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 31u);
  DEF_b__h8941 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 30u));
  DEF_b__h9000 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 29u));
  DEF_b__h9059 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 28u));
  DEF_b__h9118 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 27u));
  DEF_b__h9177 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 26u));
  DEF_b__h9236 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 25u));
  DEF_b__h9295 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 24u));
  DEF_b__h9354 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 23u));
  DEF_b__h9413 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 22u));
  DEF_b__h9472 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 21u));
  DEF_b__h9531 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 20u));
  DEF_b__h9590 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 19u));
  DEF_b__h9649 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 18u));
  DEF_b__h9708 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 17u));
  DEF_b__h9767 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 16u));
  DEF_b__h9826 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 15u));
  DEF_b__h9944 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 13u));
  DEF_b__h9885 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 14u));
  DEF_b__h10298 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 7u));
  DEF_b__h10003 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 12u));
  DEF_b__h10062 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 11u));
  DEF_b__h10121 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 10u));
  DEF_b__h10180 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 9u));
  DEF_b__h10239 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 8u));
  DEF_b__h10357 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 6u));
  DEF_b__h10416 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 5u));
  DEF_b__h10475 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 4u));
  DEF_b__h10534 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 3u));
  DEF_b__h10593 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 2u));
  DEF_b__h10711 = (tUInt8)((tUInt8)1u & DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345);
  DEF_b__h10652 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_1_7_8_AND_INV_TASK_ge_ETC___d345 >> 1u));
  DEF_b__h10713 = DEF_sel__h2540 & DEF_b__h10711;
  DEF_a__h12655 = DEF_a__h10712 | DEF_b__h10713;
  DEF_a__h12657 = DEF_a__h2484 & DEF_a__h12655;
  DEF_b__h10654 = DEF_sel__h2540 & DEF_b__h10652;
  DEF_a__h12596 = DEF_a__h10653 | DEF_b__h10654;
  DEF_a__h12598 = DEF_a__h2484 & DEF_a__h12596;
  DEF_b__h10595 = DEF_sel__h2540 & DEF_b__h10593;
  DEF_a__h12537 = DEF_a__h10594 | DEF_b__h10595;
  DEF_a__h12539 = DEF_a__h2484 & DEF_a__h12537;
  DEF_b__h10536 = DEF_sel__h2540 & DEF_b__h10534;
  DEF_a__h12478 = DEF_a__h10535 | DEF_b__h10536;
  DEF_a__h12480 = DEF_a__h2484 & DEF_a__h12478;
  DEF_b__h10477 = DEF_sel__h2540 & DEF_b__h10475;
  DEF_a__h12419 = DEF_a__h10476 | DEF_b__h10477;
  DEF_a__h12421 = DEF_a__h2484 & DEF_a__h12419;
  DEF_b__h10418 = DEF_sel__h2540 & DEF_b__h10416;
  DEF_a__h12360 = DEF_a__h10417 | DEF_b__h10418;
  DEF_a__h12362 = DEF_a__h2484 & DEF_a__h12360;
  DEF_b__h10359 = DEF_sel__h2540 & DEF_b__h10357;
  DEF_a__h12301 = DEF_a__h10358 | DEF_b__h10359;
  DEF_a__h12303 = DEF_a__h2484 & DEF_a__h12301;
  DEF_b__h10300 = DEF_sel__h2540 & DEF_b__h10298;
  DEF_a__h12242 = DEF_a__h10299 | DEF_b__h10300;
  DEF_a__h12244 = DEF_a__h2484 & DEF_a__h12242;
  DEF_b__h10241 = DEF_sel__h2540 & DEF_b__h10239;
  DEF_a__h12183 = DEF_a__h10240 | DEF_b__h10241;
  DEF_a__h12185 = DEF_a__h2484 & DEF_a__h12183;
  DEF_b__h10123 = DEF_sel__h2540 & DEF_b__h10121;
  DEF_a__h12065 = DEF_a__h10122 | DEF_b__h10123;
  DEF_a__h12067 = DEF_a__h2484 & DEF_a__h12065;
  DEF_b__h10182 = DEF_sel__h2540 & DEF_b__h10180;
  DEF_a__h12124 = DEF_a__h10181 | DEF_b__h10182;
  DEF_a__h12126 = DEF_a__h2484 & DEF_a__h12124;
  DEF_b__h10064 = DEF_sel__h2540 & DEF_b__h10062;
  DEF_a__h12006 = DEF_a__h10063 | DEF_b__h10064;
  DEF_a__h12008 = DEF_a__h2484 & DEF_a__h12006;
  DEF_b__h10005 = DEF_sel__h2540 & DEF_b__h10003;
  DEF_a__h11947 = DEF_a__h10004 | DEF_b__h10005;
  DEF_a__h11949 = DEF_a__h2484 & DEF_a__h11947;
  DEF_b__h9946 = DEF_sel__h2540 & DEF_b__h9944;
  DEF_a__h11888 = DEF_a__h9945 | DEF_b__h9946;
  DEF_a__h11890 = DEF_a__h2484 & DEF_a__h11888;
  DEF_b__h9887 = DEF_sel__h2540 & DEF_b__h9885;
  DEF_a__h11829 = DEF_a__h9886 | DEF_b__h9887;
  DEF_a__h11831 = DEF_a__h2484 & DEF_a__h11829;
  DEF_b__h9828 = DEF_sel__h2540 & DEF_b__h9826;
  DEF_a__h11770 = DEF_a__h9827 | DEF_b__h9828;
  DEF_a__h11772 = DEF_a__h2484 & DEF_a__h11770;
  DEF_b__h9769 = DEF_sel__h2540 & DEF_b__h9767;
  DEF_a__h11711 = DEF_a__h9768 | DEF_b__h9769;
  DEF_a__h11713 = DEF_a__h2484 & DEF_a__h11711;
  DEF_b__h9710 = DEF_sel__h2540 & DEF_b__h9708;
  DEF_a__h11652 = DEF_a__h9709 | DEF_b__h9710;
  DEF_a__h11654 = DEF_a__h2484 & DEF_a__h11652;
  DEF_b__h9651 = DEF_sel__h2540 & DEF_b__h9649;
  DEF_a__h11593 = DEF_a__h9650 | DEF_b__h9651;
  DEF_a__h11595 = DEF_a__h2484 & DEF_a__h11593;
  DEF_b__h9592 = DEF_sel__h2540 & DEF_b__h9590;
  DEF_a__h11534 = DEF_a__h9591 | DEF_b__h9592;
  DEF_a__h11536 = DEF_a__h2484 & DEF_a__h11534;
  DEF_b__h9533 = DEF_sel__h2540 & DEF_b__h9531;
  DEF_a__h11475 = DEF_a__h9532 | DEF_b__h9533;
  DEF_a__h11477 = DEF_a__h2484 & DEF_a__h11475;
  DEF_b__h9179 = DEF_sel__h2540 & DEF_b__h9177;
  DEF_a__h11121 = DEF_a__h9178 | DEF_b__h9179;
  DEF_a__h11123 = DEF_a__h2484 & DEF_a__h11121;
  DEF_b__h9474 = DEF_sel__h2540 & DEF_b__h9472;
  DEF_a__h11416 = DEF_a__h9473 | DEF_b__h9474;
  DEF_a__h11418 = DEF_a__h2484 & DEF_a__h11416;
  DEF_b__h9415 = DEF_sel__h2540 & DEF_b__h9413;
  DEF_a__h11357 = DEF_a__h9414 | DEF_b__h9415;
  DEF_a__h11359 = DEF_a__h2484 & DEF_a__h11357;
  DEF_b__h9356 = DEF_sel__h2540 & DEF_b__h9354;
  DEF_a__h11298 = DEF_a__h9355 | DEF_b__h9356;
  DEF_a__h11300 = DEF_a__h2484 & DEF_a__h11298;
  DEF_b__h9238 = DEF_sel__h2540 & DEF_b__h9236;
  DEF_a__h11180 = DEF_a__h9237 | DEF_b__h9238;
  DEF_a__h11182 = DEF_a__h2484 & DEF_a__h11180;
  DEF_b__h9297 = DEF_sel__h2540 & DEF_b__h9295;
  DEF_a__h11239 = DEF_a__h9296 | DEF_b__h9297;
  DEF_a__h11241 = DEF_a__h2484 & DEF_a__h11239;
  DEF_b__h9120 = DEF_sel__h2540 & DEF_b__h9118;
  DEF_a__h11062 = DEF_a__h9119 | DEF_b__h9120;
  DEF_a__h11064 = DEF_a__h2484 & DEF_a__h11062;
  DEF_b__h9061 = DEF_sel__h2540 & DEF_b__h9059;
  DEF_a__h11003 = DEF_a__h9060 | DEF_b__h9061;
  DEF_a__h11005 = DEF_a__h2484 & DEF_a__h11003;
  DEF_b__h9002 = DEF_sel__h2540 & DEF_b__h9000;
  DEF_a__h10944 = DEF_a__h9001 | DEF_b__h9002;
  DEF_a__h10946 = DEF_a__h2484 & DEF_a__h10944;
  DEF_b__h8943 = DEF_sel__h2540 & DEF_b__h8941;
  DEF_a__h10885 = DEF_a__h8942 | DEF_b__h8943;
  DEF_a__h10887 = DEF_a__h2484 & DEF_a__h10885;
  DEF_a__h3290 = DEF_a__h3292 & DEF_a__h3288;
  DEF_b__h3291 = DEF_sel__h2540 & DEF_b__h3289;
  DEF_a__h2480 = DEF_a__h3290 | DEF_b__h3291;
  DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 = primShiftR32(32u,
									       32u,
									       (tUInt32)((((((((((((((((((((((((((((((((((tUInt32)(DEF_a__h2480)) << 31u) | (((tUInt32)(DEF_a__h10885)) << 30u)) | (((tUInt32)(DEF_a__h10944)) << 29u)) | (((tUInt32)(DEF_a__h11003)) << 28u)) | (((tUInt32)(DEF_a__h11062)) << 27u)) | (((tUInt32)(DEF_a__h11121)) << 26u)) | (((tUInt32)(DEF_a__h11180)) << 25u)) | (((tUInt32)(DEF_a__h11239)) << 24u)) | (((tUInt32)(DEF_a__h11298)) << 23u)) | (((tUInt32)(DEF_a__h11357)) << 22u)) | (((tUInt32)(DEF_a__h11416)) << 21u)) | (((tUInt32)(DEF_a__h11475)) << 20u)) | (((tUInt32)(DEF_a__h11534)) << 19u)) | (((tUInt32)(DEF_a__h11593)) << 18u)) | (((tUInt32)(DEF_a__h11652)) << 17u)) | (((tUInt32)(DEF_a__h11711)) << 16u)) | (((tUInt32)(DEF_a__h11770)) << 15u)) | (((tUInt32)(DEF_a__h11829)) << 14u)) | (((tUInt32)(DEF_a__h11888)) << 13u)) | (((tUInt32)(DEF_a__h11947)) << 12u)) | (((tUInt32)(DEF_a__h12006)) << 11u)) | (((tUInt32)(DEF_a__h12065)) << 10u)) | (((tUInt32)(DEF_a__h12124)) << 9u)) | (((tUInt32)(DEF_a__h12183)) << 8u)) | (((tUInt32)(DEF_a__h12242)) << 7u)) | (((tUInt32)(DEF_a__h12301)) << 6u)) | (((tUInt32)(DEF_a__h12360)) << 5u)) | (((tUInt32)(DEF_a__h12419)) << 4u)) | (((tUInt32)(DEF_a__h12478)) << 3u)) | (((tUInt32)(DEF_a__h12537)) << 2u)) | (((tUInt32)(DEF_a__h12596)) << 1u)) | (tUInt32)(DEF_a__h12655)),
									       32u,
									       8u);
  DEF_b__h2481 = (tUInt8)(DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 31u);
  DEF_b__h10886 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 30u));
  DEF_b__h10945 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 29u));
  DEF_b__h11004 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 28u));
  DEF_b__h11063 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 27u));
  DEF_b__h11122 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 26u));
  DEF_b__h11181 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 25u));
  DEF_b__h11240 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 24u));
  DEF_b__h11358 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 22u));
  DEF_b__h11299 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 23u));
  DEF_b__h11417 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 21u));
  DEF_b__h11476 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 20u));
  DEF_b__h11535 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 19u));
  DEF_b__h11594 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 18u));
  DEF_b__h11653 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 17u));
  DEF_b__h11712 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 16u));
  DEF_b__h11771 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 15u));
  DEF_b__h11830 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 14u));
  DEF_b__h11889 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 13u));
  DEF_b__h11948 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 12u));
  DEF_b__h12007 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 11u));
  DEF_b__h12066 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 10u));
  DEF_b__h12125 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 9u));
  DEF_b__h12184 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 8u));
  DEF_b__h12243 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 7u));
  DEF_b__h12302 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 6u));
  DEF_b__h12420 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 4u));
  DEF_b__h12361 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 5u));
  DEF_b__h12479 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 3u));
  DEF_b__h12538 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 2u));
  DEF_b__h12597 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490 >> 1u));
  DEF_b__h12656 = (tUInt8)((tUInt8)1u & DEF_INV_TASK_getRandom_0_BIT_2_5_6_AND_INV_TASK_ge_ETC___d490);
  DEF_b__h12658 = DEF_sel__h1732 & DEF_b__h12656;
  DEF_a__h14600 = DEF_a__h12657 | DEF_b__h12658;
  DEF_a__h14602 = DEF_a__h1676 & DEF_a__h14600;
  DEF_b__h12599 = DEF_sel__h1732 & DEF_b__h12597;
  DEF_a__h14541 = DEF_a__h12598 | DEF_b__h12599;
  DEF_a__h14543 = DEF_a__h1676 & DEF_a__h14541;
  DEF_b__h12540 = DEF_sel__h1732 & DEF_b__h12538;
  DEF_a__h14482 = DEF_a__h12539 | DEF_b__h12540;
  DEF_a__h14484 = DEF_a__h1676 & DEF_a__h14482;
  DEF_b__h12481 = DEF_sel__h1732 & DEF_b__h12479;
  DEF_a__h14423 = DEF_a__h12480 | DEF_b__h12481;
  DEF_a__h14425 = DEF_a__h1676 & DEF_a__h14423;
  DEF_b__h12422 = DEF_sel__h1732 & DEF_b__h12420;
  DEF_a__h14364 = DEF_a__h12421 | DEF_b__h12422;
  DEF_a__h14366 = DEF_a__h1676 & DEF_a__h14364;
  DEF_b__h12363 = DEF_sel__h1732 & DEF_b__h12361;
  DEF_a__h14305 = DEF_a__h12362 | DEF_b__h12363;
  DEF_a__h14307 = DEF_a__h1676 & DEF_a__h14305;
  DEF_b__h12304 = DEF_sel__h1732 & DEF_b__h12302;
  DEF_a__h14246 = DEF_a__h12303 | DEF_b__h12304;
  DEF_a__h14248 = DEF_a__h1676 & DEF_a__h14246;
  DEF_b__h12245 = DEF_sel__h1732 & DEF_b__h12243;
  DEF_a__h14187 = DEF_a__h12244 | DEF_b__h12245;
  DEF_a__h14189 = DEF_a__h1676 & DEF_a__h14187;
  DEF_b__h12186 = DEF_sel__h1732 & DEF_b__h12184;
  DEF_a__h14128 = DEF_a__h12185 | DEF_b__h12186;
  DEF_a__h14130 = DEF_a__h1676 & DEF_a__h14128;
  DEF_b__h12127 = DEF_sel__h1732 & DEF_b__h12125;
  DEF_a__h14069 = DEF_a__h12126 | DEF_b__h12127;
  DEF_a__h14071 = DEF_a__h1676 & DEF_a__h14069;
  DEF_b__h12068 = DEF_sel__h1732 & DEF_b__h12066;
  DEF_a__h14010 = DEF_a__h12067 | DEF_b__h12068;
  DEF_a__h14012 = DEF_a__h1676 & DEF_a__h14010;
  DEF_b__h12009 = DEF_sel__h1732 & DEF_b__h12007;
  DEF_a__h13951 = DEF_a__h12008 | DEF_b__h12009;
  DEF_a__h13953 = DEF_a__h1676 & DEF_a__h13951;
  DEF_b__h11950 = DEF_sel__h1732 & DEF_b__h11948;
  DEF_a__h13892 = DEF_a__h11949 | DEF_b__h11950;
  DEF_a__h13894 = DEF_a__h1676 & DEF_a__h13892;
  DEF_b__h11891 = DEF_sel__h1732 & DEF_b__h11889;
  DEF_a__h13833 = DEF_a__h11890 | DEF_b__h11891;
  DEF_a__h13835 = DEF_a__h1676 & DEF_a__h13833;
  DEF_b__h11832 = DEF_sel__h1732 & DEF_b__h11830;
  DEF_a__h13774 = DEF_a__h11831 | DEF_b__h11832;
  DEF_a__h13776 = DEF_a__h1676 & DEF_a__h13774;
  DEF_b__h11773 = DEF_sel__h1732 & DEF_b__h11771;
  DEF_a__h13715 = DEF_a__h11772 | DEF_b__h11773;
  DEF_a__h13717 = DEF_a__h1676 & DEF_a__h13715;
  DEF_b__h11714 = DEF_sel__h1732 & DEF_b__h11712;
  DEF_a__h13656 = DEF_a__h11713 | DEF_b__h11714;
  DEF_a__h13658 = DEF_a__h1676 & DEF_a__h13656;
  DEF_b__h11596 = DEF_sel__h1732 & DEF_b__h11594;
  DEF_a__h13538 = DEF_a__h11595 | DEF_b__h11596;
  DEF_a__h13540 = DEF_a__h1676 & DEF_a__h13538;
  DEF_b__h11655 = DEF_sel__h1732 & DEF_b__h11653;
  DEF_a__h13597 = DEF_a__h11654 | DEF_b__h11655;
  DEF_a__h13599 = DEF_a__h1676 & DEF_a__h13597;
  DEF_b__h11537 = DEF_sel__h1732 & DEF_b__h11535;
  DEF_a__h13479 = DEF_a__h11536 | DEF_b__h11537;
  DEF_a__h13481 = DEF_a__h1676 & DEF_a__h13479;
  DEF_b__h11478 = DEF_sel__h1732 & DEF_b__h11476;
  DEF_a__h13420 = DEF_a__h11477 | DEF_b__h11478;
  DEF_a__h13422 = DEF_a__h1676 & DEF_a__h13420;
  DEF_b__h11419 = DEF_sel__h1732 & DEF_b__h11417;
  DEF_a__h13361 = DEF_a__h11418 | DEF_b__h11419;
  DEF_a__h13363 = DEF_a__h1676 & DEF_a__h13361;
  DEF_b__h11360 = DEF_sel__h1732 & DEF_b__h11358;
  DEF_a__h13302 = DEF_a__h11359 | DEF_b__h11360;
  DEF_a__h13304 = DEF_a__h1676 & DEF_a__h13302;
  DEF_b__h11301 = DEF_sel__h1732 & DEF_b__h11299;
  DEF_a__h13243 = DEF_a__h11300 | DEF_b__h11301;
  DEF_a__h13245 = DEF_a__h1676 & DEF_a__h13243;
  DEF_b__h11242 = DEF_sel__h1732 & DEF_b__h11240;
  DEF_a__h13184 = DEF_a__h11241 | DEF_b__h11242;
  DEF_a__h13186 = DEF_a__h1676 & DEF_a__h13184;
  DEF_b__h11183 = DEF_sel__h1732 & DEF_b__h11181;
  DEF_a__h13125 = DEF_a__h11182 | DEF_b__h11183;
  DEF_a__h13127 = DEF_a__h1676 & DEF_a__h13125;
  DEF_b__h11124 = DEF_sel__h1732 & DEF_b__h11122;
  DEF_a__h13066 = DEF_a__h11123 | DEF_b__h11124;
  DEF_a__h13068 = DEF_a__h1676 & DEF_a__h13066;
  DEF_b__h11065 = DEF_sel__h1732 & DEF_b__h11063;
  DEF_a__h13007 = DEF_a__h11064 | DEF_b__h11065;
  DEF_a__h13009 = DEF_a__h1676 & DEF_a__h13007;
  DEF_b__h11006 = DEF_sel__h1732 & DEF_b__h11004;
  DEF_a__h12948 = DEF_a__h11005 | DEF_b__h11006;
  DEF_a__h12950 = DEF_a__h1676 & DEF_a__h12948;
  DEF_b__h10947 = DEF_sel__h1732 & DEF_b__h10945;
  DEF_a__h12889 = DEF_a__h10946 | DEF_b__h10947;
  DEF_a__h12891 = DEF_a__h1676 & DEF_a__h12889;
  DEF_b__h10888 = DEF_sel__h1732 & DEF_b__h10886;
  DEF_a__h12830 = DEF_a__h10887 | DEF_b__h10888;
  DEF_a__h12832 = DEF_a__h1676 & DEF_a__h12830;
  DEF_a__h2482 = DEF_a__h2484 & DEF_a__h2480;
  DEF_b__h2483 = DEF_sel__h1732 & DEF_b__h2481;
  DEF_a__h1672 = DEF_a__h2482 | DEF_b__h2483;
  DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 = primShiftR32(32u,
									       32u,
									       (tUInt32)((((((((((((((((((((((((((((((((((tUInt32)(DEF_a__h1672)) << 31u) | (((tUInt32)(DEF_a__h12830)) << 30u)) | (((tUInt32)(DEF_a__h12889)) << 29u)) | (((tUInt32)(DEF_a__h12948)) << 28u)) | (((tUInt32)(DEF_a__h13007)) << 27u)) | (((tUInt32)(DEF_a__h13066)) << 26u)) | (((tUInt32)(DEF_a__h13125)) << 25u)) | (((tUInt32)(DEF_a__h13184)) << 24u)) | (((tUInt32)(DEF_a__h13243)) << 23u)) | (((tUInt32)(DEF_a__h13302)) << 22u)) | (((tUInt32)(DEF_a__h13361)) << 21u)) | (((tUInt32)(DEF_a__h13420)) << 20u)) | (((tUInt32)(DEF_a__h13479)) << 19u)) | (((tUInt32)(DEF_a__h13538)) << 18u)) | (((tUInt32)(DEF_a__h13597)) << 17u)) | (((tUInt32)(DEF_a__h13656)) << 16u)) | (((tUInt32)(DEF_a__h13715)) << 15u)) | (((tUInt32)(DEF_a__h13774)) << 14u)) | (((tUInt32)(DEF_a__h13833)) << 13u)) | (((tUInt32)(DEF_a__h13892)) << 12u)) | (((tUInt32)(DEF_a__h13951)) << 11u)) | (((tUInt32)(DEF_a__h14010)) << 10u)) | (((tUInt32)(DEF_a__h14069)) << 9u)) | (((tUInt32)(DEF_a__h14128)) << 8u)) | (((tUInt32)(DEF_a__h14187)) << 7u)) | (((tUInt32)(DEF_a__h14246)) << 6u)) | (((tUInt32)(DEF_a__h14305)) << 5u)) | (((tUInt32)(DEF_a__h14364)) << 4u)) | (((tUInt32)(DEF_a__h14423)) << 3u)) | (((tUInt32)(DEF_a__h14482)) << 2u)) | (((tUInt32)(DEF_a__h14541)) << 1u)) | (tUInt32)(DEF_a__h14600)),
									       32u,
									       16u);
  DEF_b__h1673 = (tUInt8)(DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 31u);
  DEF_b__h12831 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 30u));
  DEF_b__h12890 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 29u));
  DEF_b__h12949 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 28u));
  DEF_b__h13008 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 27u));
  DEF_b__h13067 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 26u));
  DEF_b__h13126 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 25u));
  DEF_b__h13244 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 23u));
  DEF_b__h13185 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 24u));
  DEF_b__h13303 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 22u));
  DEF_b__h13362 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 21u));
  DEF_b__h13421 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 20u));
  DEF_b__h13480 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 19u));
  DEF_b__h13539 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 18u));
  DEF_b__h13598 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 17u));
  DEF_b__h13657 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 16u));
  DEF_b__h13716 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 15u));
  DEF_b__h13775 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 14u));
  DEF_b__h13834 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 13u));
  DEF_b__h13893 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 12u));
  DEF_b__h14011 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 10u));
  DEF_b__h13952 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 11u));
  DEF_b__h14070 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 9u));
  DEF_b__h14129 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 8u));
  DEF_b__h14188 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 7u));
  DEF_b__h14247 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 6u));
  DEF_b__h14306 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 5u));
  DEF_b__h14365 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 4u));
  DEF_b__h14483 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 2u));
  DEF_b__h14424 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 3u));
  DEF_b__h14542 = (tUInt8)((tUInt8)1u & (DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635 >> 1u));
  DEF_b__h14601 = (tUInt8)((tUInt8)1u & DEF_INV_TASK_getRandom_0_BIT_3_3_4_AND_INV_TASK_ge_ETC___d635);
  DEF_b__h14603 = DEF_sel__h902 & DEF_b__h14601;
  DEF_b__h14544 = DEF_sel__h902 & DEF_b__h14542;
  DEF_b__h14485 = DEF_sel__h902 & DEF_b__h14483;
  DEF_b__h14426 = DEF_sel__h902 & DEF_b__h14424;
  DEF_b__h14367 = DEF_sel__h902 & DEF_b__h14365;
  DEF_b__h14308 = DEF_sel__h902 & DEF_b__h14306;
  DEF_b__h14249 = DEF_sel__h902 & DEF_b__h14247;
  DEF_b__h14190 = DEF_sel__h902 & DEF_b__h14188;
  DEF_b__h14072 = DEF_sel__h902 & DEF_b__h14070;
  DEF_b__h14131 = DEF_sel__h902 & DEF_b__h14129;
  DEF_b__h14013 = DEF_sel__h902 & DEF_b__h14011;
  DEF_b__h13954 = DEF_sel__h902 & DEF_b__h13952;
  DEF_b__h13895 = DEF_sel__h902 & DEF_b__h13893;
  DEF_b__h13836 = DEF_sel__h902 & DEF_b__h13834;
  DEF_b__h13718 = DEF_sel__h902 & DEF_b__h13716;
  DEF_b__h13777 = DEF_sel__h902 & DEF_b__h13775;
  DEF_b__h13659 = DEF_sel__h902 & DEF_b__h13657;
  DEF_b__h13600 = DEF_sel__h902 & DEF_b__h13598;
  DEF_b__h13541 = DEF_sel__h902 & DEF_b__h13539;
  DEF_b__h13423 = DEF_sel__h902 & DEF_b__h13421;
  DEF_b__h13482 = DEF_sel__h902 & DEF_b__h13480;
  DEF_b__h13364 = DEF_sel__h902 & DEF_b__h13362;
  DEF_b__h13305 = DEF_sel__h902 & DEF_b__h13303;
  DEF_b__h13246 = DEF_sel__h902 & DEF_b__h13244;
  DEF_b__h13187 = DEF_sel__h902 & DEF_b__h13185;
  DEF_b__h13128 = DEF_sel__h902 & DEF_b__h13126;
  DEF_b__h13069 = DEF_sel__h902 & DEF_b__h13067;
  DEF_b__h13010 = DEF_sel__h902 & DEF_b__h13008;
  DEF_b__h12892 = DEF_sel__h902 & DEF_b__h12890;
  DEF_b__h12951 = DEF_sel__h902 & DEF_b__h12949;
  DEF_b__h12833 = DEF_sel__h902 & DEF_b__h12831;
  DEF_a__h1674 = DEF_a__h1676 & DEF_a__h1672;
  DEF_b__h1675 = DEF_sel__h902 & DEF_b__h1673;
  DEF_v__h852 = (((((((((((((((((((((((((((((((((tUInt32)(DEF_a__h1674 | DEF_b__h1675)) << 31u) | (((tUInt32)(DEF_a__h12832 | DEF_b__h12833)) << 30u)) | (((tUInt32)(DEF_a__h12891 | DEF_b__h12892)) << 29u)) | (((tUInt32)(DEF_a__h12950 | DEF_b__h12951)) << 28u)) | (((tUInt32)(DEF_a__h13009 | DEF_b__h13010)) << 27u)) | (((tUInt32)(DEF_a__h13068 | DEF_b__h13069)) << 26u)) | (((tUInt32)(DEF_a__h13127 | DEF_b__h13128)) << 25u)) | (((tUInt32)(DEF_a__h13186 | DEF_b__h13187)) << 24u)) | (((tUInt32)(DEF_a__h13245 | DEF_b__h13246)) << 23u)) | (((tUInt32)(DEF_a__h13304 | DEF_b__h13305)) << 22u)) | (((tUInt32)(DEF_a__h13363 | DEF_b__h13364)) << 21u)) | (((tUInt32)(DEF_a__h13422 | DEF_b__h13423)) << 20u)) | (((tUInt32)(DEF_a__h13481 | DEF_b__h13482)) << 19u)) | (((tUInt32)(DEF_a__h13540 | DEF_b__h13541)) << 18u)) | (((tUInt32)(DEF_a__h13599 | DEF_b__h13600)) << 17u)) | (((tUInt32)(DEF_a__h13658 | DEF_b__h13659)) << 16u)) | (((tUInt32)(DEF_a__h13717 | DEF_b__h13718)) << 15u)) | (((tUInt32)(DEF_a__h13776 | DEF_b__h13777)) << 14u)) | (((tUInt32)(DEF_a__h13835 | DEF_b__h13836)) << 13u)) | (((tUInt32)(DEF_a__h13894 | DEF_b__h13895)) << 12u)) | (((tUInt32)(DEF_a__h13953 | DEF_b__h13954)) << 11u)) | (((tUInt32)(DEF_a__h14012 | DEF_b__h14013)) << 10u)) | (((tUInt32)(DEF_a__h14071 | DEF_b__h14072)) << 9u)) | (((tUInt32)(DEF_a__h14130 | DEF_b__h14131)) << 8u)) | (((tUInt32)(DEF_a__h14189 | DEF_b__h14190)) << 7u)) | (((tUInt32)(DEF_a__h14248 | DEF_b__h14249)) << 6u)) | (((tUInt32)(DEF_a__h14307 | DEF_b__h14308)) << 5u)) | (((tUInt32)(DEF_a__h14366 | DEF_b__h14367)) << 4u)) | (((tUInt32)(DEF_a__h14425 | DEF_b__h14426)) << 3u)) | (((tUInt32)(DEF_a__h14484 | DEF_b__h14485)) << 2u)) | (((tUInt32)(DEF_a__h14543 | DEF_b__h14544)) << 1u)) | (tUInt32)(DEF_a__h14602 | DEF_b__h14603);
  DEF_NOT_cycle_EQ_128_AND_NOT_INV_TASK_getRandom_0__ETC___d783 = DEF_NOT_cycle_EQ_128___d9 && !(DEF_v__h852 == DEF_trueResultL__h1659);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cycle_EQ_128_AND_NOT_INV_TASK_getRandom_0__ETC___d783)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5,32,32",
		     &__str_literal_2,
		     DEF_TASK_getRandom___d21,
		     DEF_TASK_getRandom_0_BITS_4_TO_0___d779,
		     DEF_v__h852,
		     DEF_trueResultL__h1659);
    if (DEF_NOT_cycle_EQ_128_AND_NOT_INV_TASK_getRandom_0__ETC___d783)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_cycle_EQ_128___d9)
    INST_cycle.METH_write(DEF_x__h14819);
}


/* Methods */


/* Reset routines */

void MOD_mkTbRightLogical::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_randomVal_init.reset_RST(ARG_rst_in);
  INST_randomShift_init.reset_RST(ARG_rst_in);
  INST_cycle.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbRightLogical::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbRightLogical::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cycle.dump_state(indent + 2u);
  INST_randomShift_init.dump_state(indent + 2u);
  INST_randomVal_init.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbRightLogical::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 8u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_getRandom___d21", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cycle_EQ_128___d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h388", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h716", 32u);
  num = INST_cycle.dump_VCD_defs(num);
  num = INST_randomShift_init.dump_VCD_defs(num);
  num = INST_randomVal_init.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbRightLogical::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_mkTbRightLogical &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbRightLogical::vcd_defs(tVCDDumpType dt, MOD_mkTbRightLogical &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_getRandom___d21) != DEF_TASK_getRandom___d21)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_getRandom___d21, 32u);
	backing.DEF_TASK_getRandom___d21 = DEF_TASK_getRandom___d21;
      }
      ++num;
      if ((backing.DEF_cycle_EQ_128___d6) != DEF_cycle_EQ_128___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_cycle_EQ_128___d6, 1u);
	backing.DEF_cycle_EQ_128___d6 = DEF_cycle_EQ_128___d6;
      }
      ++num;
      if ((backing.DEF_x__h388) != DEF_x__h388)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h388, 32u);
	backing.DEF_x__h388 = DEF_x__h388;
      }
      ++num;
      if ((backing.DEF_x__h716) != DEF_x__h716)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h716, 32u);
	backing.DEF_x__h716 = DEF_x__h716;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_getRandom___d21, 32u);
      backing.DEF_TASK_getRandom___d21 = DEF_TASK_getRandom___d21;
      vcd_write_val(sim_hdl, num++, DEF_cycle_EQ_128___d6, 1u);
      backing.DEF_cycle_EQ_128___d6 = DEF_cycle_EQ_128___d6;
      vcd_write_val(sim_hdl, num++, DEF_x__h388, 32u);
      backing.DEF_x__h388 = DEF_x__h388;
      vcd_write_val(sim_hdl, num++, DEF_x__h716, 32u);
      backing.DEF_x__h716 = DEF_x__h716;
    }
}

void MOD_mkTbRightLogical::vcd_prims(tVCDDumpType dt, MOD_mkTbRightLogical &backing)
{
  INST_cycle.dump_VCD(dt, backing.INST_cycle);
  INST_randomShift_init.dump_VCD(dt, backing.INST_randomShift_init);
  INST_randomVal_init.dump_VCD(dt, backing.INST_randomVal_init);
}
