

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader'
================================================================
* Date:           Sat Apr 30 19:23:12 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        DDR_TO_AXIS_READER_VGA64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  346502|  346502|  346503|  346503|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                        |  346500|  346500|      4620|          -|          -|    75|    no    |
        | + memcpy.buffer.base_ddr_addr  |     513|     513|         3|          1|          1|   512|    yes   |
        | + Loop 1.2                     |    4097|    4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    733|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     543|    691|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     69|
|Register         |        -|      -|     339|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      1|     882|   1493|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |ddr_to_axis_reader_base_ddr_addr_m_axi_U  |ddr_to_axis_reader_base_ddr_addr_m_axi  |        0|      0|  543|  691|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                        |        0|      0|  543|  691|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |ddr_to_axis_reader_buffer  |        2|  0|   0|   512|   64|     1|        32768|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                           |        2|  0|   0|   512|   64|     1|        32768|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |tmp_1_fu_254_p2            |     *    |      1|  0|    0|           3|          19|
    |frame_count                |     +    |      0|  0|   32|          32|           1|
    |frame_count_equals         |     +    |      0|  0|   32|          32|           1|
    |i_1_fu_276_p2              |     +    |      0|  0|    7|           7|           1|
    |indvar_next_fu_347_p2      |     +    |      0|  0|   10|          10|           1|
    |inner_index_V_2_fu_242_p2  |     +    |      0|  0|    3|           3|           2|
    |j_1_fu_364_p2              |     +    |      0|  0|   13|          13|           1|
    |offset_fu_503_p2           |     +    |      0|  0|   19|          19|          10|
    |tmp_13_fu_426_p2           |     -    |      0|  0|    7|           7|           7|
    |tmp_15_fu_438_p2           |     -    |      0|  0|    7|           7|           7|
    |tmp_19_fu_478_p2           |     -    |      0|  0|    7|           6|           7|
    |tmp_16_fu_444_p3           |  Select  |      0|  0|    7|           1|           7|
    |tmp_17_fu_452_p3           |  Select  |      0|  0|   64|           1|          64|
    |tmp_18_fu_460_p3           |  Select  |      0|  0|    7|           1|           7|
    |ap_sig_bdd_194             |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_348             |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_378             |    and   |      0|  0|    1|           1|           1|
    |tmp_24_fu_493_p2           |    and   |      0|  0|   87|          64|          64|
    |exitcond1_fu_270_p2        |   icmp   |      0|  0|    3|           7|           7|
    |exitcond2_fu_341_p2        |   icmp   |      0|  0|    4|          10|          11|
    |exitcond_fu_358_p2         |   icmp   |      0|  0|    5|          13|          14|
    |tmp_4_fu_314_p2            |   icmp   |      0|  0|   11|          32|          32|
    |tmp_8_fu_402_p2            |   icmp   |      0|  0|    3|           6|           6|
    |tmp_22_fu_472_p2           |   lshr   |      0|  0|  193|          64|          64|
    |tmp_23_fu_487_p2           |   lshr   |      0|  0|  193|           2|          64|
    |end_pos_fu_396_p2          |    or    |      0|  0|    8|           6|           3|
    |tmp_14_fu_432_p2           |    xor   |      0|  0|    8|           7|           6|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      1|  0|  733|         356|         409|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |   6|         13|    1|         13|
    |ap_reg_ppiten_pp0_it2                 |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2                 |   1|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_outStream_V_TREADY     |   1|          2|    1|          2|
    |i_reg_208                             |   7|          2|    7|         14|
    |indvar_phi_fu_223_p4                  |  10|          2|   10|         20|
    |indvar_reg_219                        |  10|          2|   10|         20|
    |j_reg_231                             |  13|          2|   13|         26|
    |offset1_reg_198                       |  19|          2|   19|         38|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  69|         31|   64|        139|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  12|   0|   12|          0|
    |ap_reg_ioackin_base_ddr_addr_ARREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_outStream_V_TREADY       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_543_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_557_pp1_it1   |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar_reg_219_pp0_it1     |  10|   0|   10|          0|
    |base_ddr_addr_addr_read_reg_552         |  64|   0|   64|          0|
    |exitcond2_reg_543                       |   1|   0|    1|          0|
    |exitcond_reg_557                        |   1|   0|    1|          0|
    |frame_count_equals_inner                |  32|   0|   32|          0|
    |frame_count_inner                       |  32|   0|   32|          0|
    |i_1_reg_529                             |   7|   0|    7|          0|
    |i_reg_208                               |   7|   0|    7|          0|
    |index_old                               |  32|   0|   32|          0|
    |indvar_next_reg_547                     |  10|   0|   10|          0|
    |indvar_reg_219                          |  10|   0|   10|          0|
    |inner_index_V_2_reg_509                 |   3|   0|    3|          0|
    |j_reg_231                               |  13|   0|   13|          0|
    |offset1_reg_198                         |  19|   0|   19|          0|
    |tmp_16_reg_576                          |   6|   0|    7|          1|
    |tmp_22_reg_581                          |  64|   0|   64|          0|
    |tmp_6_reg_566                           |   3|   0|    3|          0|
    |tmp_reg_515                             |   3|   0|   32|         29|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 339|   0|  369|         30|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_done                       | out |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|outStream_V_TDATA             | out |    8|    axis    |     outStream_V    |    pointer   |
|outStream_V_TVALID            | out |    1|    axis    |     outStream_V    |    pointer   |
|outStream_V_TREADY            |  in |    1|    axis    |     outStream_V    |    pointer   |
|m_axi_base_ddr_addr_AWVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WVALID    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WREADY    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WDATA     | out |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WSTRB     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WLAST     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WID       | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WUSER     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RDATA     |  in |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RLAST     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|frame_index_V                 |  in |    3|   ap_none  |    frame_index_V   |    pointer   |
|frame_count                   | out |   32|   ap_none  |     frame_count    |    pointer   |
|frame_count_equals            | out |   32|   ap_none  | frame_count_equals |    pointer   |
+------------------------------+-----+-----+------------+--------------------+--------------+

