<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p668" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_668{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_668{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_668{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_668{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_668{left:145px;bottom:878px;letter-spacing:0.11px;word-spacing:0.08px;}
#t6_668{left:145px;bottom:850px;letter-spacing:-0.12px;}
#t7_668{left:145px;bottom:830px;}
#t8_668{left:182px;bottom:830px;letter-spacing:-0.14px;}
#t9_668{left:145px;bottom:811px;}
#ta_668{left:182px;bottom:811px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tb_668{left:145px;bottom:783px;letter-spacing:-0.13px;word-spacing:-0.1px;}
#tc_668{left:145px;bottom:766px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#td_668{left:145px;bottom:750px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#te_668{left:145px;bottom:733px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#tf_668{left:145px;bottom:716px;letter-spacing:-0.1px;}
#tg_668{left:80px;bottom:673px;letter-spacing:0.13px;}
#th_668{left:145px;bottom:673px;letter-spacing:0.09px;word-spacing:0.09px;}
#ti_668{left:145px;bottom:646px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tj_668{left:145px;bottom:629px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tk_668{left:145px;bottom:612px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tl_668{left:145px;bottom:595px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tm_668{left:507px;bottom:595px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_668{left:145px;bottom:578px;letter-spacing:-0.23px;word-spacing:0.09px;}
#to_668{left:200px;bottom:578px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_668{left:145px;bottom:551px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tq_668{left:145px;bottom:534px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tr_668{left:145px;bottom:517px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#ts_668{left:589px;bottom:518px;letter-spacing:-0.22px;}
#tt_668{left:606px;bottom:517px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#tu_668{left:145px;bottom:500px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#tv_668{left:145px;bottom:484px;letter-spacing:-0.11px;}
#tw_668{left:145px;bottom:467px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tx_668{left:145px;bottom:450px;letter-spacing:-0.13px;word-spacing:0.03px;}
#ty_668{left:145px;bottom:433px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tz_668{left:419px;bottom:433px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t10_668{left:708px;bottom:433px;letter-spacing:-0.09px;}
#t11_668{left:145px;bottom:416px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_668{left:145px;bottom:389px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_668{left:145px;bottom:372px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t14_668{left:145px;bottom:355px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t15_668{left:145px;bottom:339px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t16_668{left:296px;bottom:339px;letter-spacing:-0.16px;}
#t17_668{left:356px;bottom:339px;}
#t18_668{left:145px;bottom:311px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t19_668{left:145px;bottom:294px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1a_668{left:145px;bottom:267px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1b_668{left:145px;bottom:250px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1c_668{left:280px;bottom:250px;letter-spacing:-0.16px;word-spacing:0.03px;}
#t1d_668{left:527px;bottom:250px;letter-spacing:-0.12px;word-spacing:0.03px;}

.s1_668{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_668{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_668{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_668{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_668{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_668{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_668{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts668" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg668Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg668" style="-webkit-user-select: none;"><object width="825" height="990" data="668/668.svg" type="image/svg+xml" id="pdf668" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_668" class="t s1_668">Memory Order Model </span>
<span id="t2_668" class="t s2_668">B2-12 </span><span id="t3_668" class="t s1_668">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_668" class="t s2_668">ARM DDI 0100I </span>
<span id="t5_668" class="t s3_668">Shared attribute </span>
<span id="t6_668" class="t s4_668">The Shared attribute is defined for each page in an MMU. These regions can be referred to as: </span>
<span id="t7_668" class="t s4_668">• </span><span id="t8_668" class="t s4_668">memory marked as Shared Device </span>
<span id="t9_668" class="t s4_668">• </span><span id="ta_668" class="t s4_668">memory marked as Non-Shared Device. </span>
<span id="tb_668" class="t s4_668">Memory marked as Non-Shared Device is defined as only accessible by a single processor. An example of </span>
<span id="tc_668" class="t s4_668">a system supporting Shared and Non-shared Device memory is an implementation that supports a local bus </span>
<span id="td_668" class="t s4_668">for its private peripherals, whereas system peripherals are situated on the main (Shared) system bus. Such a </span>
<span id="te_668" class="t s4_668">system might have more predictable access times for local peripherals such as watchdog timers or interrupt </span>
<span id="tf_668" class="t s4_668">controllers. </span>
<span id="tg_668" class="t s3_668">B2.4.3 </span><span id="th_668" class="t s3_668">Strongly Ordered memory attribute </span>
<span id="ti_668" class="t s4_668">The Strongly Ordered memory attribute is defined for each page in the MMU. Accesses to memory marked </span>
<span id="tj_668" class="t s4_668">as Strongly Ordered have a strong memory-ordering model for all explicit memory accesses from that </span>
<span id="tk_668" class="t s4_668">processor. An access to memory marked as Strongly Ordered is required to act as if a DMB memory barrier </span>
<span id="tl_668" class="t s4_668">were inserted before and after the access from that processor. See </span><span id="tm_668" class="t s5_668">DataMemoryBarrier (DMB) CP15 </span>
<span id="tn_668" class="t s5_668">register 7 </span><span id="to_668" class="t s4_668">on page B2-18. </span>
<span id="tp_668" class="t s4_668">To maintain backwards compatibility with ARMv5, any ARMv5 instructions that implicitly or explicitly </span>
<span id="tq_668" class="t s4_668">change the interrupt masks in the CSPR and appear in program order after a Strongly Ordered access must </span>
<span id="tr_668" class="t s4_668">wait for the Strongly Ordered memory access to complete. These instructions are </span><span id="ts_668" class="t v0_668 s6_668">MSR</span><span id="tt_668" class="t s4_668">, with the control field </span>
<span id="tu_668" class="t s4_668">mask bit set, and the flag-setting variants of arithmetic and logical instructions with R15 as the destination </span>
<span id="tv_668" class="t s4_668">register (these copy the SPSR to CSPR). This requirement exists only for backwards compatibility with </span>
<span id="tw_668" class="t s4_668">previous versions of the ARM architecture; the behavior is deprecated in ARMv6. ARMv6 compliant </span>
<span id="tx_668" class="t s4_668">programs must not rely on this behavior, but instead include an explicit Memory Barrier between the </span>
<span id="ty_668" class="t s4_668">memory access and the following instruction, see </span><span id="tz_668" class="t s5_668">DataSynchronizationBarrier (DSB) CP15 register 7 </span><span id="t10_668" class="t s4_668">on </span>
<span id="t11_668" class="t s4_668">page B2-18 when synchronization is required. </span>
<span id="t12_668" class="t s4_668">Explicit accesses from the processor to memory marked as Strongly Ordered occur at their program size, </span>
<span id="t13_668" class="t s4_668">and the number of accesses that occur to such locations is the number that are specified by the program. </span>
<span id="t14_668" class="t s4_668">Implementations must not repeat accesses to such locations when there is only one access in the program, </span>
<span id="t15_668" class="t s4_668">that is, the accesses are not </span><span id="t16_668" class="t s5_668">restartable</span><span id="t17_668" class="t s4_668">. </span>
<span id="t18_668" class="t s4_668">Address locations marked as Strongly Ordered are not held in a cache, and are always treated as Shared </span>
<span id="t19_668" class="t s4_668">memory locations. </span>
<span id="t1a_668" class="t s4_668">All explicit accesses to memory marked as Strongly Ordered must correspond to the ordering requirements </span>
<span id="t1b_668" class="t s4_668">of accesses described in </span><span id="t1c_668" class="t s5_668">Ordering requirements for memory accesses </span><span id="t1d_668" class="t s4_668">on page B2-16. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
