
*** Running vivado
    with args -log seg7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seg7.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source seg7.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 463.410 ; gain = 181.301
Command: synth_design -top seg7 -part xc7s25csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 966.258 ; gain = 234.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/sources_1/new/seg7.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/sources_1/imports/new/ClockDivider.v:5]
	Parameter divisor bound to: 2 - type: integer 
	Parameter bits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (1#1) [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/sources_1/imports/new/ClockDivider.v:5]
INFO: [Synth 8-6157] synthesizing module 'Seg7Display' [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/sources_1/new/Seg7Display.v:3]
	Parameter SEG_H bound to: 8'b00000001 
	Parameter SEG_G bound to: 8'b00000010 
	Parameter SEG_F bound to: 8'b00000100 
	Parameter SEG_E bound to: 8'b00001000 
	Parameter SEG_D bound to: 8'b00010000 
	Parameter SEG_C bound to: 8'b00100000 
	Parameter SEG_B bound to: 8'b01000000 
	Parameter SEG_A bound to: 8'b10000000 
	Parameter SEG_OFF bound to: 8'b00000000 
	Parameter DIG_0 bound to: 8'b11111100 
	Parameter DIG_1 bound to: 8'b01100000 
	Parameter DIG_2 bound to: 8'b11011010 
	Parameter DIG_3 bound to: 8'b11110010 
	Parameter DIG_4 bound to: 8'b01100110 
	Parameter DIG_5 bound to: 8'b10110110 
	Parameter DIG_6 bound to: 8'b11111010 
	Parameter DIG_7 bound to: 8'b11100000 
	Parameter DIG_8 bound to: 8'b11111110 
	Parameter DIG_9 bound to: 8'b11100110 
	Parameter DIG_A bound to: 8'b00111011 
	Parameter DIG_B bound to: 8'b00111110 
	Parameter DIG_C bound to: 8'b00011010 
	Parameter DIG_D bound to: 8'b01111010 
	Parameter DIG_E bound to: 8'b10011110 
	Parameter DIG_F bound to: 8'b10001110 
INFO: [Synth 8-226] default block is never used [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/sources_1/new/Seg7Display.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Seg7Display' (2#1) [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/sources_1/new/Seg7Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (3#1) [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/sources_1/new/seg7.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1039.352 ; gain = 307.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1039.352 ; gain = 307.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1039.352 ; gain = 307.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1039.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/constrs_1/new/seg7_constraints.xdc]
Finished Parsing XDC File [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/constrs_1/new/seg7_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/constrs_1/new/seg7_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seg7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seg7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1097.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:31 . Memory (MB): peak = 1097.375 ; gain = 365.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:31 . Memory (MB): peak = 1097.375 ; gain = 365.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:31 . Memory (MB): peak = 1097.375 ; gain = 365.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:33 . Memory (MB): peak = 1097.375 ; gain = 365.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:43 . Memory (MB): peak = 1097.375 ; gain = 365.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:40 . Memory (MB): peak = 1114.055 ; gain = 382.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:40 . Memory (MB): peak = 1123.809 ; gain = 391.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div/counter_reg[1] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:02:40 . Memory (MB): peak = 1123.809 ; gain = 391.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:03:12 . Memory (MB): peak = 1139.617 ; gain = 407.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:03:12 . Memory (MB): peak = 1139.617 ; gain = 407.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:03:12 . Memory (MB): peak = 1139.617 ; gain = 407.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:03:12 . Memory (MB): peak = 1139.617 ; gain = 407.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:03:12 . Memory (MB): peak = 1139.617 ; gain = 407.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:03:12 . Memory (MB): peak = 1139.617 ; gain = 407.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT4 |    16|
|5     |FDRE |     1|
|6     |IBUF |     5|
|7     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |    45|
|2     |  display1 |Seg7Display   |     8|
|3     |  display2 |Seg7Display_0 |     6|
|4     |  div      |ClockDivider  |     3|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:03:12 . Memory (MB): peak = 1139.617 ; gain = 407.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:02:54 . Memory (MB): peak = 1139.617 ; gain = 349.754
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:03:13 . Memory (MB): peak = 1139.617 ; gain = 407.777
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:03:48 . Memory (MB): peak = 1155.449 ; gain = 692.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.449 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.runs/synth_1/seg7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seg7_utilization_synth.rpt -pb seg7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 12 10:47:24 2020...
