multiline_comment|/* $Id: cmd64x.c,v 1.20 1999/12/30 03:48:37&n; *&n; * cmd64x.c: Enable interrupts at initialization time on Ultra/PCI machines.&n; *           Note, this driver is not used at all on other systems because&n; *           there the &quot;BIOS&quot; has done all of the following already.&n; *           Due to massive hardware bugs, UltraDMA is only supported&n; *           on the 646U2 and not on the 646U.&n; *&n; * Copyright (C) 1998       Eddie C. Dost  (ecd@skynet.be)&n; * Copyright (C) 1998       David S. Miller (davem@redhat.com)&n; * Copyright (C) 1999       Andre Hedrick (andre@suse.com)&n; */
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/hdreg.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;asm/io.h&gt;
DECL|macro|CMD_DEBUG
mdefine_line|#define CMD_DEBUG 0
macro_line|#if CMD_DEBUG
DECL|macro|cmdprintk
mdefine_line|#define cmdprintk(x...)&t;printk(##x)
macro_line|#else
DECL|macro|cmdprintk
mdefine_line|#define cmdprintk(x...)
macro_line|#endif
DECL|function|config_chipset_for_dma
r_static
r_int
id|config_chipset_for_dma
(paren
id|ide_drive_t
op_star
id|drive
comma
r_int
r_int
id|rev
comma
id|byte
id|ultra_66
)paren
(brace
r_struct
id|hd_driveid
op_star
id|id
op_assign
id|drive-&gt;id
suffix:semicolon
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
r_int
r_int
id|dma_base
op_assign
id|hwif-&gt;dma_base
suffix:semicolon
id|byte
id|unit
op_assign
(paren
id|drive-&gt;select.b.unit
op_amp
l_int|0x01
)paren
suffix:semicolon
id|byte
id|speed
op_assign
l_int|0x00
suffix:semicolon
id|byte
id|udma_timing_bits
op_assign
l_int|0x00
suffix:semicolon
id|byte
id|udma_33
op_assign
(paren
(paren
id|rev
op_ge
l_int|0x05
)paren
op_logical_or
(paren
id|ultra_66
)paren
)paren
ques
c_cond
l_int|1
suffix:colon
l_int|0
suffix:semicolon
id|byte
id|udma_66
op_assign
(paren
(paren
id|id-&gt;hw_config
op_amp
l_int|0x2000
)paren
op_logical_and
(paren
id|hwif-&gt;udma_four
)paren
)paren
ques
c_cond
l_int|1
suffix:colon
l_int|0
suffix:semicolon
multiline_comment|/* int drive_number&t;= ((hwif-&gt;channel ? 2 : 0) + unit); */
r_int
id|rval
suffix:semicolon
r_switch
c_cond
(paren
id|dev-&gt;device
)paren
(brace
r_case
id|PCI_DEVICE_ID_CMD_643
suffix:colon
r_case
id|PCI_DEVICE_ID_CMD_646
suffix:colon
r_case
id|PCI_DEVICE_ID_CMD_648
suffix:colon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|drive-&gt;media
op_ne
id|ide_disk
)paren
(brace
id|cmdprintk
c_func
(paren
l_string|&quot;CMD64X: drive-&gt;media != ide_disk at double check, inital check failed!!&bslash;n&quot;
)paren
suffix:semicolon
r_return
(paren
(paren
r_int
)paren
id|ide_dma_off
)paren
suffix:semicolon
)brace
multiline_comment|/* UltraDMA only supported on PCI646U and PCI646U2,&n;&t; * which correspond to revisions 0x03, 0x05 and 0x07 respectively.&n;&t; * Actually, although the CMD tech support people won&squot;t&n;&t; * tell me the details, the 0x03 revision cannot support&n;&t; * UDMA correctly without hardware modifications, and even&n;&t; * then it only works with Quantum disks due to some&n;&t; * hold time assumptions in the 646U part which are fixed&n;&t; * in the 646U2.&n;&t; * So we only do UltraDMA on revision 0x05 and 0x07 chipsets.&n;&t; */
r_if
c_cond
(paren
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0010
)paren
op_logical_and
(paren
id|udma_66
)paren
op_logical_and
(paren
id|udma_33
)paren
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_4
suffix:semicolon
id|udma_timing_bits
op_assign
l_int|0x10
suffix:semicolon
multiline_comment|/* 2 clock */
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0008
)paren
op_logical_and
(paren
id|udma_66
)paren
op_logical_and
(paren
id|udma_33
)paren
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_3
suffix:semicolon
id|udma_timing_bits
op_assign
l_int|0x20
suffix:semicolon
multiline_comment|/* 3 clock */
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0004
)paren
op_logical_and
(paren
id|udma_33
)paren
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_2
suffix:semicolon
id|udma_timing_bits
op_assign
l_int|0x10
suffix:semicolon
multiline_comment|/* 2 clock */
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0002
)paren
op_logical_and
(paren
id|udma_33
)paren
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_1
suffix:semicolon
id|udma_timing_bits
op_assign
l_int|0x20
suffix:semicolon
multiline_comment|/* 3 clock */
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x0001
)paren
op_logical_and
(paren
id|udma_33
)paren
)paren
(brace
id|speed
op_assign
id|XFER_UDMA_0
suffix:semicolon
id|udma_timing_bits
op_assign
l_int|0x30
suffix:semicolon
multiline_comment|/* 4 clock */
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_mword
op_amp
l_int|0x0004
)paren
(brace
id|speed
op_assign
id|XFER_MW_DMA_2
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_mword
op_amp
l_int|0x0002
)paren
(brace
id|speed
op_assign
id|XFER_MW_DMA_1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_mword
op_amp
l_int|0x0001
)paren
(brace
id|speed
op_assign
id|XFER_MW_DMA_0
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_1word
op_amp
l_int|0x0004
)paren
(brace
id|speed
op_assign
id|XFER_SW_DMA_2
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_1word
op_amp
l_int|0x0002
)paren
(brace
id|speed
op_assign
id|XFER_SW_DMA_1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;dma_1word
op_amp
l_int|0x0001
)paren
(brace
id|speed
op_assign
id|XFER_SW_DMA_0
suffix:semicolon
)brace
r_else
(brace
r_return
(paren
(paren
r_int
)paren
id|ide_dma_off_quietly
)paren
suffix:semicolon
)brace
(paren
r_void
)paren
id|ide_config_drive_speed
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
id|outb
c_func
(paren
id|inb
c_func
(paren
id|dma_base
op_plus
l_int|2
)paren
op_or
(paren
l_int|1
op_lshift
(paren
l_int|5
op_plus
id|unit
)paren
)paren
comma
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
r_if
c_cond
(paren
id|speed
op_ge
id|XFER_UDMA_0
)paren
(brace
id|byte
id|udma_ctrl
op_assign
id|inb
c_func
(paren
id|dma_base
op_plus
l_int|3
)paren
suffix:semicolon
multiline_comment|/* Put this channel into UDMA mode. */
id|udma_ctrl
op_or_assign
(paren
l_int|1
op_lshift
id|unit
)paren
suffix:semicolon
id|udma_ctrl
op_and_assign
op_complement
(paren
l_int|0x04
op_lshift
id|unit
)paren
suffix:semicolon
r_if
c_cond
(paren
id|udma_66
)paren
id|udma_ctrl
op_or_assign
(paren
l_int|0x04
op_lshift
id|unit
)paren
suffix:semicolon
id|udma_ctrl
op_and_assign
op_complement
(paren
l_int|0x30
op_lshift
(paren
id|unit
op_star
l_int|2
)paren
)paren
suffix:semicolon
id|udma_ctrl
op_or_assign
(paren
id|udma_timing_bits
op_lshift
(paren
id|unit
op_star
l_int|2
)paren
)paren
suffix:semicolon
id|outb
c_func
(paren
id|udma_ctrl
comma
id|dma_base
op_plus
l_int|3
)paren
suffix:semicolon
)brace
id|rval
op_assign
(paren
r_int
)paren
(paren
(paren
(paren
id|id-&gt;dma_ultra
op_rshift
l_int|11
)paren
op_amp
l_int|3
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
(paren
(paren
id|id-&gt;dma_ultra
op_rshift
l_int|8
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
(paren
(paren
id|id-&gt;dma_mword
op_rshift
l_int|8
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
(paren
(paren
id|id-&gt;dma_1word
op_rshift
l_int|8
)paren
op_amp
l_int|7
)paren
ques
c_cond
id|ide_dma_on
suffix:colon
id|ide_dma_off_quietly
)paren
suffix:semicolon
r_return
id|rval
suffix:semicolon
)brace
DECL|function|config_chipset_for_pio
r_static
r_void
id|config_chipset_for_pio
(paren
id|ide_drive_t
op_star
id|drive
comma
r_int
r_int
id|rev
)paren
(brace
multiline_comment|/*  FIXME!! figure out some PIOing junk.... */
)brace
DECL|function|cmd64x_config_drive_for_dma
r_static
r_int
id|cmd64x_config_drive_for_dma
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
r_struct
id|hd_driveid
op_star
id|id
op_assign
id|drive-&gt;id
suffix:semicolon
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
r_int
r_int
id|class_rev
op_assign
l_int|0
suffix:semicolon
id|byte
id|can_ultra_33
op_assign
l_int|0
suffix:semicolon
id|byte
id|can_ultra_66
op_assign
l_int|0
suffix:semicolon
id|ide_dma_action_t
id|dma_func
op_assign
id|ide_dma_on
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|PCI_CLASS_REVISION
comma
op_amp
id|class_rev
)paren
suffix:semicolon
id|class_rev
op_and_assign
l_int|0xff
suffix:semicolon
r_switch
c_cond
(paren
id|dev-&gt;device
)paren
(brace
r_case
id|PCI_DEVICE_ID_CMD_643
suffix:colon
id|can_ultra_33
op_assign
l_int|1
suffix:semicolon
id|can_ultra_66
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PCI_DEVICE_ID_CMD_646
suffix:colon
id|can_ultra_33
op_assign
(paren
id|class_rev
op_ge
l_int|0x05
)paren
ques
c_cond
l_int|1
suffix:colon
l_int|0
suffix:semicolon
id|can_ultra_66
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PCI_DEVICE_ID_CMD_648
suffix:colon
id|can_ultra_33
op_assign
l_int|1
suffix:semicolon
id|can_ultra_66
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
id|hwif
op_member_access_from_pointer
id|dmaproc
c_func
(paren
id|ide_dma_off
comma
id|drive
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|id
op_ne
l_int|NULL
)paren
op_logical_and
(paren
(paren
id|id-&gt;capability
op_amp
l_int|1
)paren
op_ne
l_int|0
)paren
op_logical_and
id|hwif-&gt;autodma
op_logical_and
(paren
id|drive-&gt;media
op_eq
id|ide_disk
)paren
)paren
(brace
multiline_comment|/* Consult the list of known &quot;bad&quot; drives */
r_if
c_cond
(paren
id|ide_dmaproc
c_func
(paren
id|ide_dma_bad_drive
comma
id|drive
)paren
)paren
(brace
id|dma_func
op_assign
id|ide_dma_off
suffix:semicolon
r_goto
id|fast_ata_pio
suffix:semicolon
)brace
id|dma_func
op_assign
id|ide_dma_off_quietly
suffix:semicolon
r_if
c_cond
(paren
(paren
id|id-&gt;field_valid
op_amp
l_int|4
)paren
op_logical_and
(paren
id|can_ultra_33
)paren
)paren
(brace
r_if
c_cond
(paren
id|id-&gt;dma_ultra
op_amp
l_int|0x001F
)paren
(brace
multiline_comment|/* Force if Capable UltraDMA */
id|dma_func
op_assign
id|config_chipset_for_dma
c_func
(paren
id|drive
comma
id|class_rev
comma
id|can_ultra_66
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|id-&gt;field_valid
op_amp
l_int|2
)paren
op_logical_and
(paren
id|dma_func
op_ne
id|ide_dma_on
)paren
)paren
r_goto
id|try_dma_modes
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|id-&gt;field_valid
op_amp
l_int|2
)paren
(brace
id|try_dma_modes
suffix:colon
r_if
c_cond
(paren
(paren
id|id-&gt;dma_mword
op_amp
l_int|0x0007
)paren
op_logical_or
(paren
id|id-&gt;dma_1word
op_amp
l_int|0x0007
)paren
)paren
(brace
multiline_comment|/* Force if Capable regular DMA modes */
id|dma_func
op_assign
id|config_chipset_for_dma
c_func
(paren
id|drive
comma
id|class_rev
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|dma_func
op_ne
id|ide_dma_on
)paren
r_goto
id|no_dma_set
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|ide_dmaproc
c_func
(paren
id|ide_dma_good_drive
comma
id|drive
)paren
)paren
(brace
r_if
c_cond
(paren
id|id-&gt;eide_dma_time
OG
l_int|150
)paren
(brace
r_goto
id|no_dma_set
suffix:semicolon
)brace
multiline_comment|/* Consult the list of known &quot;good&quot; drives */
id|dma_func
op_assign
id|config_chipset_for_dma
c_func
(paren
id|drive
comma
id|class_rev
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|dma_func
op_ne
id|ide_dma_on
)paren
r_goto
id|no_dma_set
suffix:semicolon
)brace
r_else
(brace
r_goto
id|fast_ata_pio
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;capability
op_amp
l_int|8
)paren
op_logical_or
(paren
id|id-&gt;field_valid
op_amp
l_int|2
)paren
)paren
(brace
id|fast_ata_pio
suffix:colon
id|dma_func
op_assign
id|ide_dma_off_quietly
suffix:semicolon
id|no_dma_set
suffix:colon
id|config_chipset_for_pio
c_func
(paren
id|drive
comma
id|class_rev
)paren
suffix:semicolon
)brace
r_return
id|hwif
op_member_access_from_pointer
id|dmaproc
c_func
(paren
id|dma_func
comma
id|drive
)paren
suffix:semicolon
)brace
DECL|function|cmd64x_dmaproc
r_static
r_int
id|cmd64x_dmaproc
(paren
id|ide_dma_action_t
id|func
comma
id|ide_drive_t
op_star
id|drive
)paren
(brace
r_switch
c_cond
(paren
id|func
)paren
(brace
r_case
id|ide_dma_check
suffix:colon
r_return
id|cmd64x_config_drive_for_dma
c_func
(paren
id|drive
)paren
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
multiline_comment|/* Other cases are done by generic IDE-DMA code. */
r_return
id|ide_dmaproc
c_func
(paren
id|func
comma
id|drive
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * ASUS P55T2P4D with CMD646 chipset revision 0x01 requires the old&n; * event order for DMA transfers.&n; */
DECL|function|cmd646_1_dmaproc
r_static
r_int
id|cmd646_1_dmaproc
(paren
id|ide_dma_action_t
id|func
comma
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_int
r_int
id|dma_base
op_assign
id|hwif-&gt;dma_base
suffix:semicolon
id|byte
id|dma_stat
suffix:semicolon
r_if
c_cond
(paren
id|func
op_eq
id|ide_dma_end
)paren
(brace
id|drive-&gt;waiting_for_dma
op_assign
l_int|0
suffix:semicolon
id|dma_stat
op_assign
id|inb
c_func
(paren
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
multiline_comment|/* get DMA status */
id|outb
c_func
(paren
id|inb
c_func
(paren
id|dma_base
)paren
op_amp
op_complement
l_int|1
comma
id|dma_base
)paren
suffix:semicolon
multiline_comment|/* stop DMA */
id|outb
c_func
(paren
id|dma_stat
op_or
l_int|6
comma
id|dma_base
op_plus
l_int|2
)paren
suffix:semicolon
multiline_comment|/* clear the INTR &amp; ERROR bits */
id|ide_destroy_dmatable
c_func
(paren
id|drive
)paren
suffix:semicolon
multiline_comment|/* and free any DMA resources */
r_return
(paren
id|dma_stat
op_amp
l_int|7
)paren
op_ne
l_int|4
suffix:semicolon
multiline_comment|/* verify good DMA status */
)brace
multiline_comment|/* Other cases are done by generic IDE-DMA code. */
r_return
id|cmd64x_dmaproc
c_func
(paren
id|func
comma
id|drive
)paren
suffix:semicolon
)brace
DECL|function|pci_init_cmd64x
r_int
r_int
id|__init
id|pci_init_cmd64x
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_const
r_char
op_star
id|name
)paren
(brace
r_int
r_char
id|mrdmode
suffix:semicolon
r_int
r_int
id|class_rev
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|PCI_CLASS_REVISION
comma
op_amp
id|class_rev
)paren
suffix:semicolon
id|class_rev
op_and_assign
l_int|0xff
suffix:semicolon
r_switch
c_cond
(paren
id|dev-&gt;device
)paren
(brace
r_case
id|PCI_DEVICE_ID_CMD_643
suffix:colon
r_break
suffix:semicolon
r_case
id|PCI_DEVICE_ID_CMD_646
suffix:colon
id|printk
c_func
(paren
l_string|&quot;%s: chipset revision 0x%02X, &quot;
comma
id|name
comma
id|class_rev
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|class_rev
)paren
(brace
r_case
l_int|0x07
suffix:colon
r_case
l_int|0x05
suffix:colon
id|printk
c_func
(paren
l_string|&quot;UltraDMA Capable&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x03
suffix:colon
id|printk
c_func
(paren
l_string|&quot;MultiWord DMA Force Limited&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x01
suffix:colon
r_default
suffix:colon
id|printk
c_func
(paren
l_string|&quot;MultiWord DMA Limited, IRQ workaround enabled&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PCI_DEVICE_ID_CMD_648
suffix:colon
r_break
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
multiline_comment|/* Set a good latency timer and cache line size value. */
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_LATENCY_TIMER
comma
l_int|64
)paren
suffix:semicolon
macro_line|#ifdef __sparc_v9__
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_CACHE_LINE_SIZE
comma
l_int|0x10
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* Setup interrupts. */
(paren
r_void
)paren
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x71
comma
op_amp
id|mrdmode
)paren
suffix:semicolon
id|mrdmode
op_and_assign
op_complement
(paren
l_int|0x30
)paren
suffix:semicolon
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x71
comma
id|mrdmode
)paren
suffix:semicolon
multiline_comment|/* Use MEMORY READ LINE for reads.&n;&t; * NOTE: Although not mentioned in the PCI0646U specs,&n;&t; *       these bits are write only and won&squot;t be read&n;&t; *       back as set or not.  The PCI0646U2 specs clarify&n;&t; *       this point.&n;&t; */
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x71
comma
id|mrdmode
op_or
l_int|0x02
)paren
suffix:semicolon
multiline_comment|/* Set reasonable active/recovery/address-setup values. */
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x53
comma
l_int|0x40
)paren
suffix:semicolon
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x54
comma
l_int|0x3f
)paren
suffix:semicolon
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x55
comma
l_int|0x40
)paren
suffix:semicolon
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x56
comma
l_int|0x3f
)paren
suffix:semicolon
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x57
comma
l_int|0x5c
)paren
suffix:semicolon
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x58
comma
l_int|0x3f
)paren
suffix:semicolon
(paren
r_void
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x5b
comma
l_int|0x3f
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|ata66_cmd64x
r_int
r_int
id|__init
id|ata66_cmd64x
(paren
id|ide_hwif_t
op_star
id|hwif
)paren
(brace
id|byte
id|ata66
op_assign
l_int|0
suffix:semicolon
id|byte
id|mask
op_assign
(paren
id|hwif-&gt;channel
)paren
ques
c_cond
l_int|0x02
suffix:colon
l_int|0x01
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
l_int|0x79
comma
op_amp
id|ata66
)paren
suffix:semicolon
r_return
(paren
id|ata66
op_amp
id|mask
)paren
ques
c_cond
l_int|1
suffix:colon
l_int|0
suffix:semicolon
)brace
DECL|function|ide_init_cmd64x
r_void
id|__init
id|ide_init_cmd64x
(paren
id|ide_hwif_t
op_star
id|hwif
)paren
(brace
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
r_int
r_int
id|class_rev
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|PCI_CLASS_REVISION
comma
op_amp
id|class_rev
)paren
suffix:semicolon
id|class_rev
op_and_assign
l_int|0xff
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hwif-&gt;dma_base
)paren
r_return
suffix:semicolon
r_switch
c_cond
(paren
id|dev-&gt;device
)paren
(brace
r_case
id|PCI_DEVICE_ID_CMD_643
suffix:colon
id|hwif-&gt;dmaproc
op_assign
op_amp
id|cmd64x_dmaproc
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PCI_DEVICE_ID_CMD_646
suffix:colon
id|hwif-&gt;chipset
op_assign
id|ide_cmd646
suffix:semicolon
r_if
c_cond
(paren
id|class_rev
op_eq
l_int|0x01
)paren
(brace
id|hwif-&gt;dmaproc
op_assign
op_amp
id|cmd646_1_dmaproc
suffix:semicolon
)brace
r_else
(brace
id|hwif-&gt;dmaproc
op_assign
op_amp
id|cmd64x_dmaproc
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|PCI_DEVICE_ID_CMD_648
suffix:colon
id|hwif-&gt;dmaproc
op_assign
op_amp
id|cmd64x_dmaproc
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_break
suffix:semicolon
)brace
)brace
eof
