#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b12d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b12ed0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1afb1b0 .functor NOT 1, L_0x1b55d90, C4<0>, C4<0>, C4<0>;
L_0x1b55b80 .functor XOR 10, L_0x1b559b0, L_0x1b55ae0, C4<0000000000>, C4<0000000000>;
L_0x1b55cf0 .functor XOR 10, L_0x1b55b80, L_0x1b55c20, C4<0000000000>, C4<0000000000>;
v0x1b511c0_0 .net *"_ivl_10", 9 0, L_0x1b55c20;  1 drivers
v0x1b512c0_0 .net *"_ivl_12", 9 0, L_0x1b55cf0;  1 drivers
v0x1b513a0_0 .net *"_ivl_2", 9 0, L_0x1b55910;  1 drivers
v0x1b51460_0 .net *"_ivl_4", 9 0, L_0x1b559b0;  1 drivers
v0x1b51540_0 .net *"_ivl_6", 9 0, L_0x1b55ae0;  1 drivers
v0x1b51670_0 .net *"_ivl_8", 9 0, L_0x1b55b80;  1 drivers
v0x1b51750_0 .var "clk", 0 0;
v0x1b517f0_0 .net "in", 3 0, v0x1b4e440_0;  1 drivers
v0x1b51890_0 .net "out_any_dut", 3 1, L_0x1b54060;  1 drivers
v0x1b51950_0 .net "out_any_ref", 3 1, L_0x1afb770;  1 drivers
v0x1b51a20_0 .net "out_both_dut", 2 0, L_0x1b536c0;  1 drivers
v0x1b51af0_0 .net "out_both_ref", 2 0, L_0x1afb4a0;  1 drivers
v0x1b51bc0_0 .net "out_different_dut", 3 0, L_0x1b55340;  1 drivers
v0x1b51c90_0 .net "out_different_ref", 3 0, L_0x1afb9c0;  1 drivers
v0x1b51d60_0 .var/2u "stats1", 287 0;
v0x1b51e20_0 .var/2u "strobe", 0 0;
v0x1b51ee0_0 .net "tb_match", 0 0, L_0x1b55d90;  1 drivers
v0x1b51fb0_0 .net "tb_mismatch", 0 0, L_0x1afb1b0;  1 drivers
v0x1b52050_0 .net "wavedrom_enable", 0 0, v0x1b4e5a0_0;  1 drivers
v0x1b52120_0 .net "wavedrom_title", 511 0, v0x1b4e640_0;  1 drivers
E_0x1b0cab0/0 .event negedge, v0x1b4e380_0;
E_0x1b0cab0/1 .event posedge, v0x1b4e380_0;
E_0x1b0cab0 .event/or E_0x1b0cab0/0, E_0x1b0cab0/1;
L_0x1b55910 .concat [ 4 3 3 0], L_0x1afb9c0, L_0x1afb770, L_0x1afb4a0;
L_0x1b559b0 .concat [ 4 3 3 0], L_0x1afb9c0, L_0x1afb770, L_0x1afb4a0;
L_0x1b55ae0 .concat [ 4 3 3 0], L_0x1b55340, L_0x1b54060, L_0x1b536c0;
L_0x1b55c20 .concat [ 4 3 3 0], L_0x1afb9c0, L_0x1afb770, L_0x1afb4a0;
L_0x1b55d90 .cmp/eeq 10, L_0x1b55910, L_0x1b55cf0;
S_0x1b13060 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1b12ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1afb4a0 .functor AND 3, L_0x1b52220, L_0x1b522c0, C4<111>, C4<111>;
L_0x1afb770 .functor OR 3, L_0x1b52450, L_0x1b524f0, C4<000>, C4<000>;
L_0x1afb9c0 .functor XOR 4, v0x1b4e440_0, L_0x1b52940, C4<0000>, C4<0000>;
v0x1afa9a0_0 .net *"_ivl_1", 2 0, L_0x1b52220;  1 drivers
v0x1aface0_0 .net *"_ivl_13", 0 0, L_0x1b526b0;  1 drivers
v0x1afafb0_0 .net *"_ivl_15", 2 0, L_0x1b52860;  1 drivers
v0x1afb2c0_0 .net *"_ivl_16", 3 0, L_0x1b52940;  1 drivers
v0x1afb5b0_0 .net *"_ivl_3", 2 0, L_0x1b522c0;  1 drivers
v0x1afb880_0 .net *"_ivl_7", 2 0, L_0x1b52450;  1 drivers
v0x1afba90_0 .net *"_ivl_9", 2 0, L_0x1b524f0;  1 drivers
v0x1b4d750_0 .net "in", 3 0, v0x1b4e440_0;  alias, 1 drivers
v0x1b4d830_0 .net "out_any", 3 1, L_0x1afb770;  alias, 1 drivers
v0x1b4d9a0_0 .net "out_both", 2 0, L_0x1afb4a0;  alias, 1 drivers
v0x1b4da80_0 .net "out_different", 3 0, L_0x1afb9c0;  alias, 1 drivers
L_0x1b52220 .part v0x1b4e440_0, 0, 3;
L_0x1b522c0 .part v0x1b4e440_0, 1, 3;
L_0x1b52450 .part v0x1b4e440_0, 0, 3;
L_0x1b524f0 .part v0x1b4e440_0, 1, 3;
L_0x1b526b0 .part v0x1b4e440_0, 0, 1;
L_0x1b52860 .part v0x1b4e440_0, 1, 3;
L_0x1b52940 .concat [ 3 1 0 0], L_0x1b52860, L_0x1b526b0;
S_0x1b4dbe0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1b12ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1b4e380_0 .net "clk", 0 0, v0x1b51750_0;  1 drivers
v0x1b4e440_0 .var "in", 3 0;
v0x1b4e500_0 .net "tb_match", 0 0, L_0x1b55d90;  alias, 1 drivers
v0x1b4e5a0_0 .var "wavedrom_enable", 0 0;
v0x1b4e640_0 .var "wavedrom_title", 511 0;
E_0x1b0c640 .event posedge, v0x1b4e380_0;
E_0x1b0cf30 .event negedge, v0x1b4e380_0;
S_0x1b4de80 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1b4dbe0;
 .timescale -12 -12;
v0x1b4e080_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b4e180 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1b4dbe0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b4e810 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1b12ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1b13ca0 .functor AND 1, L_0x1b53090, L_0x1b53130, C4<1>, C4<1>;
L_0x1b26680 .functor AND 1, L_0x1b534d0, L_0x1b53570, C4<1>, C4<1>;
L_0x1b266f0 .functor AND 1, L_0x1b53850, L_0x1b53960, C4<1>, C4<1>;
L_0x1b538f0 .functor OR 1, L_0x1b53af0, L_0x1b53c10, C4<0>, C4<0>;
L_0x1b53f50 .functor OR 1, L_0x1b53d80, L_0x1b53eb0, C4<0>, C4<0>;
L_0x1b54480 .functor OR 1, L_0x1b54290, L_0x1b54330, C4<0>, C4<0>;
L_0x1b54780 .functor XOR 1, L_0x1b541f0, L_0x1b54620, C4<0>, C4<0>;
L_0x1b54aa0 .functor XOR 1, L_0x1b54890, L_0x1b54930, C4<0>, C4<0>;
L_0x1b55230 .functor XOR 1, L_0x1b54c00, L_0x1b54ca0, C4<0>, C4<0>;
L_0x1b55750 .functor XOR 1, L_0x1b55520, L_0x1b556b0, C4<0>, C4<0>;
v0x1b4ea80_0 .net *"_ivl_1", 2 0, L_0x1b52b20;  1 drivers
v0x1b4eb60_0 .net *"_ivl_15", 0 0, L_0x1b53090;  1 drivers
v0x1b4ec40_0 .net *"_ivl_17", 0 0, L_0x1b53130;  1 drivers
v0x1b4ed30_0 .net *"_ivl_19", 0 0, L_0x1b13ca0;  1 drivers
v0x1b4edf0_0 .net *"_ivl_23", 0 0, L_0x1b534d0;  1 drivers
v0x1b4ef20_0 .net *"_ivl_25", 0 0, L_0x1b53570;  1 drivers
v0x1b4f000_0 .net *"_ivl_27", 0 0, L_0x1b26680;  1 drivers
v0x1b4f0c0_0 .net *"_ivl_3", 0 0, L_0x1b52bc0;  1 drivers
v0x1b4f1a0_0 .net *"_ivl_32", 0 0, L_0x1b53850;  1 drivers
v0x1b4f310_0 .net *"_ivl_34", 0 0, L_0x1b53960;  1 drivers
v0x1b4f3f0_0 .net *"_ivl_36", 0 0, L_0x1b266f0;  1 drivers
v0x1b4f4b0_0 .net *"_ivl_40", 0 0, L_0x1b53af0;  1 drivers
v0x1b4f590_0 .net *"_ivl_42", 0 0, L_0x1b53c10;  1 drivers
v0x1b4f670_0 .net *"_ivl_44", 0 0, L_0x1b538f0;  1 drivers
v0x1b4f730_0 .net *"_ivl_48", 0 0, L_0x1b53d80;  1 drivers
v0x1b4f810_0 .net *"_ivl_50", 0 0, L_0x1b53eb0;  1 drivers
v0x1b4f8f0_0 .net *"_ivl_52", 0 0, L_0x1b53f50;  1 drivers
v0x1b4f9b0_0 .net *"_ivl_57", 0 0, L_0x1b54290;  1 drivers
v0x1b4fa90_0 .net *"_ivl_59", 0 0, L_0x1b54330;  1 drivers
v0x1b4fb70_0 .net *"_ivl_61", 0 0, L_0x1b54480;  1 drivers
v0x1b4fc30_0 .net *"_ivl_65", 0 0, L_0x1b541f0;  1 drivers
v0x1b4fd10_0 .net *"_ivl_67", 0 0, L_0x1b54620;  1 drivers
v0x1b4fdf0_0 .net *"_ivl_68", 0 0, L_0x1b54780;  1 drivers
v0x1b4feb0_0 .net *"_ivl_7", 0 0, L_0x1b52da0;  1 drivers
v0x1b4ff90_0 .net *"_ivl_73", 0 0, L_0x1b54890;  1 drivers
v0x1b50070_0 .net *"_ivl_75", 0 0, L_0x1b54930;  1 drivers
v0x1b50150_0 .net *"_ivl_76", 0 0, L_0x1b54aa0;  1 drivers
v0x1b50210_0 .net *"_ivl_81", 0 0, L_0x1b54c00;  1 drivers
v0x1b502f0_0 .net *"_ivl_83", 0 0, L_0x1b54ca0;  1 drivers
v0x1b503d0_0 .net *"_ivl_84", 0 0, L_0x1b55230;  1 drivers
v0x1b50490_0 .net *"_ivl_9", 2 0, L_0x1b52e70;  1 drivers
v0x1b50570_0 .net *"_ivl_90", 0 0, L_0x1b55520;  1 drivers
v0x1b50650_0 .net *"_ivl_92", 0 0, L_0x1b556b0;  1 drivers
v0x1b50940_0 .net *"_ivl_93", 0 0, L_0x1b55750;  1 drivers
v0x1b50a00_0 .net "in", 3 0, v0x1b4e440_0;  alias, 1 drivers
v0x1b50ac0_0 .net "out_any", 3 1, L_0x1b54060;  alias, 1 drivers
v0x1b50ba0_0 .net "out_both", 2 0, L_0x1b536c0;  alias, 1 drivers
v0x1b50c80_0 .net "out_different", 3 0, L_0x1b55340;  alias, 1 drivers
v0x1b50d60_0 .net "shifted_in", 3 0, L_0x1b52c60;  1 drivers
v0x1b50e40_0 .net "shifted_out", 3 0, L_0x1b52f10;  1 drivers
L_0x1b52b20 .part v0x1b4e440_0, 0, 3;
L_0x1b52bc0 .part v0x1b4e440_0, 3, 1;
L_0x1b52c60 .concat [ 1 3 0 0], L_0x1b52bc0, L_0x1b52b20;
L_0x1b52da0 .part v0x1b4e440_0, 3, 1;
L_0x1b52e70 .part v0x1b4e440_0, 0, 3;
L_0x1b52f10 .concat [ 3 1 0 0], L_0x1b52e70, L_0x1b52da0;
L_0x1b53090 .part v0x1b4e440_0, 2, 1;
L_0x1b53130 .part v0x1b4e440_0, 3, 1;
L_0x1b534d0 .part v0x1b4e440_0, 1, 1;
L_0x1b53570 .part v0x1b4e440_0, 2, 1;
L_0x1b536c0 .concat8 [ 1 1 1 0], L_0x1b266f0, L_0x1b26680, L_0x1b13ca0;
L_0x1b53850 .part v0x1b4e440_0, 0, 1;
L_0x1b53960 .part v0x1b4e440_0, 1, 1;
L_0x1b53af0 .part v0x1b4e440_0, 2, 1;
L_0x1b53c10 .part v0x1b4e440_0, 1, 1;
L_0x1b53d80 .part v0x1b4e440_0, 1, 1;
L_0x1b53eb0 .part v0x1b4e440_0, 0, 1;
L_0x1b54060 .concat8 [ 1 1 1 0], L_0x1b54480, L_0x1b53f50, L_0x1b538f0;
L_0x1b54290 .part v0x1b4e440_0, 3, 1;
L_0x1b54330 .part v0x1b4e440_0, 2, 1;
L_0x1b541f0 .part v0x1b4e440_0, 3, 1;
L_0x1b54620 .part v0x1b4e440_0, 2, 1;
L_0x1b54890 .part v0x1b4e440_0, 2, 1;
L_0x1b54930 .part v0x1b4e440_0, 1, 1;
L_0x1b54c00 .part v0x1b4e440_0, 1, 1;
L_0x1b54ca0 .part v0x1b4e440_0, 0, 1;
L_0x1b55340 .concat8 [ 1 1 1 1], L_0x1b55750, L_0x1b55230, L_0x1b54aa0, L_0x1b54780;
L_0x1b55520 .part v0x1b4e440_0, 0, 1;
L_0x1b556b0 .part v0x1b4e440_0, 3, 1;
S_0x1b50fa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1b12ed0;
 .timescale -12 -12;
E_0x1af3a20 .event anyedge, v0x1b51e20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b51e20_0;
    %nor/r;
    %assign/vec4 v0x1b51e20_0, 0;
    %wait E_0x1af3a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b4dbe0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1b4e440_0, 0;
    %wait E_0x1b0cf30;
    %wait E_0x1b0c640;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1b4e440_0, 0;
    %wait E_0x1b0c640;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1b4e440_0, 0;
    %wait E_0x1b0c640;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1b4e440_0, 0;
    %wait E_0x1b0c640;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1b4e440_0, 0;
    %wait E_0x1b0c640;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1b4e440_0, 0;
    %wait E_0x1b0cf30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b4e180;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1b4e440_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b0cf30;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1b4e440_0, 0;
    %wait E_0x1b0c640;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1b4e440_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b12ed0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b51750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b51e20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b12ed0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b51750_0;
    %inv;
    %store/vec4 v0x1b51750_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b12ed0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b4e380_0, v0x1b51fb0_0, v0x1b517f0_0, v0x1b51af0_0, v0x1b51a20_0, v0x1b51950_0, v0x1b51890_0, v0x1b51c90_0, v0x1b51bc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b12ed0;
T_7 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b12ed0;
T_8 ;
    %wait E_0x1b0cab0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b51d60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
    %load/vec4 v0x1b51ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b51d60_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b51af0_0;
    %load/vec4 v0x1b51af0_0;
    %load/vec4 v0x1b51a20_0;
    %xor;
    %load/vec4 v0x1b51af0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1b51950_0;
    %load/vec4 v0x1b51950_0;
    %load/vec4 v0x1b51890_0;
    %xor;
    %load/vec4 v0x1b51950_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1b51c90_0;
    %load/vec4 v0x1b51c90_0;
    %load/vec4 v0x1b51bc0_0;
    %xor;
    %load/vec4 v0x1b51c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1b51d60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b51d60_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/gatesv/iter0/response30/top_module.sv";
