Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Apr 26 19:40:40 2018
| Host         : atishya-HP-Pavilion-Notebook running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mainBus_timing_summary_routed.rpt -rpx mainBus_timing_summary_routed.rpx
| Design       : mainBus
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: startProc (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[0]/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[1]/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[2]/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[3]/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 246 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.990     -388.167                     33                 1934        0.059        0.000                      0                 1934        4.500        0.000                       0                   901  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.990     -388.167                     33                 1934        0.059        0.000                      0                 1934        4.500        0.000                       0                   901  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack      -11.990ns,  Total Violation     -388.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.990ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.417ns  (logic 10.127ns (47.284%)  route 11.290ns (52.716%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.913    26.492    tmpDispClk
    SLICE_X37Y46         FDSE                                         r  counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y46         FDSE                                         r  counter_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y46         FDSE (Setup_fdse_C_S)       -0.429    14.502    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -26.492    
  -------------------------------------------------------------------
                         slack                                -11.990    

Slack (VIOLATED) :        -11.946ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.374ns  (logic 10.127ns (47.380%)  route 11.247ns (52.620%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.870    26.449    tmpDispClk
    SLICE_X37Y49         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -26.449    
  -------------------------------------------------------------------
                         slack                                -11.946    

Slack (VIOLATED) :        -11.946ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.374ns  (logic 10.127ns (47.380%)  route 11.247ns (52.620%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.870    26.449    tmpDispClk
    SLICE_X37Y49         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -26.449    
  -------------------------------------------------------------------
                         slack                                -11.946    

Slack (VIOLATED) :        -11.946ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.374ns  (logic 10.127ns (47.380%)  route 11.247ns (52.620%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.870    26.449    tmpDispClk
    SLICE_X37Y49         FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.503    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -26.449    
  -------------------------------------------------------------------
                         slack                                -11.946    

Slack (VIOLATED) :        -11.867ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.294ns  (logic 10.127ns (47.559%)  route 11.167ns (52.441%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.790    26.368    tmpDispClk
    SLICE_X37Y45         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.502    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -26.368    
  -------------------------------------------------------------------
                         slack                                -11.867    

Slack (VIOLATED) :        -11.851ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.281ns  (logic 10.127ns (47.587%)  route 11.154ns (52.413%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.777    26.356    tmpDispClk
    SLICE_X41Y49         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    14.505    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -26.356    
  -------------------------------------------------------------------
                         slack                                -11.851    

Slack (VIOLATED) :        -11.848ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.276ns  (logic 10.127ns (47.598%)  route 11.149ns (52.402%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.772    26.351    tmpDispClk
    SLICE_X36Y48         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.503    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -26.351    
  -------------------------------------------------------------------
                         slack                                -11.848    

Slack (VIOLATED) :        -11.848ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.276ns  (logic 10.127ns (47.598%)  route 11.149ns (52.402%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.772    26.351    tmpDispClk
    SLICE_X36Y48         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.503    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -26.351    
  -------------------------------------------------------------------
                         slack                                -11.848    

Slack (VIOLATED) :        -11.848ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.276ns  (logic 10.127ns (47.598%)  route 11.149ns (52.402%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.772    26.351    tmpDispClk
    SLICE_X36Y48         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.503    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -26.351    
  -------------------------------------------------------------------
                         slack                                -11.848    

Slack (VIOLATED) :        -11.844ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.272ns  (logic 10.127ns (47.608%)  route 11.145ns (52.392%))
  Logic Levels:           37  (CARRY4=23 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  counter_reg[7]/Q
                         net (fo=12, routed)          0.939     6.470    counter_reg[7]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  counter[0]_i_247/O
                         net (fo=1, routed)           0.000     6.594    counter[0]_i_247_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.995 r  counter_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_reg[0]_i_198_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     7.109    counter_reg[0]_i_163_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  counter_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.223    counter_reg[0]_i_115_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  counter_reg[0]_i_97/CO[3]
                         net (fo=223, routed)         1.420     8.757    tmpDispClk7
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.881 r  counter[0]_i_522/O
                         net (fo=17, routed)          1.119    10.000    tmpDispClk5[5]
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  counter[0]_i_577/O
                         net (fo=1, routed)           0.000    10.124    counter[0]_i_577_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.504 r  counter_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    10.504    counter_reg[0]_i_535_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.621 r  counter_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    10.621    counter_reg[0]_i_562_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.738 r  counter_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[0]_i_520_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.061 r  counter_reg[0]_i_475/O[1]
                         net (fo=3, routed)           0.452    11.513    counter_reg[0]_i_475_n_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    11.819 r  counter[0]_i_458/O
                         net (fo=1, routed)           0.627    12.446    counter[0]_i_458_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.850 r  counter_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.850    counter_reg[0]_i_387_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.967 r  counter_reg[0]_i_313/CO[3]
                         net (fo=1, routed)           0.000    12.967    counter_reg[0]_i_313_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.206 r  counter_reg[0]_i_241/O[2]
                         net (fo=3, routed)           0.619    13.825    counter_reg[0]_i_241_n_5
    SLICE_X43Y48         LUT3 (Prop_lut3_I2_O)        0.301    14.126 r  counter[0]_i_187/O
                         net (fo=1, routed)           0.465    14.591    counter[0]_i_187_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.989 r  counter_reg[0]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.989    counter_reg[0]_i_153_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.211 r  counter_reg[0]_i_139/O[0]
                         net (fo=7, routed)           0.644    15.855    counter_reg[0]_i_139_n_7
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.299    16.154 r  counter[0]_i_158/O
                         net (fo=1, routed)           0.000    16.154    counter[0]_i_158_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.530 r  counter_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.530    counter_reg[0]_i_105_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.647 r  counter_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    16.647    counter_reg[0]_i_184_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.970 r  counter_reg[0]_i_174/O[1]
                         net (fo=4, routed)           0.316    17.287    counter_reg[0]_i_174_n_6
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.306    17.593 r  counter[0]_i_137/O
                         net (fo=1, routed)           0.470    18.063    counter[0]_i_137_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.448 r  counter_reg[0]_i_101/CO[3]
                         net (fo=1, routed)           0.000    18.448    counter_reg[0]_i_101_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.670 r  counter_reg[0]_i_100/O[0]
                         net (fo=1, routed)           0.566    19.236    counter_reg[0]_i_100_n_7
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.299    19.535 r  counter[0]_i_39/O
                         net (fo=1, routed)           0.000    19.535    counter[0]_i_39_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.936 r  counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.936    counter_reg[0]_i_15_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.270 f  counter_reg[0]_i_74/O[1]
                         net (fo=1, routed)           0.576    20.846    counter_reg[0]_i_74_n_6
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.303    21.149 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    21.149    counter[0]_i_33_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.641 r  counter_reg[0]_i_14/CO[1]
                         net (fo=27, routed)          0.924    22.565    counter_reg[0]_i_14_n_2
    SLICE_X35Y52         LUT3 (Prop_lut3_I1_O)        0.332    22.897 r  counter[0]_i_90/O
                         net (fo=1, routed)           0.000    22.897    counter[0]_i_90_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.447 r  counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.447    counter_reg[0]_i_27_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.669 f  counter_reg[0]_i_28/O[0]
                         net (fo=1, routed)           0.447    24.117    data0[13]
    SLICE_X33Y51         LUT4 (Prop_lut4_I2_O)        0.299    24.416 f  counter[0]_i_78/O
                         net (fo=1, routed)           0.351    24.766    counter[0]_i_78_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.890 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.279    25.170    counter[0]_i_24_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.124    25.294 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.161    25.455    counter[0]_i_8_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.579 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.768    26.347    tmpDispClk
    SLICE_X37Y48         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429    14.503    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -26.347    
  -------------------------------------------------------------------
                         slack                                -11.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.695%)  route 0.161ns (53.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.553     1.436    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y25         FDSE                                         r  MemorySlave/MemInputAd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  MemorySlave/MemInputAd_reg[9]/Q
                         net (fo=2, routed)           0.161     1.738    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y5          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.866     1.994    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.679    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.799%)  route 0.160ns (53.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.556     1.439    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y22         FDSE                                         r  MemorySlave/MemInputAd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  MemorySlave/MemInputAd_reg[11]/Q
                         net (fo=2, routed)           0.160     1.740    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y4          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     1.991    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.676    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.691%)  route 0.161ns (53.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.556     1.439    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  MemorySlave/MemInputAd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MemorySlave/MemInputAd_reg[3]/Q
                         net (fo=2, routed)           0.161     1.741    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y4          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     1.991    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.676    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MasterInterfaceSwitch/hwdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/tempHwdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.779%)  route 0.259ns (58.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.558     1.441    MasterInterfaceSwitch/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  MasterInterfaceSwitch/hwdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MasterInterfaceSwitch/hwdata_reg[2]/Q
                         net (fo=2, routed)           0.259     1.841    MasterInterfaceSwitch/dataToReturn_reg[15][2]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.886 r  MasterInterfaceSwitch/tempHwdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    MemorySlave/D[2]
    SLICE_X37Y21         FDRE                                         r  MemorySlave/tempHwdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.820     1.947    MemorySlave/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  MemorySlave/tempHwdata_reg[2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.091     1.789    MemorySlave/tempHwdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MemorySlave/tempHwdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/dataToReturn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.129%)  route 0.254ns (54.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.552     1.435    MemorySlave/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  MemorySlave/tempHwdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MemorySlave/tempHwdata_reg[1]/Q
                         net (fo=5, routed)           0.254     1.853    MemorySlave/Memory/BRAM/tempHwdata_reg[15][1]
    SLICE_X44Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.898 r  MemorySlave/Memory/BRAM/dataToReturn[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    MemorySlave/tempDataToReturn[1]
    SLICE_X44Y21         FDRE                                         r  MemorySlave/dataToReturn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.822     1.949    MemorySlave/clk_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  MemorySlave/dataToReturn_reg[1]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X44Y21         FDRE (Hold_fdre_C_D)         0.091     1.791    MemorySlave/dataToReturn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MemorySlave/dataToReturn_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/dataout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.164ns (10.077%)  route 1.463ns (89.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.551     1.434    MemorySlave/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  MemorySlave/dataToReturn_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  MemorySlave/dataToReturn_reg[19]/Q
                         net (fo=1, routed)           1.463     3.062    ProcessorMaster/hrdata[19]
    SLICE_X43Y28         FDRE                                         r  ProcessorMaster/dataout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.304     1.718    clk_IBUF
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.063     1.781 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.368     2.149    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.110     2.259 r  procClk_BUFG_inst/O
                         net (fo=86, routed)          0.821     3.080    ProcessorMaster/procClk_BUFG
    SLICE_X43Y28         FDRE                                         r  ProcessorMaster/dataout_reg[19]/C
                         clock pessimism             -0.188     2.892    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.061     2.953    ProcessorMaster/dataout_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.939%)  route 0.221ns (61.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.553     1.436    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y25         FDSE                                         r  MemorySlave/MemInputAd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  MemorySlave/MemInputAd_reg[7]/Q
                         net (fo=2, routed)           0.221     1.798    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y5          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.866     1.994    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.679    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.556     1.439    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  MemorySlave/MemInputAd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MemorySlave/MemInputAd_reg[2]/Q
                         net (fo=2, routed)           0.216     1.797    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y4          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     1.991    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.676    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.311%)  route 0.218ns (60.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.556     1.439    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  MemorySlave/MemInputAd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MemorySlave/MemInputAd_reg[4]/Q
                         net (fo=2, routed)           0.218     1.798    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y4          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     1.991    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.676    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SlaveInterfaceLed/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlaveInterfaceLed/hreadyout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.557     1.440    SlaveInterfaceLed/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  SlaveInterfaceLed/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SlaveInterfaceLed/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.087     1.668    SlaveInterfaceLed/state[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.713 r  SlaveInterfaceLed/hreadyout_i_1__0/O
                         net (fo=1, routed)           0.000     1.713    SlaveInterfaceLed/hreadyout_i_1__0_n_0
    SLICE_X34Y16         FDRE                                         r  SlaveInterfaceLed/hreadyout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.824     1.951    SlaveInterfaceLed/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  SlaveInterfaceLed/hreadyout_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.121     1.574    SlaveInterfaceLed/hreadyout_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  clockDisp_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  procClk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  registers_reg[15][31]_i_4/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y16   MasterInterfaceSwitch/htrans_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y16   MasterInterfaceSwitch/hwdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y38   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y38   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y38   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y38   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y39   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y39   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y39   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y39   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y23   ProcessorMaster/Processor/Data/RFile/registers_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y39   ProcessorMaster/Processor/CONTROL/FSM/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y16   MasterInterfaceSwitch/htrans_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16   MasterInterfaceSwitch/hwdata_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y33   MasterInterfaceSwitch/hwdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y33   MasterInterfaceSwitch/hwdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y33   MasterInterfaceSwitch/hwdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y33   MasterInterfaceSwitch/hwdata_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y33   MasterInterfaceSwitch/hwdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y33   MasterInterfaceSwitch/hwdata_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y33   MasterInterfaceSwitch/hwdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y33   MasterInterfaceSwitch/hwdata_reg[13]/C



