Analysis & Synthesis report for minilab1a
Wed Jan 28 21:19:06 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |minilab1a
 13. Parameter Settings for User Entity Instance: FIFO:fifo_gen[0].input_fifo
 14. Parameter Settings for User Entity Instance: FIFO:fifo_gen[1].input_fifo
 15. Parameter Settings for User Entity Instance: MAC:mac
 16. Parameter Settings for Inferred Entity Instance: MAC:mac|lpm_mult:Mult0
 17. lpm_mult Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "MAC:mac"
 19. Port Connectivity Checks: "FIFO:fifo_gen[1].input_fifo"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 28 21:19:06 2026           ;
; Quartus Prime Version              ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name                      ; minilab1a                                       ;
; Top-level Entity Name              ; minilab1a                                       ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 332                                             ;
;     Total combinational functions  ; 212                                             ;
;     Dedicated logic registers      ; 175                                             ;
; Total registers                    ; 175                                             ;
; Total pins                         ; 67                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 1                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; minilab1a          ; minilab1a          ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; minilab1a.v                      ; yes             ; User Verilog HDL File        ; E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v     ;         ;
; mac.sv                           ; yes             ; User SystemVerilog HDL File  ; E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/mac.sv          ;         ;
; fifo.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;         ;
; aglobal251.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/aglobal251.inc                                             ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/multcore.inc                                               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; db/mult_0ls.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/db/mult_0ls.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 332                 ;
;                                             ;                     ;
; Total combinational functions               ; 212                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 165                 ;
;     -- 3 input functions                    ; 28                  ;
;     -- <=2 input functions                  ; 19                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 184                 ;
;     -- arithmetic mode                      ; 28                  ;
;                                             ;                     ;
; Total registers                             ; 175                 ;
;     -- Dedicated logic registers            ; 175                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 67                  ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 175                 ;
; Total fan-out                               ; 1462                ;
; Average fan-out                             ; 2.80                ;
+---------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                       ; Entity Name ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------+-------------+--------------+
; |minilab1a                         ; 212 (88)            ; 175 (9)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 67   ; 0            ; 0          ; |minilab1a                                                ; minilab1a   ; work         ;
;    |FIFO:fifo_gen[0].input_fifo|   ; 66 (66)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |minilab1a|FIFO:fifo_gen[0].input_fifo                    ; FIFO        ; work         ;
;    |FIFO:fifo_gen[1].input_fifo|   ; 35 (35)             ; 63 (63)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |minilab1a|FIFO:fifo_gen[1].input_fifo                    ; FIFO        ; work         ;
;    |MAC:mac|                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |minilab1a|MAC:mac                                        ; MAC         ; work         ;
;       |lpm_mult:Mult0|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |minilab1a|MAC:mac|lpm_mult:Mult0                         ; lpm_mult    ; work         ;
;          |mult_0ls:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |minilab1a|MAC:mac|lpm_mult:Mult0|mult_0ls:auto_generated ; mult_0ls    ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------+---------------------------------------------------+
; Register name                          ; Reason for Removal                                ;
+----------------------------------------+---------------------------------------------------+
; FIFO:fifo_gen[1].input_fifo|o_data[0]  ; Stuck at GND due to stuck port data_in            ;
; FIFO:fifo_gen[1].input_fifo|rd_ptr[0]  ; Merged with FIFO:fifo_gen[0].input_fifo|rd_ptr[0] ;
; FIFO:fifo_gen[1].input_fifo|wr_ptr[0]  ; Merged with FIFO:fifo_gen[0].input_fifo|wr_ptr[0] ;
; FIFO:fifo_gen[1].input_fifo|wr_ptr[3]  ; Merged with FIFO:fifo_gen[0].input_fifo|wr_ptr[3] ;
; FIFO:fifo_gen[1].input_fifo|rd_ptr[3]  ; Merged with FIFO:fifo_gen[0].input_fifo|rd_ptr[3] ;
; FIFO:fifo_gen[1].input_fifo|wr_ptr[1]  ; Merged with FIFO:fifo_gen[0].input_fifo|wr_ptr[1] ;
; FIFO:fifo_gen[1].input_fifo|rd_ptr[1]  ; Merged with FIFO:fifo_gen[0].input_fifo|rd_ptr[1] ;
; FIFO:fifo_gen[1].input_fifo|wr_ptr[2]  ; Merged with FIFO:fifo_gen[0].input_fifo|wr_ptr[2] ;
; FIFO:fifo_gen[1].input_fifo|rd_ptr[2]  ; Merged with FIFO:fifo_gen[0].input_fifo|rd_ptr[2] ;
; MAC:mac|cum_register[0]                ; Stuck at GND due to stuck port data_in            ;
; datain[1][1]                           ; Merged with datain[0][0]                          ;
; datain[1][2]                           ; Merged with datain[0][1]                          ;
; datain[1][3]                           ; Merged with datain[0][2]                          ;
; datain[1][4]                           ; Merged with datain[0][3]                          ;
; datain[1][5]                           ; Merged with datain[0][4]                          ;
; datain[1][6]                           ; Merged with datain[0][5]                          ;
; datain[1][7]                           ; Merged with datain[0][6]                          ;
; datain[0][0]                           ; Merged with FIFO:fifo_gen[0].input_fifo|wr_ptr[0] ;
; Total Number of Removed Registers = 18 ;                                                   ;
+----------------------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 175   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 55    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 150   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |minilab1a|state[1]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |minilab1a ;
+----------------+---------+------------------------------------------------+
; Parameter Name ; Value   ; Type                                           ;
+----------------+---------+------------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                                ;
; HEX_1          ; 1111001 ; Unsigned Binary                                ;
; HEX_2          ; 0100100 ; Unsigned Binary                                ;
; HEX_3          ; 0110000 ; Unsigned Binary                                ;
; HEX_4          ; 0011001 ; Unsigned Binary                                ;
; HEX_5          ; 0010010 ; Unsigned Binary                                ;
; HEX_6          ; 0000010 ; Unsigned Binary                                ;
; HEX_7          ; 1111000 ; Unsigned Binary                                ;
; HEX_8          ; 0000000 ; Unsigned Binary                                ;
; HEX_9          ; 0011000 ; Unsigned Binary                                ;
; HEX_10         ; 0001000 ; Unsigned Binary                                ;
; HEX_11         ; 0000011 ; Unsigned Binary                                ;
; HEX_12         ; 1000110 ; Unsigned Binary                                ;
; HEX_13         ; 0100001 ; Unsigned Binary                                ;
; HEX_14         ; 0000110 ; Unsigned Binary                                ;
; HEX_15         ; 0001110 ; Unsigned Binary                                ;
; OFF            ; 1111111 ; Unsigned Binary                                ;
+----------------+---------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo_gen[0].input_fifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                  ;
; DATA_WIDTH     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo_gen[1].input_fifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                  ;
; DATA_WIDTH     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAC:mac ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MAC:mac|lpm_mult:Mult0         ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8        ; Untyped             ;
; LPM_WIDTHB                                     ; 8        ; Untyped             ;
; LPM_WIDTHP                                     ; 16       ; Untyped             ;
; LPM_WIDTHR                                     ; 16       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_0ls ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; MAC:mac|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                      ;
;     -- LPM_WIDTHB                     ; 8                      ;
;     -- LPM_WIDTHP                     ; 16                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+----------------------------------------+
; Port Connectivity Checks: "MAC:mac"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; Clr  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "FIFO:fifo_gen[1].input_fifo" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; i_data[0] ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 175                         ;
;     CLR               ; 25                          ;
;     ENA               ; 120                         ;
;     ENA CLR           ; 30                          ;
; cycloneiii_lcell_comb ; 215                         ;
;     arith             ; 28                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 187                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 165                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.20                        ;
; Average LUT depth     ; 2.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Wed Jan 28 21:19:00 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off minilab1a -c minilab1a
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file minilab1a.v
    Info (12023): Found entity 1: minilab1a File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mac.sv
    Info (12023): Found entity 1: MAC File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/mac.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: FIFO File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv Line: 2
Info (12127): Elaborating entity "minilab1a" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at minilab1a.v(64): object "result" assigned a value but never read File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 64
Warning (10230): Verilog HDL assignment warning at minilab1a.v(139): truncated value with size 32 to match size of target (8) File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 139
Warning (10230): Verilog HDL assignment warning at minilab1a.v(140): truncated value with size 32 to match size of target (8) File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 140
Warning (10240): Verilog HDL Always Construct warning at minilab1a.v(123): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 123
Info (10041): Inferred latch for "datain[1][0]" at minilab1a.v(123) File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 123
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:fifo_gen[0].input_fifo" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 93
Warning (10230): Verilog HDL assignment warning at fifo.sv(22): truncated value with size 3 to match size of target (1) File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv Line: 22
Warning (10230): Verilog HDL assignment warning at fifo.sv(50): truncated value with size 32 to match size of target (4) File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv Line: 50
Warning (10230): Verilog HDL assignment warning at fifo.sv(53): truncated value with size 32 to match size of target (4) File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv Line: 53
Info (12128): Elaborating entity "MAC" for hierarchy "MAC:mac" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 109
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "FIFO:fifo_gen[0].input_fifo|fifo_mem" is uninferred due to inappropriate RAM size File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv Line: 19
    Info (276004): RAM logic "FIFO:fifo_gen[1].input_fifo|fifo_mem" is uninferred due to inappropriate RAM size File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv Line: 19
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MAC:mac|Mult0" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/mac.sv Line: 23
Info (12130): Elaborated megafunction instantiation "MAC:mac|lpm_mult:Mult0" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/mac.sv Line: 23
Info (12133): Instantiated megafunction "MAC:mac|lpm_mult:Mult0" with the following parameter: File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/mac.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf
    Info (12023): Found entity 1: mult_0ls File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/db/mult_0ls.tdf Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 25
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 25
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 25
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 25
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 25
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 25
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 25
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 22
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 29
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 29
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 29
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 29
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 29
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 29
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 29
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v Line: 29
Info (21057): Implemented 400 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 332 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Wed Jan 28 21:19:06 2026
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:10


