library IEEE;
use IEEE.std_logic_1164.all;

entity flip_flop is
	port(
		input, clock, reset: in std_logic;
		q: out std_logic
	);
end entity flip_flop;

architecture edge_triggered of flip_flop is
begin
	process (clock, reset)
	begin
		if reset = ’0’ then
			q <= ’0’;
		elsif clock’event and clock = ’1’ then
			q <= input;
		end if;
	end process;
end architecture edge_triggered;