{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668853817401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668853817433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 11:30:17 2022 " "Processing started: Sat Nov 19 11:30:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668853817433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668853817433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Slozeni -c Slozeni " "Command: quartus_map --read_settings_files=on --write_settings_files=off Slozeni -c Slozeni" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668853817433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668853819138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668853819138 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Slozeni.vhdl(23) " "VHDL syntax error at Slozeni.vhdl(23) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Slozeni.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe4/Slozeni sistem/Slozeni.vhdl" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668853850669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"sSHREG\";  expecting \"then\" Slozeni.vhdl(39) " "VHDL syntax error at Slozeni.vhdl(39) near text \"sSHREG\";  expecting \"then\"" {  } { { "Slozeni.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe4/Slozeni sistem/Slozeni.vhdl" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668853850669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement Slozeni.vhdl(40) " "VHDL syntax error at Slozeni.vhdl(40) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "Slozeni.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe4/Slozeni sistem/Slozeni.vhdl" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668853850669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" Slozeni.vhdl(44) " "VHDL syntax error at Slozeni.vhdl(44) near text \"if\";  expecting \"process\"" {  } { { "Slozeni.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe4/Slozeni sistem/Slozeni.vhdl" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668853850669 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" Slozeni.vhdl(56) " "VHDL syntax error at Slozeni.vhdl(56) near text \"end\";  expecting \";\"" {  } { { "Slozeni.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/vezbe4/Slozeni sistem/Slozeni.vhdl" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668853850669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slozeni.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file slozeni.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668853850675 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668853850952 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 19 11:30:50 2022 " "Processing ended: Sat Nov 19 11:30:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668853850952 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668853850952 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668853850952 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668853850952 ""}
