\doxysubsection{CMSIS Core Register}
\hypertarget{group___c_m_s_i_s__core__register}{}\label{group___c_m_s_i_s__core__register}\index{CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e}{CMSIS Core}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}~(0x\+E000\+E000\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}~(0x\+E0000000\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}}~(0x\+E000\+EDF0\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0010\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0100\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D00\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga9fe0cd2eef83a8adad94490d9ecca63f}{SCn\+SCB}}~((\mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}}    \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}~((\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de}{Sys\+Tick}}~((\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}}   \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}  )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}~((\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}}      \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}     )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43}{ITM}}~((\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gab6e30a2b802d9021619dbb0be7f5d63d}{Core\+Debug}}~((\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D90\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaad8182e72fe5037a6ba1eb65a1554e0b}{MPU}}~((\mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28}{FPU\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+F30\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gabc7c93f2594e85ece1e1a24f10591428}{FPU}}~((\mbox{\hyperlink{struct_f_p_u___type}{FPU\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28}{FPU\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~0x5\+AA55\+AA5
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
Core Register contain\+:
\begin{DoxyItemize}
\item Core Register
\item Core NVIC Register
\item Core SCB Register
\item Core Sys\+Tick Register
\item Core Debug Register
\item Core MPU Register
\item Core FPU Register 
\end{DoxyItemize}

\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___c_m_s_i_s__core__register_gab6e30a2b802d9021619dbb0be7f5d63d}\index{CMSIS Core Register@{CMSIS Core Register}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{CoreDebug}{CoreDebug}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gab6e30a2b802d9021619dbb0be7f5d63d} 
\#define Core\+Debug~((\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}})}

Core Debug configuration struct ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00992}{992}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b}\index{CMSIS Core Register@{CMSIS Core Register}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{CoreDebug\_BASE}{CoreDebug\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b} 
\#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00982}{982}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gabc7c93f2594e85ece1e1a24f10591428}\index{CMSIS Core Register@{CMSIS Core Register}!FPU@{FPU}}
\index{FPU@{FPU}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{FPU}{FPU}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gabc7c93f2594e85ece1e1a24f10591428} 
\#define FPU~((\mbox{\hyperlink{struct_f_p_u___type}{FPU\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28}{FPU\+\_\+\+BASE}}      )}

Floating Point Unit ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01001}{1001}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28}\index{CMSIS Core Register@{CMSIS Core Register}!FPU\_BASE@{FPU\_BASE}}
\index{FPU\_BASE@{FPU\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{FPU\_BASE}{FPU\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga4dcad4027118c098c07bcd575f1fbb28} 
\#define FPU\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+F30\+UL)}

Floating Point Unit ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01000}{1000}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43}\index{CMSIS Core Register@{CMSIS Core Register}!ITM@{ITM}}
\index{ITM@{ITM}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM}{ITM}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43} 
\#define ITM~((\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}      )}

ITM configuration struct ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00991}{991}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e}\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM\_BASE}{ITM\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e} 
\#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00981}{981}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5}

value identifying ITM\+\_\+\+Rx\+Buffer is ready for next character 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01307}{1307}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gaad8182e72fe5037a6ba1eb65a1554e0b}\index{CMSIS Core Register@{CMSIS Core Register}!MPU@{MPU}}
\index{MPU@{MPU}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{MPU}{MPU}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaad8182e72fe5037a6ba1eb65a1554e0b} 
\#define MPU~((\mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}}      )}

Memory Protection Unit ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00996}{996}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571}\index{CMSIS Core Register@{CMSIS Core Register}!MPU\_BASE@{MPU\_BASE}}
\index{MPU\_BASE@{MPU\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{MPU\_BASE}{MPU\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaa0805ccd2bc4e42d63adb0618d2af571} 
\#define MPU\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D90\+UL)}

Memory Protection Unit ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00995}{995}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC}{NVIC}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17} 
\#define NVIC~((\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}}      \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}     )}

NVIC configuration struct ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00990}{990}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d}\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{NVIC\_BASE}{NVIC\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d} 
\#define NVIC\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0100\+UL)}

NVIC Base Address ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00984}{984}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}\index{CMSIS Core Register@{CMSIS Core Register}!SCB@{SCB}}
\index{SCB@{SCB}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SCB}{SCB}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01} 
\#define SCB~((\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}      )}

SCB configuration struct ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00988}{988}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}\index{CMSIS Core Register@{CMSIS Core Register}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SCB\_BASE}{SCB\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd} 
\#define SCB\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D00\+UL)}

System Control Block Base Address ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00985}{985}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_ga9fe0cd2eef83a8adad94490d9ecca63f}\index{CMSIS Core Register@{CMSIS Core Register}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SCnSCB}{SCnSCB}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga9fe0cd2eef83a8adad94490d9ecca63f} 
\#define SCn\+SCB~((\mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}}    \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}      )}

System control Register not in SCB 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00987}{987}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}\index{CMSIS Core Register@{CMSIS Core Register}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SCS\_BASE}{SCS\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770} 
\#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00980}{980}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de}\index{CMSIS Core Register@{CMSIS Core Register}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SysTick}{SysTick}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de} 
\#define Sys\+Tick~((\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}}   \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}  )}

Sys\+Tick configuration struct ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00989}{989}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646}\index{CMSIS Core Register@{CMSIS Core Register}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{SysTick\_BASE}{SysTick\_BASE}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646} 
\#define Sys\+Tick\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0010\+UL)}

Sys\+Tick Base Address ~\newline
 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00983}{983}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.



\doxysubsubsection{Variable Documentation}
\Hypertarget{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8} 
volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

external variable to receive characters ~\newline
 