[{"name":"吳昭正","email":"ccwu@ntut.edu.tw","latestUpdate":"2021-09-06 12:52:32","objective":"布林代數與邏輯閘，組合邏輯，算術演算邏輯，同步循序邏輯，演繹狀態機，非同步循序邏輯。","schedule":"Week 1. Introduction\nWeek 2. Boolean Algebra &amp; Logical Gates (I)\nWeek 3. Boolean Algebra &amp; Logical Gates (II)\nWeek 4. Minterm and Maxterm Expansions\nWeek 5. Karnaugh Maps\nWeek 6. Quine-McClusky Method\nWeek 7. Multi-Level Gate Circuits\nWeek 8. Combinational Circuit Design and Simulation Using Gates\nWeek 9. Midterm Exam\nWeek 10. Multiplexers, Decoders, and Programmable Logic Devices\nWeek 11. Latches and Flip-Flops (I)\nWeek 12. Latches and Flip-Flops (II)\nWeek 13. Registers and Counters (I)\nWeek 14. Registers and Counters (II)\nWeek 15. Analysis of Clocked Sequential Circuits\nWeek 16. Derivation of State Graphs and Tables (I)\nWeek 17. Derivation of State Graphs and Tables (II)\nWeek 18. Final Exam","scorePolicy":"Homework exams 30%\nMidterm 30%\nFinal 30%\nAttendance 10%\nClass Participation 10%","materials":"Textbook: Fundamentals of Logic Design, 7th Edition, by Charles H. Roth, Jr. &amp; Larry L. Kinney, Cengage, 2013","foreignLanguageTextbooks":true,"covid19":{"lv2Description":null,"courseScoreMethod":"期中考、期末考採實體紙筆測驗","courseInfo":"本課程於遠距教學期間，依照表定時間上課，教材將由Google Classroom進行發布，連結如下：\nhttps://classroom.google.com/c/MjI2NTc3NDY1ODE1?cjc=ev6rmjs","courseURL":"https://bigbluebutton.ee.ntut.edu.tw/b/cha-97k-0cg-ffl","contactInfo":"電子郵件：ccwu@ntut.edu.tw\n研究室分機：2182\n位置：綜合科館219-1室\nOffice Hours：週二 15:00 - 16:00、週四 18:00 - 21:00，請先email預約時間。","additionalInfo":null,"lv2Method":"遠距上課"}}]
