

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>PoC.mem.sdram.ctrl_phy_s3esk &mdash; The PoC-Library 2.2.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=55b73dce" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/theme.css?v=9edc463e" />
      <link rel="stylesheet" type="text/css" href="../../../_static/graphviz.css?v=4ae1632d" />
      <link rel="stylesheet" type="text/css" href="../../../_static/copybutton.css?v=76b2166b" />
      <link rel="stylesheet" type="text/css" href="../../../_static/sphinx-design.min.css?v=95c83b7e" />
      <link rel="stylesheet" type="text/css" href="../../../_static/sphinx-reports.089ed2e62f89368aa21ac7591d90c12a.css?v=83177741" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/override.css?v=909d6fac" />

  
    <link rel="shortcut icon" href="../../../_static/The-PoC-Library-FavIcon.png"/>
      <script src="../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../_static/documentation_options.js?v=b21de401"></script>
      <script src="../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../../../_static/clipboard.min.js?v=a7894cd8"></script>
      <script src="../../../_static/copybutton.js?v=f281be69"></script>
      <script src="../../../_static/design-tabs.js?v=f930bc37"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="PoC.misc" href="../../misc/index.html" />
    <link rel="prev" title="PoC.mem.sdram.ctrl_s3esk" href="sdram_ctrl_s3esk.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../index.html">
            
              <img src="../../../_static/The-PoC-Library-Icon.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../WhatIsPoC/index.html">What is PoC?</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../QuickStart.html">Quick Start Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../GetInvolved/index.html">Get Involved</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/Licenses/License.html">Apache License 2.0</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/Licenses/Doc-License.html">Creative Commons Attribution 4.0 International</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">General</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../UsingPoC/index.html">Using PoC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Interfaces/index.html">IP Core Interfaces</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Miscelaneous/ThirdParty.html">Third Party Libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ConstraintFiles/index.html">Constraint Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ToolChains/index.html">Tool Chain Specifics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Examples/index.html">Examples</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">IP Cores</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../alt/index.html">PoC.alt.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../arith/index.html">PoC.arith.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../bus/index.html">PoC.bus.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../cache/index.html">PoC.cache.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../comm/index.html">PoC.comm.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dstruct/index.html">PoC.dstruct.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fifo/index.html">PoC.fifo.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../io/index.html">PoC.io.*</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">PoC.mem.*</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../mem.pkg.html">Package</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lut/index.html">lut</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ocram/index.html">ocram</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ocrom/index.html">ocrom</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">sdram</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="sdram_ctrl_fsm.html">sdram_ctrl_fsm</a></li>
<li class="toctree-l3"><a class="reference internal" href="sdram_ctrl_de0.html">sdram_ctrl_de0</a></li>
<li class="toctree-l3"><a class="reference internal" href="sdram_ctrl_phy_de0.html">sdram_ctrl_phy_de0</a></li>
<li class="toctree-l3"><a class="reference internal" href="sdram_ctrl_s3esk.html">sdram_ctrl_s3esk</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">sdram_ctrl_phy_s3esk</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#clock-and-reset-signals">Clock and Reset Signals</a></li>
<li class="toctree-l4"><a class="reference internal" href="#operation">Operation</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../misc/index.html">PoC.misc.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../net/index.html">PoC.net.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../sort/index.html">PoC.sort.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../sync/index.html">PoC.sync.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xil/index.html">PoC.xil.*</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../common/components.html">PoC.components</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../common/context.html">PoC.context</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../common/config.html">PoC.config</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../common/fileio.html">PoC.fileio</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../common/math.html">PoC.math</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../common/strings.html">PoC.strings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../common/utils.html">PoC.utils</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../common/vectors.html">PoC.vectors</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">References and Reports</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../unittests/index.html">Unittest Summary Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../unittests/index.html#osvvm-libraries-build-report">OSVVM Libraries Build Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/CommandReference.html">Command Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/Database.html">IP Core Database</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../PyInfrastructure/index.html">Python Infrastructure</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/more.html">More ...</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../ChangeLog/index.html">Change Log</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Glossary.html">Glossary</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../genindex.html">Index</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">The PoC-Library</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">PoC.mem</a></li>
          <li class="breadcrumb-item"><a href="index.html">PoC.mem.sdram</a></li>
      <li class="breadcrumb-item active">PoC.mem.sdram.ctrl_phy_s3esk</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/IPCores/mem/sdram/sdram_ctrl_phy_s3esk.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="poc-mem-sdram-ctrl-phy-s3esk">
<span id="ip-sdram-ctrl-phy-s3esk"></span><h1>PoC.mem.sdram.ctrl_phy_s3esk<a class="headerlink" href="#poc-mem-sdram-ctrl-phy-s3esk" title="Link to this heading"></a></h1>
<aside class="sidebar">
<p class="sidebar-title">GitHub Links</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/src/mem/sdram/sdram_ctrl_phy_s3esk.vhdl"><img alt="Source Code on GitHub" src="../../../_images/GitHub-Mark-32px.png" style="width: 12.8px; height: 12.8px;" /></a> <a class="extlink-pocsrc reference external" href="https://github.com/VHDL/The PoC-Library/blob/master/src/mem/sdram/sdram_ctrl_phy_s3esk.vhdl?ts=2">Sourcecode</a></p></li>
<li><p><a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/tb/mem/sdram/sdram_ctrl_phy_s3esk_tb.vhdl"><img alt="Source Code on GitHub" src="../../../_images/GitHub-Mark-32px.png" style="width: 12.8px; height: 12.8px;" /></a> <a class="extlink-poctb reference external" href="https://github.com/VHDL/The PoC-Library/blob/master/tb/mem/sdram/sdram_ctrl_phy_s3esk_tb.vhdl?ts=2">Testbench</a></p></li>
</ul>
</aside>
<p>Physical layer used by module <a class="reference internal" href="sdram_ctrl_s3esk.html#ip-sdram-ctrl-s3esk"><span class="std std-ref">sdram_ctrl_s3esk</span></a>.</p>
<p>Instantiates input and output buffer components and adjusts the timing for
the Spartan-3E Starter Kit Board.</p>
<section id="clock-and-reset-signals">
<h2>Clock and Reset Signals<a class="headerlink" href="#clock-and-reset-signals" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>Base clock for command and write data path.</p></td>
</tr>
<tr class="row-odd"><td><p>clk_n</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">clk</span></code> phase shifted by 180 degrees.</p></td>
</tr>
<tr class="row-even"><td><p>clk90</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">clk</span></code> phase shifted by  90 degrees.</p></td>
</tr>
<tr class="row-odd"><td><p>clk90_n</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">clk</span></code> phase shifted by 270 degrees.</p></td>
</tr>
<tr class="row-even"><td><p>clk_fb
(on PCB)</p></td>
<td><p>Driven by external feedback (sd_ck_fb) of DDR-SDRAM clock
(sd_ck_p). Actually unused, just referenced below.</p></td>
</tr>
<tr class="row-odd"><td><p>clk_fb90</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">clk_fb</span></code> phase shifted by 90 degrees.</p></td>
</tr>
<tr class="row-even"><td><p>clk_fb90_n</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">clk_fb</span></code> phase shifted by 270 degrees.</p></td>
</tr>
<tr class="row-odd"><td><p>rst</p></td>
<td><p>Reset for <code class="docutils literal notranslate"><span class="pre">clk</span></code>.</p></td>
</tr>
<tr class="row-even"><td><p>rst180</p></td>
<td><p>Reset for <code class="docutils literal notranslate"><span class="pre">clk_n</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>rst90</p></td>
<td><p>Reset for <code class="docutils literal notranslate"><span class="pre">clk90</span></code>.</p></td>
</tr>
<tr class="row-even"><td><p>rst270</p></td>
<td><p>Reset for <code class="docutils literal notranslate"><span class="pre">clk270</span></code>.</p></td>
</tr>
<tr class="row-odd"><td><p>rst_fb90</p></td>
<td><p>Reset for <code class="docutils literal notranslate"><span class="pre">clk_fb90</span></code>.</p></td>
</tr>
<tr class="row-even"><td><p>rst_fb90_n</p></td>
<td><p>Reset for <code class="docutils literal notranslate"><span class="pre">clk_fb90_n</span></code>.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="operation">
<h2>Operation<a class="headerlink" href="#operation" title="Link to this heading"></a></h2>
<p>Command signals and write data are sampled with the rising edge of <code class="docutils literal notranslate"><span class="pre">clk</span></code>.</p>
<p>Read data is aligned with <code class="docutils literal notranslate"><span class="pre">clk_fb90_n</span></code>. Either process data in this clock
domain, or connect a FIFO to transfer data into another clock domain of your
choice.  This FIFO should capable of storing at least one burst (size BL/2)
+ start of next burst (size 1).</p>
<p>Write and read enable (<code class="docutils literal notranslate"><span class="pre">wren_nxt</span></code>, <code class="docutils literal notranslate"><span class="pre">rden_nxt</span></code>) must be hold for:</p>
<ul class="simple">
<li><p>1 clock cycle  if BL = 2,</p></li>
<li><p>2 clock cycles if BL = 4, or</p></li>
<li><p>4 clock cycles if BL = 8.</p></li>
</ul>
<p>They must be first asserted with the read and write command. Proper delay is
included in this unit.</p>
<p>The first word to write must be asserted with the write command. Proper
delay is included in this unit.</p>
<p>The SDRAM clock is regenerated in this module. The following timing is
chosen for minimum latency (should work up to 100 MHz):</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">rising_edge(clk90)</span></code>   triggers <code class="docutils literal notranslate"><span class="pre">rising_edge(sd_ck_p)</span></code>,</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">rising_edge(clk90_n)</span></code> triggers <code class="docutils literal notranslate"><span class="pre">falling_edge(sd_ck_p)</span></code>.</p></li>
</ul>
<p>XST options: Disable equivalent register removal.</p>
<p>Synchronous resets are used. Reset must be hold for at least two cycles.</p>
<p class="rubric">Entity Declaration:</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="k">entity</span><span class="w"> </span><span class="nc">sdram_ctrl_phy_s3esk</span><span class="w"> </span><span class="k">is</span>
<span class="linenos"> 2</span><span class="w">  </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 3</span><span class="w">    </span><span class="n">clk</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos"> 4</span><span class="w">    </span><span class="n">clk_n</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos"> 5</span><span class="w">    </span><span class="n">clk90</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos"> 6</span><span class="w">    </span><span class="n">clk90_n</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos"> 7</span><span class="w">    </span><span class="n">rst</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos"> 8</span><span class="w">    </span><span class="n">rst90</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos"> 9</span><span class="w">    </span><span class="n">rst180</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">10</span><span class="w">    </span><span class="n">rst270</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">11</span>
<span class="linenos">12</span><span class="w">    </span><span class="n">clk_fb90</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">13</span><span class="w">    </span><span class="n">clk_fb90_n</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">14</span><span class="w">    </span><span class="n">rst_fb90</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">15</span><span class="w">    </span><span class="n">rst_fb270</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">16</span>
<span class="linenos">17</span><span class="w">    </span><span class="n">sd_cke_nxt</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">18</span><span class="w">    </span><span class="n">sd_cs_nxt</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">19</span><span class="w">    </span><span class="n">sd_ras_nxt</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">20</span><span class="w">    </span><span class="n">sd_cas_nxt</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">21</span><span class="w">    </span><span class="n">sd_we_nxt</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">22</span><span class="w">    </span><span class="n">sd_ba_nxt</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">23</span><span class="w">    </span><span class="n">sd_a_nxt</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">12</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">24</span>
<span class="linenos">25</span><span class="w">    </span><span class="n">wren_nxt</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">26</span><span class="w">    </span><span class="n">wdata_nxt</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">27</span>
<span class="linenos">28</span><span class="w">    </span><span class="n">rden_nxt</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">29</span><span class="w">    </span><span class="n">rdata</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">30</span><span class="w">    </span><span class="n">rstb</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">31</span>
<span class="linenos">32</span><span class="w">    </span><span class="n">sd_ck_p</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">33</span><span class="w">    </span><span class="n">sd_ck_n</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">34</span><span class="w">    </span><span class="n">sd_cke</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">35</span><span class="w">    </span><span class="n">sd_cs</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">36</span><span class="w">    </span><span class="n">sd_ras</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">37</span><span class="w">    </span><span class="n">sd_cas</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">38</span><span class="w">    </span><span class="n">sd_we</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">39</span><span class="w">    </span><span class="n">sd_ba</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">40</span><span class="w">    </span><span class="n">sd_a</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">12</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">41</span><span class="w">    </span><span class="n">sd_ldqs</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">42</span><span class="w">    </span><span class="n">sd_udqs</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w">   </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">43</span><span class="w">    </span><span class="n">sd_dq</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">inout</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">15</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">));</span>
<span class="linenos">44</span>
<span class="linenos">45</span><span class="k">end</span><span class="w"> </span><span class="nc">sdram_ctrl_phy_s3esk</span><span class="p">;</span>
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="sdram_ctrl_s3esk.html" class="btn btn-neutral float-left" title="PoC.mem.sdram.ctrl_s3esk" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../misc/index.html" class="btn btn-neutral float-right" title="PoC.misc" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2007-2016 Technische Universitaet Dresden - Germany, Chair of VLSI-Design, Diagnostics and Architecture.
      <span class="lastupdated">Last updated on 17.02.2026.
      </span></p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>