// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="convolution_filter,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=41.666668,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=22.639563,HLS_SYN_LAT=310598,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=2057,HLS_SYN_LUT=5467}" *)

module convolution_filter (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_img_V_TDATA,
        in_img_V_TVALID,
        in_img_V_TREADY,
        out_img_V_TDATA,
        out_img_V_TVALID,
        out_img_V_TREADY,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP
);

parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st31_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv64_31 = 64'b110001;
parameter    ap_const_lv64_32 = 64'b110010;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv19_4BD29 = 19'b1001011110100101001;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv10_283 = 10'b1010000011;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv19_31 = 19'b110001;
parameter    ap_const_lv19_32 = 19'b110010;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv32_2 = 32'b10;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_img_V_TDATA;
input   in_img_V_TVALID;
output   in_img_V_TREADY;
output  [7:0] out_img_V_TDATA;
output   out_img_V_TVALID;
input   out_img_V_TREADY;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_img_V_TREADY;
reg out_img_V_TVALID;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
reg   [5:0] kernel_config_V_address0;
reg    kernel_config_V_ce0;
wire   [7:0] kernel_config_V_q0;
reg   [7:0] window_V_0_6;
reg   [7:0] window_V_1_6;
reg   [7:0] window_V_2_6;
reg   [7:0] window_V_3_6;
reg   [7:0] window_V_4_6;
reg   [7:0] window_V_5_6;
reg   [7:0] window_V_6_6;
reg  signed [7:0] kern_sum_V;
reg   [7:0] kern_off_V;
reg   [7:0] window_V_0_1;
reg   [7:0] window_V_0_2;
reg   [7:0] window_V_0_3;
reg   [7:0] window_V_0_4;
reg   [7:0] window_V_0_5;
reg   [7:0] window_V_1_1;
reg   [7:0] window_V_1_2;
reg   [7:0] window_V_1_3;
reg   [7:0] window_V_1_4;
reg   [7:0] window_V_1_5;
reg   [7:0] window_V_2_1;
reg   [7:0] window_V_2_2;
reg   [7:0] window_V_2_3;
reg   [7:0] window_V_2_4;
reg   [7:0] window_V_2_5;
reg   [7:0] window_V_3_1;
reg   [7:0] window_V_3_2;
reg   [7:0] window_V_3_3;
reg   [7:0] window_V_3_4;
reg   [7:0] window_V_3_5;
reg   [7:0] window_V_4_1;
reg   [7:0] window_V_4_2;
reg   [7:0] window_V_4_3;
reg   [7:0] window_V_4_4;
reg   [7:0] window_V_4_5;
reg   [7:0] window_V_5_1;
reg   [7:0] window_V_5_2;
reg   [7:0] window_V_5_3;
reg   [7:0] window_V_5_4;
reg   [7:0] window_V_5_5;
reg   [7:0] window_V_6_1;
reg   [7:0] window_V_6_2;
reg   [7:0] window_V_6_3;
reg   [7:0] window_V_6_4;
reg   [7:0] window_V_6_5;
wire   [9:0] line_buffer_V_0_address0;
reg    line_buffer_V_0_ce0;
wire   [7:0] line_buffer_V_0_q0;
reg    line_buffer_V_0_ce1;
reg    line_buffer_V_0_we1;
wire   [9:0] line_buffer_V_1_address0;
reg    line_buffer_V_1_ce0;
wire   [7:0] line_buffer_V_1_q0;
reg    line_buffer_V_1_ce1;
reg    line_buffer_V_1_we1;
wire   [9:0] line_buffer_V_2_address0;
reg    line_buffer_V_2_ce0;
wire   [7:0] line_buffer_V_2_q0;
reg    line_buffer_V_2_ce1;
reg    line_buffer_V_2_we1;
wire   [9:0] line_buffer_V_3_address0;
reg    line_buffer_V_3_ce0;
wire   [7:0] line_buffer_V_3_q0;
reg    line_buffer_V_3_ce1;
reg    line_buffer_V_3_we1;
wire   [9:0] line_buffer_V_4_address0;
reg    line_buffer_V_4_ce0;
wire   [7:0] line_buffer_V_4_q0;
reg    line_buffer_V_4_ce1;
reg    line_buffer_V_4_we1;
wire   [9:0] line_buffer_V_5_address0;
reg    line_buffer_V_5_ce0;
wire   [7:0] line_buffer_V_5_q0;
wire   [9:0] line_buffer_V_5_address1;
reg    line_buffer_V_5_ce1;
reg    line_buffer_V_5_we1;
reg  signed [7:0] kernel_V_0_0;
reg  signed [7:0] kernel_V_0_1;
reg  signed [7:0] kernel_V_0_2;
reg  signed [7:0] kernel_V_0_3;
reg  signed [7:0] kernel_V_0_4;
reg  signed [7:0] kernel_V_0_5;
reg  signed [7:0] kernel_V_0_6;
reg  signed [7:0] kernel_V_1_0;
reg  signed [7:0] kernel_V_1_1;
reg  signed [7:0] kernel_V_1_2;
reg  signed [7:0] kernel_V_1_3;
reg  signed [7:0] kernel_V_1_4;
reg  signed [7:0] kernel_V_1_5;
reg  signed [7:0] kernel_V_1_6;
reg  signed [7:0] kernel_V_2_0;
reg  signed [7:0] kernel_V_2_1;
reg  signed [7:0] kernel_V_2_2;
reg  signed [7:0] kernel_V_2_3;
reg  signed [7:0] kernel_V_2_4;
reg  signed [7:0] kernel_V_2_5;
reg  signed [7:0] kernel_V_2_6;
reg  signed [7:0] kernel_V_3_0;
reg  signed [7:0] kernel_V_3_1;
reg  signed [7:0] kernel_V_3_2;
reg  signed [7:0] kernel_V_3_3;
reg  signed [7:0] kernel_V_3_4;
reg  signed [7:0] kernel_V_3_5;
reg  signed [7:0] kernel_V_3_6;
reg  signed [7:0] kernel_V_4_0;
reg  signed [7:0] kernel_V_4_1;
reg  signed [7:0] kernel_V_4_2;
reg  signed [7:0] kernel_V_4_3;
reg  signed [7:0] kernel_V_4_4;
reg  signed [7:0] kernel_V_4_5;
reg  signed [7:0] kernel_V_4_6;
reg  signed [7:0] kernel_V_5_0;
reg  signed [7:0] kernel_V_5_1;
reg  signed [7:0] kernel_V_5_2;
reg  signed [7:0] kernel_V_5_3;
reg  signed [7:0] kernel_V_5_4;
reg  signed [7:0] kernel_V_5_5;
reg  signed [7:0] kernel_V_5_6;
reg  signed [7:0] kernel_V_6_0;
reg  signed [7:0] kernel_V_6_1;
reg  signed [7:0] kernel_V_6_2;
reg  signed [7:0] kernel_V_6_3;
reg  signed [7:0] kernel_V_6_4;
reg  signed [7:0] kernel_V_6_5;
reg  signed [7:0] kernel_V_6_6;
reg    in_img_V_TDATA_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_206;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
reg    ap_reg_ppiten_pp0_it22;
reg    ap_reg_ppiten_pp0_it23;
reg    ap_reg_ppiten_pp0_it24;
reg    ap_reg_ppiten_pp0_it25;
reg    ap_reg_ppiten_pp0_it26;
reg    ap_reg_ppiten_pp0_it27;
reg    ap_reg_ppiten_pp0_it28;
wire   [0:0] exitcond_flatten_fu_594_p2;
wire   [0:0] or_cond_fu_811_p2;
reg    out_img_V_TDATA_blk_n;
reg   [0:0] or_cond1_reg_3358;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27;
reg   [18:0] indvar_flatten_reg_488;
reg   [8:0] row_reg_499;
reg   [9:0] col_reg_510;
reg   [0:0] exitcond_flatten_reg_3265;
reg    ap_sig_332;
reg    ap_sig_ioackin_out_img_V_TREADY;
wire   [18:0] indvar_flatten_next_fu_600_p2;
wire   [9:0] col_mid2_fu_612_p3;
reg   [9:0] col_mid2_reg_3274;
wire   [8:0] p_shl_cast_mid2_v_v_v_fu_626_p3;
reg   [8:0] p_shl_cast_mid2_v_v_v_reg_3279;
wire   [0:0] tmp_4_fu_714_p2;
reg   [0:0] tmp_4_reg_3284;
wire   [0:0] tmp_6_fu_720_p2;
reg   [0:0] tmp_6_reg_3288;
wire   [0:0] tmp_8_fu_726_p2;
reg   [0:0] tmp_8_reg_3292;
wire   [2:0] tmp_63_fu_771_p1;
reg   [2:0] tmp_63_reg_3301;
wire   [2:0] tmp_64_fu_775_p1;
reg   [2:0] tmp_64_reg_3305;
wire   [0:0] tmp_10_fu_795_p2;
reg   [0:0] tmp_10_reg_3309;
reg   [9:0] line_buffer_V_0_addr_reg_3313;
reg   [9:0] line_buffer_V_1_addr_reg_3319;
reg   [9:0] line_buffer_V_2_addr_reg_3325;
reg   [9:0] line_buffer_V_3_addr_reg_3331;
reg   [9:0] line_buffer_V_4_addr_reg_3337;
reg   [0:0] or_cond_reg_3348;
reg   [7:0] in_temp_V_reg_3352;
wire   [0:0] or_cond1_fu_829_p2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter1;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter3;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter4;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter5;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter6;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter8;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter9;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter10;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter11;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter12;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter13;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter14;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter15;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter16;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter17;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter18;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter19;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter20;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter21;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter22;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter23;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter24;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter25;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_3358_pp0_iter26;
wire   [9:0] col_1_fu_835_p2;
reg   [7:0] in_temp_V_1_load_reg_3367;
reg   [7:0] window_V_5_6_loc_1_load_reg_3373;
reg   [7:0] window_V_4_6_loc_1_load_reg_3379;
reg   [7:0] window_V_3_6_loc_1_load_reg_3385;
reg   [7:0] window_V_2_6_loc_1_load_reg_3391;
reg   [7:0] window_V_1_6_loc_1_load_reg_3397;
reg   [7:0] window_V_0_6_loc_1_load_reg_3403;
reg   [7:0] kern_off_V_load_reg_3409;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter3;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter4;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter5;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter6;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter7;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter8;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter9;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter10;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter11;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter12;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter13;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter14;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter15;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter16;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter17;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter18;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter19;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter20;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter21;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter22;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter23;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter24;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter25;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter26;
reg   [7:0] ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter27;
reg   [8:0] row_phi_fu_503_p4;
wire   [63:0] tmp_s_fu_766_p1;
wire   [63:0] tmp_11_fu_801_p1;
wire   [63:0] tmp_12_fu_1234_p1;
reg   [31:0] convolution_filter_ap_int_ap_1_fu_308;
wire   [31:0] tmp_3_fu_779_p2;
reg   [31:0] convolution_mulfilter_ap_int_ap_fu_312;
wire   [31:0] sel_SEBB_fu_750_p3;
reg   [7:0] in_temp_V_1_fu_316;
reg   [7:0] window_V_5_6_loc_1_fu_320;
reg   [7:0] window_V_4_6_loc_1_fu_324;
reg   [7:0] window_V_3_6_loc_1_fu_328;
reg   [7:0] window_V_2_6_loc_1_fu_332;
reg   [7:0] window_V_1_6_loc_1_fu_336;
reg   [7:0] window_V_0_6_loc_1_fu_340;
reg    ap_reg_ioackin_out_img_V_TREADY;
wire   [0:0] exitcond_fu_606_p2;
wire   [8:0] row_s_fu_620_p2;
wire   [17:0] p_shl_cast_mid2_v_fu_634_p3;
wire   [0:0] tmp_1_mid1_fu_654_p2;
wire   [0:0] tmp_1_fu_660_p2;
wire   [0:0] tmp_2_mid1_fu_674_p2;
wire   [0:0] tmp_2_fu_680_p2;
wire   [15:0] col_cast_fu_694_p1;
wire   [15:0] p_shl1_mid2_fu_646_p3;
wire   [15:0] tmp1_fu_698_p2;
wire   [18:0] p_shl_cast_mid2_fu_642_p1;
wire   [18:0] tmp1_cast_fu_704_p1;
wire   [18:0] iteration_fu_708_p2;
wire   [0:0] tmp_5_fu_738_p2;
wire   [31:0] tmp_7_fu_744_p2;
wire   [31:0] sel_SEBB1_fu_758_p3;
wire   [0:0] tmp_1_mid2_fu_666_p3;
wire   [0:0] tmp_2_mid2_fu_686_p3;
wire   [0:0] tmp_13_fu_823_p2;
wire   [7:0] r_V_s_fu_1626_p1;
wire   [15:0] r_V_s_fu_1626_p2;
wire   [7:0] r_V_2_0_1_fu_1648_p1;
wire   [15:0] r_V_2_0_1_fu_1648_p2;
wire   [7:0] r_V_2_0_2_fu_1670_p1;
wire   [15:0] r_V_2_0_2_fu_1670_p2;
wire   [7:0] r_V_2_0_3_fu_1692_p1;
wire   [15:0] r_V_2_0_3_fu_1692_p2;
wire   [7:0] r_V_2_0_4_fu_1714_p1;
wire   [15:0] r_V_2_0_4_fu_1714_p2;
wire   [7:0] r_V_2_0_5_fu_1735_p1;
wire   [15:0] r_V_2_0_5_fu_1735_p2;
wire   [7:0] r_V_2_0_6_fu_1757_p1;
wire   [15:0] r_V_2_0_6_fu_1757_p2;
wire   [7:0] r_V_2_1_fu_1779_p1;
wire   [15:0] r_V_2_1_fu_1779_p2;
wire   [7:0] r_V_2_1_1_fu_1801_p1;
wire   [15:0] r_V_2_1_1_fu_1801_p2;
wire   [7:0] r_V_2_1_2_fu_1823_p1;
wire   [15:0] r_V_2_1_2_fu_1823_p2;
wire   [7:0] r_V_2_1_3_fu_1845_p1;
wire   [15:0] r_V_2_1_3_fu_1845_p2;
wire   [7:0] r_V_2_1_4_fu_1867_p1;
wire   [15:0] r_V_2_1_4_fu_1867_p2;
wire   [7:0] r_V_2_1_5_fu_1888_p1;
wire   [15:0] r_V_2_1_5_fu_1888_p2;
wire   [7:0] r_V_2_1_6_fu_1910_p1;
wire   [15:0] r_V_2_1_6_fu_1910_p2;
wire   [7:0] r_V_2_2_fu_1932_p1;
wire   [15:0] r_V_2_2_fu_1932_p2;
wire   [7:0] r_V_2_2_1_fu_1954_p1;
wire   [15:0] r_V_2_2_1_fu_1954_p2;
wire   [7:0] r_V_2_2_2_fu_1976_p1;
wire   [15:0] r_V_2_2_2_fu_1976_p2;
wire   [7:0] r_V_2_2_3_fu_1998_p1;
wire   [15:0] r_V_2_2_3_fu_1998_p2;
wire   [7:0] r_V_2_2_4_fu_2020_p1;
wire   [15:0] r_V_2_2_4_fu_2020_p2;
wire   [7:0] r_V_2_2_5_fu_2041_p1;
wire   [15:0] r_V_2_2_5_fu_2041_p2;
wire   [7:0] r_V_2_2_6_fu_2063_p1;
wire   [15:0] r_V_2_2_6_fu_2063_p2;
wire   [7:0] r_V_2_3_fu_2085_p1;
wire   [15:0] r_V_2_3_fu_2085_p2;
wire   [7:0] r_V_2_3_1_fu_2107_p1;
wire   [15:0] r_V_2_3_1_fu_2107_p2;
wire   [7:0] r_V_2_3_2_fu_2129_p1;
wire   [15:0] r_V_2_3_2_fu_2129_p2;
wire   [7:0] r_V_2_3_3_fu_2151_p1;
wire   [15:0] r_V_2_3_3_fu_2151_p2;
wire   [7:0] r_V_2_3_4_fu_2173_p1;
wire   [15:0] r_V_2_3_4_fu_2173_p2;
wire   [7:0] r_V_2_3_5_fu_2194_p1;
wire   [15:0] r_V_2_3_5_fu_2194_p2;
wire   [7:0] r_V_2_3_6_fu_2216_p1;
wire   [15:0] r_V_2_3_6_fu_2216_p2;
wire   [7:0] r_V_2_4_fu_2238_p1;
wire   [15:0] r_V_2_4_fu_2238_p2;
wire   [7:0] r_V_2_4_1_fu_2260_p1;
wire   [15:0] r_V_2_4_1_fu_2260_p2;
wire   [7:0] r_V_2_4_2_fu_2282_p1;
wire   [15:0] r_V_2_4_2_fu_2282_p2;
wire   [7:0] r_V_2_4_3_fu_2304_p1;
wire   [15:0] r_V_2_4_3_fu_2304_p2;
wire   [7:0] r_V_2_4_4_fu_2326_p1;
wire   [15:0] r_V_2_4_4_fu_2326_p2;
wire   [7:0] r_V_2_4_5_fu_2347_p1;
wire   [15:0] r_V_2_4_5_fu_2347_p2;
wire   [7:0] r_V_2_4_6_fu_2369_p1;
wire   [15:0] r_V_2_4_6_fu_2369_p2;
wire   [7:0] r_V_2_5_fu_2391_p1;
wire   [15:0] r_V_2_5_fu_2391_p2;
wire   [7:0] r_V_2_5_1_fu_2413_p1;
wire   [15:0] r_V_2_5_1_fu_2413_p2;
wire   [7:0] r_V_2_5_2_fu_2435_p1;
wire   [15:0] r_V_2_5_2_fu_2435_p2;
wire   [7:0] r_V_2_5_3_fu_2457_p1;
wire   [15:0] r_V_2_5_3_fu_2457_p2;
wire   [7:0] r_V_2_5_4_fu_2479_p1;
wire   [15:0] r_V_2_5_4_fu_2479_p2;
wire   [7:0] r_V_2_5_5_fu_2500_p1;
wire   [15:0] r_V_2_5_5_fu_2500_p2;
wire   [7:0] r_V_2_5_6_fu_2522_p1;
wire   [15:0] r_V_2_5_6_fu_2522_p2;
wire   [7:0] r_V_2_6_fu_2544_p1;
wire   [15:0] r_V_2_6_fu_2544_p2;
wire   [7:0] r_V_2_6_1_fu_2566_p1;
wire   [15:0] r_V_2_6_1_fu_2566_p2;
wire   [7:0] r_V_2_6_2_fu_2588_p1;
wire   [15:0] r_V_2_6_2_fu_2588_p2;
wire   [7:0] r_V_2_6_3_fu_2610_p1;
wire   [15:0] r_V_2_6_3_fu_2610_p2;
wire   [7:0] r_V_2_6_4_fu_2632_p1;
wire   [15:0] r_V_2_6_4_fu_2632_p2;
wire   [7:0] r_V_2_6_5_fu_2653_p1;
wire   [15:0] r_V_2_6_5_fu_2653_p2;
wire   [7:0] r_V_2_6_6_fu_2675_p1;
wire   [15:0] r_V_2_6_6_fu_2675_p2;
wire  signed [16:0] tmp_31_0_2_cast_fu_1676_p1;
wire  signed [16:0] tmp_31_0_1_cast_fu_1654_p1;
wire   [16:0] tmp6_fu_2685_p2;
wire  signed [17:0] tmp_311_cast_fu_1632_p1;
wire  signed [17:0] tmp6_cast_fu_2691_p1;
wire   [17:0] tmp5_fu_2695_p2;
wire  signed [16:0] tmp_31_0_5_cast_fu_1741_p1;
wire  signed [16:0] tmp_31_0_4_cast_fu_1720_p1;
wire   [16:0] tmp8_fu_2705_p2;
wire  signed [17:0] tmp_31_0_3_cast_fu_1698_p1;
wire  signed [17:0] tmp8_cast_fu_2711_p1;
wire   [17:0] tmp7_fu_2715_p2;
wire  signed [18:0] tmp5_cast_fu_2701_p1;
wire  signed [18:0] tmp7_cast_fu_2721_p1;
wire   [18:0] tmp4_fu_2725_p2;
wire  signed [16:0] tmp_31_1_1_cast_fu_1807_p1;
wire  signed [16:0] tmp_31_1_cast_fu_1785_p1;
wire   [16:0] tmp_fu_2735_p2;
wire  signed [17:0] tmp_31_0_6_cast_fu_1763_p1;
wire  signed [17:0] tmp11_cast_fu_2741_p1;
wire   [17:0] tmp10_fu_2745_p2;
wire  signed [16:0] tmp_31_1_4_cast_fu_1873_p1;
wire  signed [16:0] tmp_31_1_3_cast_fu_1851_p1;
wire   [16:0] tmp11_fu_2755_p2;
wire  signed [17:0] tmp_31_1_2_cast_fu_1829_p1;
wire  signed [17:0] tmp13_cast_fu_2761_p1;
wire   [17:0] tmp12_fu_2765_p2;
wire  signed [18:0] tmp10_cast_fu_2751_p1;
wire  signed [18:0] tmp12_cast_fu_2771_p1;
wire   [18:0] tmp9_fu_2775_p2;
wire  signed [19:0] tmp4_cast_fu_2731_p1;
wire  signed [19:0] tmp9_cast_fu_2781_p1;
wire   [19:0] tmp3_fu_2785_p2;
wire  signed [16:0] tmp_31_2_cast_fu_1938_p1;
wire  signed [16:0] tmp_31_1_6_cast_fu_1916_p1;
wire   [16:0] tmp13_fu_2795_p2;
wire  signed [17:0] tmp_31_1_5_cast_fu_1894_p1;
wire  signed [17:0] tmp17_cast_fu_2801_p1;
wire   [17:0] tmp16_fu_2805_p2;
wire  signed [16:0] tmp_31_2_3_cast_fu_2004_p1;
wire  signed [16:0] tmp_31_2_2_cast_fu_1982_p1;
wire   [16:0] tmp17_fu_2815_p2;
wire  signed [17:0] tmp_31_2_1_cast_fu_1960_p1;
wire  signed [17:0] tmp19_cast_fu_2821_p1;
wire   [17:0] tmp18_fu_2825_p2;
wire  signed [18:0] tmp16_cast_fu_2811_p1;
wire  signed [18:0] tmp18_cast_fu_2831_p1;
wire   [18:0] tmp15_fu_2835_p2;
wire  signed [16:0] tmp_31_2_6_cast_fu_2069_p1;
wire  signed [16:0] tmp_31_2_5_cast_fu_2047_p1;
wire   [16:0] tmp19_fu_2845_p2;
wire  signed [17:0] tmp_31_2_4_cast_fu_2026_p1;
wire  signed [17:0] tmp22_cast_fu_2851_p1;
wire   [17:0] tmp21_fu_2855_p2;
wire  signed [16:0] tmp_31_3_2_cast_fu_2135_p1;
wire  signed [16:0] tmp_31_3_1_cast_fu_2113_p1;
wire   [16:0] tmp22_fu_2865_p2;
wire  signed [17:0] tmp_31_3_cast_fu_2091_p1;
wire  signed [17:0] tmp24_cast_fu_2871_p1;
wire   [17:0] tmp23_fu_2875_p2;
wire  signed [18:0] tmp21_cast_fu_2861_p1;
wire  signed [18:0] tmp23_cast_fu_2881_p1;
wire   [18:0] tmp20_fu_2885_p2;
wire  signed [19:0] tmp15_cast_fu_2841_p1;
wire  signed [19:0] tmp20_cast_fu_2891_p1;
wire   [19:0] tmp14_fu_2895_p2;
wire  signed [20:0] tmp3_cast_fu_2791_p1;
wire  signed [20:0] tmp14_cast_fu_2901_p1;
wire   [20:0] tmp2_fu_2905_p2;
wire  signed [16:0] tmp_31_3_5_cast_fu_2200_p1;
wire  signed [16:0] tmp_31_3_4_cast_fu_2179_p1;
wire   [16:0] tmp24_fu_2915_p2;
wire  signed [17:0] tmp_31_3_3_cast_fu_2157_p1;
wire  signed [17:0] tmp29_cast_fu_2921_p1;
wire   [17:0] tmp28_fu_2925_p2;
wire  signed [16:0] tmp_31_4_1_cast_fu_2266_p1;
wire  signed [16:0] tmp_31_4_cast_fu_2244_p1;
wire   [16:0] tmp29_fu_2935_p2;
wire  signed [17:0] tmp_31_3_6_cast_fu_2222_p1;
wire  signed [17:0] tmp31_cast_fu_2941_p1;
wire   [17:0] tmp30_fu_2945_p2;
wire  signed [18:0] tmp28_cast_fu_2931_p1;
wire  signed [18:0] tmp30_cast_fu_2951_p1;
wire   [18:0] tmp27_fu_2955_p2;
wire  signed [16:0] tmp_31_4_4_cast_fu_2332_p1;
wire  signed [16:0] tmp_31_4_3_cast_fu_2310_p1;
wire   [16:0] tmp31_fu_2965_p2;
wire  signed [17:0] tmp_31_4_2_cast_fu_2288_p1;
wire  signed [17:0] tmp34_cast_fu_2971_p1;
wire   [17:0] tmp33_fu_2975_p2;
wire  signed [16:0] tmp_31_5_cast_fu_2397_p1;
wire  signed [16:0] tmp_31_4_6_cast_fu_2375_p1;
wire   [16:0] tmp34_fu_2985_p2;
wire  signed [17:0] tmp_31_4_5_cast_fu_2353_p1;
wire  signed [17:0] tmp36_cast_fu_2991_p1;
wire   [17:0] tmp35_fu_2995_p2;
wire  signed [18:0] tmp33_cast_fu_2981_p1;
wire  signed [18:0] tmp35_cast_fu_3001_p1;
wire   [18:0] tmp32_fu_3005_p2;
wire  signed [19:0] tmp27_cast_fu_2961_p1;
wire  signed [19:0] tmp32_cast_fu_3011_p1;
wire   [19:0] tmp26_fu_3015_p2;
wire  signed [16:0] tmp_31_5_3_cast_fu_2463_p1;
wire  signed [16:0] tmp_31_5_2_cast_fu_2441_p1;
wire   [16:0] tmp36_fu_3025_p2;
wire  signed [17:0] tmp_31_5_1_cast_fu_2419_p1;
wire  signed [17:0] tmp40_cast_fu_3031_p1;
wire   [17:0] tmp39_fu_3035_p2;
wire  signed [16:0] tmp_31_5_6_cast_fu_2528_p1;
wire  signed [16:0] tmp_31_5_5_cast_fu_2506_p1;
wire   [16:0] tmp40_fu_3045_p2;
wire  signed [17:0] tmp_31_5_4_cast_fu_2485_p1;
wire  signed [17:0] tmp42_cast_fu_3051_p1;
wire   [17:0] tmp41_fu_3055_p2;
wire  signed [18:0] tmp39_cast_fu_3041_p1;
wire  signed [18:0] tmp41_cast_fu_3061_p1;
wire   [18:0] tmp38_fu_3065_p2;
wire  signed [16:0] tmp_31_6_2_cast_fu_2594_p1;
wire  signed [16:0] tmp_31_6_1_cast_fu_2572_p1;
wire   [16:0] tmp42_fu_3075_p2;
wire  signed [17:0] tmp_31_6_cast_fu_2550_p1;
wire  signed [17:0] tmp45_cast_fu_3081_p1;
wire   [17:0] tmp44_fu_3085_p2;
wire  signed [16:0] tmp_31_6_4_cast_fu_2638_p1;
wire  signed [16:0] tmp_31_6_3_cast_fu_2616_p1;
wire   [16:0] tmp45_fu_3095_p2;
wire  signed [16:0] tmp_31_6_6_cast_fu_2681_p1;
wire  signed [16:0] tmp_31_6_5_cast_fu_2659_p1;
wire   [16:0] tmp47_fu_3105_p2;
wire  signed [17:0] tmp47_cast_fu_3101_p1;
wire  signed [17:0] tmp48_cast_fu_3111_p1;
wire   [17:0] tmp46_fu_3115_p2;
wire  signed [18:0] tmp44_cast_fu_3091_p1;
wire  signed [18:0] tmp46_cast_fu_3121_p1;
wire   [18:0] tmp43_fu_3125_p2;
wire  signed [19:0] tmp38_cast_fu_3071_p1;
wire  signed [19:0] tmp43_cast_fu_3131_p1;
wire   [19:0] tmp37_fu_3135_p2;
wire  signed [20:0] tmp26_cast_fu_3021_p1;
wire  signed [20:0] tmp37_cast_fu_3141_p1;
wire   [20:0] tmp25_fu_3145_p2;
wire  signed [21:0] tmp2_cast_fu_2911_p1;
wire  signed [21:0] tmp25_cast_fu_3151_p1;
wire   [21:0] out_temp_V_6_6_fu_3155_p2;
wire  signed [22:0] grp_fu_3169_p0;
wire   [22:0] grp_fu_3169_p2;
wire   [7:0] tmp_65_fu_3175_p1;
reg    grp_fu_3169_ce;
reg    ap_sig_cseq_ST_st31_fsm_2;
reg    ap_sig_2228;
reg   [2:0] ap_NS_fsm;
wire   [15:0] r_V_2_0_1_fu_1648_p10;
wire   [15:0] r_V_2_0_2_fu_1670_p10;
wire   [15:0] r_V_2_0_3_fu_1692_p10;
wire   [15:0] r_V_2_0_4_fu_1714_p10;
wire   [15:0] r_V_2_0_5_fu_1735_p10;
wire   [15:0] r_V_2_0_6_fu_1757_p10;
wire   [15:0] r_V_2_1_1_fu_1801_p10;
wire   [15:0] r_V_2_1_2_fu_1823_p10;
wire   [15:0] r_V_2_1_3_fu_1845_p10;
wire   [15:0] r_V_2_1_4_fu_1867_p10;
wire   [15:0] r_V_2_1_5_fu_1888_p10;
wire   [15:0] r_V_2_1_6_fu_1910_p10;
wire   [15:0] r_V_2_1_fu_1779_p10;
wire   [15:0] r_V_2_2_1_fu_1954_p10;
wire   [15:0] r_V_2_2_2_fu_1976_p10;
wire   [15:0] r_V_2_2_3_fu_1998_p10;
wire   [15:0] r_V_2_2_4_fu_2020_p10;
wire   [15:0] r_V_2_2_5_fu_2041_p10;
wire   [15:0] r_V_2_2_6_fu_2063_p10;
wire   [15:0] r_V_2_2_fu_1932_p10;
wire   [15:0] r_V_2_3_1_fu_2107_p10;
wire   [15:0] r_V_2_3_2_fu_2129_p10;
wire   [15:0] r_V_2_3_3_fu_2151_p10;
wire   [15:0] r_V_2_3_4_fu_2173_p10;
wire   [15:0] r_V_2_3_5_fu_2194_p10;
wire   [15:0] r_V_2_3_6_fu_2216_p10;
wire   [15:0] r_V_2_3_fu_2085_p10;
wire   [15:0] r_V_2_4_1_fu_2260_p10;
wire   [15:0] r_V_2_4_2_fu_2282_p10;
wire   [15:0] r_V_2_4_3_fu_2304_p10;
wire   [15:0] r_V_2_4_4_fu_2326_p10;
wire   [15:0] r_V_2_4_5_fu_2347_p10;
wire   [15:0] r_V_2_4_6_fu_2369_p10;
wire   [15:0] r_V_2_4_fu_2238_p10;
wire   [15:0] r_V_2_5_1_fu_2413_p10;
wire   [15:0] r_V_2_5_2_fu_2435_p10;
wire   [15:0] r_V_2_5_3_fu_2457_p10;
wire   [15:0] r_V_2_5_4_fu_2479_p10;
wire   [15:0] r_V_2_5_5_fu_2500_p10;
wire   [15:0] r_V_2_5_6_fu_2522_p10;
wire   [15:0] r_V_2_5_fu_2391_p10;
wire   [15:0] r_V_2_6_1_fu_2566_p10;
wire   [15:0] r_V_2_6_2_fu_2588_p10;
wire   [15:0] r_V_2_6_3_fu_2610_p10;
wire   [15:0] r_V_2_6_4_fu_2632_p10;
wire   [15:0] r_V_2_6_5_fu_2653_p10;
wire   [15:0] r_V_2_6_6_fu_2675_p10;
wire   [15:0] r_V_2_6_fu_2544_p10;
wire   [15:0] r_V_s_fu_1626_p10;
reg    ap_sig_2352;
reg    ap_sig_281;
reg    ap_sig_2357;
reg    ap_sig_2359;
reg    ap_sig_2355;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'b1;
#0 window_V_0_6 = 8'b00000000;
#0 window_V_1_6 = 8'b00000000;
#0 window_V_2_6 = 8'b00000000;
#0 window_V_3_6 = 8'b00000000;
#0 window_V_4_6 = 8'b00000000;
#0 window_V_5_6 = 8'b00000000;
#0 window_V_6_6 = 8'b00000000;
#0 kern_sum_V = 8'b1;
#0 kern_off_V = 8'b00000000;
#0 window_V_0_1 = 8'b00000000;
#0 window_V_0_2 = 8'b00000000;
#0 window_V_0_3 = 8'b00000000;
#0 window_V_0_4 = 8'b00000000;
#0 window_V_0_5 = 8'b00000000;
#0 window_V_1_1 = 8'b00000000;
#0 window_V_1_2 = 8'b00000000;
#0 window_V_1_3 = 8'b00000000;
#0 window_V_1_4 = 8'b00000000;
#0 window_V_1_5 = 8'b00000000;
#0 window_V_2_1 = 8'b00000000;
#0 window_V_2_2 = 8'b00000000;
#0 window_V_2_3 = 8'b00000000;
#0 window_V_2_4 = 8'b00000000;
#0 window_V_2_5 = 8'b00000000;
#0 window_V_3_1 = 8'b00000000;
#0 window_V_3_2 = 8'b00000000;
#0 window_V_3_3 = 8'b00000000;
#0 window_V_3_4 = 8'b00000000;
#0 window_V_3_5 = 8'b00000000;
#0 window_V_4_1 = 8'b00000000;
#0 window_V_4_2 = 8'b00000000;
#0 window_V_4_3 = 8'b00000000;
#0 window_V_4_4 = 8'b00000000;
#0 window_V_4_5 = 8'b00000000;
#0 window_V_5_1 = 8'b00000000;
#0 window_V_5_2 = 8'b00000000;
#0 window_V_5_3 = 8'b00000000;
#0 window_V_5_4 = 8'b00000000;
#0 window_V_5_5 = 8'b00000000;
#0 window_V_6_1 = 8'b00000000;
#0 window_V_6_2 = 8'b00000000;
#0 window_V_6_3 = 8'b00000000;
#0 window_V_6_4 = 8'b00000000;
#0 window_V_6_5 = 8'b00000000;
#0 kernel_V_0_0 = 8'b00000000;
#0 kernel_V_0_1 = 8'b00000000;
#0 kernel_V_0_2 = 8'b00000000;
#0 kernel_V_0_3 = 8'b00000000;
#0 kernel_V_0_4 = 8'b00000000;
#0 kernel_V_0_5 = 8'b00000000;
#0 kernel_V_0_6 = 8'b00000000;
#0 kernel_V_1_0 = 8'b00000000;
#0 kernel_V_1_1 = 8'b00000000;
#0 kernel_V_1_2 = 8'b00000000;
#0 kernel_V_1_3 = 8'b00000000;
#0 kernel_V_1_4 = 8'b00000000;
#0 kernel_V_1_5 = 8'b00000000;
#0 kernel_V_1_6 = 8'b00000000;
#0 kernel_V_2_0 = 8'b00000000;
#0 kernel_V_2_1 = 8'b00000000;
#0 kernel_V_2_2 = 8'b00000000;
#0 kernel_V_2_3 = 8'b00000000;
#0 kernel_V_2_4 = 8'b00000000;
#0 kernel_V_2_5 = 8'b00000000;
#0 kernel_V_2_6 = 8'b00000000;
#0 kernel_V_3_0 = 8'b00000000;
#0 kernel_V_3_1 = 8'b00000000;
#0 kernel_V_3_2 = 8'b00000000;
#0 kernel_V_3_3 = 8'b00000000;
#0 kernel_V_3_4 = 8'b00000000;
#0 kernel_V_3_5 = 8'b00000000;
#0 kernel_V_3_6 = 8'b00000000;
#0 kernel_V_4_0 = 8'b00000000;
#0 kernel_V_4_1 = 8'b00000000;
#0 kernel_V_4_2 = 8'b00000000;
#0 kernel_V_4_3 = 8'b00000000;
#0 kernel_V_4_4 = 8'b00000000;
#0 kernel_V_4_5 = 8'b00000000;
#0 kernel_V_4_6 = 8'b00000000;
#0 kernel_V_5_0 = 8'b00000000;
#0 kernel_V_5_1 = 8'b00000000;
#0 kernel_V_5_2 = 8'b00000000;
#0 kernel_V_5_3 = 8'b00000000;
#0 kernel_V_5_4 = 8'b00000000;
#0 kernel_V_5_5 = 8'b00000000;
#0 kernel_V_5_6 = 8'b00000000;
#0 kernel_V_6_0 = 8'b00000000;
#0 kernel_V_6_1 = 8'b00000000;
#0 kernel_V_6_2 = 8'b00000000;
#0 kernel_V_6_3 = 8'b00000000;
#0 kernel_V_6_4 = 8'b00000000;
#0 kernel_V_6_5 = 8'b00000000;
#0 kernel_V_6_6 = 8'b00000000;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
#0 ap_reg_ppiten_pp0_it22 = 1'b0;
#0 ap_reg_ppiten_pp0_it23 = 1'b0;
#0 ap_reg_ppiten_pp0_it24 = 1'b0;
#0 ap_reg_ppiten_pp0_it25 = 1'b0;
#0 ap_reg_ppiten_pp0_it26 = 1'b0;
#0 ap_reg_ppiten_pp0_it27 = 1'b0;
#0 ap_reg_ppiten_pp0_it28 = 1'b0;
#0 ap_reg_ioackin_out_img_V_TREADY = 1'b0;
end

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_0_address0),
    .ce0(line_buffer_V_0_ce0),
    .q0(line_buffer_V_0_q0),
    .address1(line_buffer_V_0_addr_reg_3313),
    .ce1(line_buffer_V_0_ce1),
    .we1(line_buffer_V_0_we1),
    .d1(line_buffer_V_1_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_1_address0),
    .ce0(line_buffer_V_1_ce0),
    .q0(line_buffer_V_1_q0),
    .address1(line_buffer_V_1_addr_reg_3319),
    .ce1(line_buffer_V_1_ce1),
    .we1(line_buffer_V_1_we1),
    .d1(line_buffer_V_2_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_2_address0),
    .ce0(line_buffer_V_2_ce0),
    .q0(line_buffer_V_2_q0),
    .address1(line_buffer_V_2_addr_reg_3325),
    .ce1(line_buffer_V_2_ce1),
    .we1(line_buffer_V_2_we1),
    .d1(line_buffer_V_3_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_3_address0),
    .ce0(line_buffer_V_3_ce0),
    .q0(line_buffer_V_3_q0),
    .address1(line_buffer_V_3_addr_reg_3331),
    .ce1(line_buffer_V_3_ce1),
    .we1(line_buffer_V_3_we1),
    .d1(line_buffer_V_4_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_4_address0),
    .ce0(line_buffer_V_4_ce0),
    .q0(line_buffer_V_4_q0),
    .address1(line_buffer_V_4_addr_reg_3337),
    .ce1(line_buffer_V_4_ce1),
    .we1(line_buffer_V_4_we1),
    .d1(line_buffer_V_5_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_5_address0),
    .ce0(line_buffer_V_5_ce0),
    .q0(line_buffer_V_5_q0),
    .address1(line_buffer_V_5_address1),
    .ce1(line_buffer_V_5_ce1),
    .we1(line_buffer_V_5_we1),
    .d1(in_temp_V_reg_3352)
);

convolution_filter_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
convolution_filter_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .kernel_config_V_address0(kernel_config_V_address0),
    .kernel_config_V_ce0(kernel_config_V_ce0),
    .kernel_config_V_q0(kernel_config_V_q0)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U0(
    .din0(kernel_V_0_0),
    .din1(r_V_s_fu_1626_p1),
    .dout(r_V_s_fu_1626_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U1(
    .din0(kernel_V_0_1),
    .din1(r_V_2_0_1_fu_1648_p1),
    .dout(r_V_2_0_1_fu_1648_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U2(
    .din0(kernel_V_0_2),
    .din1(r_V_2_0_2_fu_1670_p1),
    .dout(r_V_2_0_2_fu_1670_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U3(
    .din0(kernel_V_0_3),
    .din1(r_V_2_0_3_fu_1692_p1),
    .dout(r_V_2_0_3_fu_1692_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U4(
    .din0(kernel_V_0_4),
    .din1(r_V_2_0_4_fu_1714_p1),
    .dout(r_V_2_0_4_fu_1714_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U5(
    .din0(kernel_V_0_5),
    .din1(r_V_2_0_5_fu_1735_p1),
    .dout(r_V_2_0_5_fu_1735_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U6(
    .din0(kernel_V_0_6),
    .din1(r_V_2_0_6_fu_1757_p1),
    .dout(r_V_2_0_6_fu_1757_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U7(
    .din0(kernel_V_1_0),
    .din1(r_V_2_1_fu_1779_p1),
    .dout(r_V_2_1_fu_1779_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U8(
    .din0(kernel_V_1_1),
    .din1(r_V_2_1_1_fu_1801_p1),
    .dout(r_V_2_1_1_fu_1801_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U9(
    .din0(kernel_V_1_2),
    .din1(r_V_2_1_2_fu_1823_p1),
    .dout(r_V_2_1_2_fu_1823_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U10(
    .din0(kernel_V_1_3),
    .din1(r_V_2_1_3_fu_1845_p1),
    .dout(r_V_2_1_3_fu_1845_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U11(
    .din0(kernel_V_1_4),
    .din1(r_V_2_1_4_fu_1867_p1),
    .dout(r_V_2_1_4_fu_1867_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U12(
    .din0(kernel_V_1_5),
    .din1(r_V_2_1_5_fu_1888_p1),
    .dout(r_V_2_1_5_fu_1888_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U13(
    .din0(kernel_V_1_6),
    .din1(r_V_2_1_6_fu_1910_p1),
    .dout(r_V_2_1_6_fu_1910_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U14(
    .din0(kernel_V_2_0),
    .din1(r_V_2_2_fu_1932_p1),
    .dout(r_V_2_2_fu_1932_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U15(
    .din0(kernel_V_2_1),
    .din1(r_V_2_2_1_fu_1954_p1),
    .dout(r_V_2_2_1_fu_1954_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U16(
    .din0(kernel_V_2_2),
    .din1(r_V_2_2_2_fu_1976_p1),
    .dout(r_V_2_2_2_fu_1976_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U17(
    .din0(kernel_V_2_3),
    .din1(r_V_2_2_3_fu_1998_p1),
    .dout(r_V_2_2_3_fu_1998_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U18(
    .din0(kernel_V_2_4),
    .din1(r_V_2_2_4_fu_2020_p1),
    .dout(r_V_2_2_4_fu_2020_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U19(
    .din0(kernel_V_2_5),
    .din1(r_V_2_2_5_fu_2041_p1),
    .dout(r_V_2_2_5_fu_2041_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U20(
    .din0(kernel_V_2_6),
    .din1(r_V_2_2_6_fu_2063_p1),
    .dout(r_V_2_2_6_fu_2063_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U21(
    .din0(kernel_V_3_0),
    .din1(r_V_2_3_fu_2085_p1),
    .dout(r_V_2_3_fu_2085_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U22(
    .din0(kernel_V_3_1),
    .din1(r_V_2_3_1_fu_2107_p1),
    .dout(r_V_2_3_1_fu_2107_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U23(
    .din0(kernel_V_3_2),
    .din1(r_V_2_3_2_fu_2129_p1),
    .dout(r_V_2_3_2_fu_2129_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U24(
    .din0(kernel_V_3_3),
    .din1(r_V_2_3_3_fu_2151_p1),
    .dout(r_V_2_3_3_fu_2151_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U25(
    .din0(kernel_V_3_4),
    .din1(r_V_2_3_4_fu_2173_p1),
    .dout(r_V_2_3_4_fu_2173_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U26(
    .din0(kernel_V_3_5),
    .din1(r_V_2_3_5_fu_2194_p1),
    .dout(r_V_2_3_5_fu_2194_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U27(
    .din0(kernel_V_3_6),
    .din1(r_V_2_3_6_fu_2216_p1),
    .dout(r_V_2_3_6_fu_2216_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U28(
    .din0(kernel_V_4_0),
    .din1(r_V_2_4_fu_2238_p1),
    .dout(r_V_2_4_fu_2238_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U29(
    .din0(kernel_V_4_1),
    .din1(r_V_2_4_1_fu_2260_p1),
    .dout(r_V_2_4_1_fu_2260_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U30(
    .din0(kernel_V_4_2),
    .din1(r_V_2_4_2_fu_2282_p1),
    .dout(r_V_2_4_2_fu_2282_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U31(
    .din0(kernel_V_4_3),
    .din1(r_V_2_4_3_fu_2304_p1),
    .dout(r_V_2_4_3_fu_2304_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U32(
    .din0(kernel_V_4_4),
    .din1(r_V_2_4_4_fu_2326_p1),
    .dout(r_V_2_4_4_fu_2326_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U33(
    .din0(kernel_V_4_5),
    .din1(r_V_2_4_5_fu_2347_p1),
    .dout(r_V_2_4_5_fu_2347_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U34(
    .din0(kernel_V_4_6),
    .din1(r_V_2_4_6_fu_2369_p1),
    .dout(r_V_2_4_6_fu_2369_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U35(
    .din0(kernel_V_5_0),
    .din1(r_V_2_5_fu_2391_p1),
    .dout(r_V_2_5_fu_2391_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U36(
    .din0(kernel_V_5_1),
    .din1(r_V_2_5_1_fu_2413_p1),
    .dout(r_V_2_5_1_fu_2413_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U37(
    .din0(kernel_V_5_2),
    .din1(r_V_2_5_2_fu_2435_p1),
    .dout(r_V_2_5_2_fu_2435_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U38(
    .din0(kernel_V_5_3),
    .din1(r_V_2_5_3_fu_2457_p1),
    .dout(r_V_2_5_3_fu_2457_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U39(
    .din0(kernel_V_5_4),
    .din1(r_V_2_5_4_fu_2479_p1),
    .dout(r_V_2_5_4_fu_2479_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U40(
    .din0(kernel_V_5_5),
    .din1(r_V_2_5_5_fu_2500_p1),
    .dout(r_V_2_5_5_fu_2500_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U41(
    .din0(kernel_V_5_6),
    .din1(r_V_2_5_6_fu_2522_p1),
    .dout(r_V_2_5_6_fu_2522_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U42(
    .din0(kernel_V_6_0),
    .din1(r_V_2_6_fu_2544_p1),
    .dout(r_V_2_6_fu_2544_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U43(
    .din0(kernel_V_6_1),
    .din1(r_V_2_6_1_fu_2566_p1),
    .dout(r_V_2_6_1_fu_2566_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U44(
    .din0(kernel_V_6_2),
    .din1(r_V_2_6_2_fu_2588_p1),
    .dout(r_V_2_6_2_fu_2588_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U45(
    .din0(kernel_V_6_3),
    .din1(r_V_2_6_3_fu_2610_p1),
    .dout(r_V_2_6_3_fu_2610_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U46(
    .din0(kernel_V_6_4),
    .din1(r_V_2_6_4_fu_2632_p1),
    .dout(r_V_2_6_4_fu_2632_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U47(
    .din0(kernel_V_6_5),
    .din1(r_V_2_6_5_fu_2653_p1),
    .dout(r_V_2_6_5_fu_2653_p2)
);

convolution_filter_mul_8s_8ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_mul_8s_8ns_16_1_U48(
    .din0(kernel_V_6_6),
    .din1(r_V_2_6_6_fu_2675_p1),
    .dout(r_V_2_6_6_fu_2675_p2)
);

convolution_filter_sdiv_23s_8s_23_27 #(
    .ID( 1 ),
    .NUM_STAGE( 27 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 23 ))
convolution_filter_sdiv_23s_8s_23_27_U49(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3169_p0),
    .din1(kern_sum_V),
    .ce(grp_fu_3169_ce),
    .dout(grp_fu_3169_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
    end else begin
        if (ap_sig_281) begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
            end else if (ap_sig_2352) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(exitcond_flatten_fu_594_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it28 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        col_reg_510 <= col_1_fu_835_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        col_reg_510 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_714_p2))) begin
        convolution_filter_ap_int_ap_1_fu_308 <= tmp_3_fu_779_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        convolution_filter_ap_int_ap_1_fu_308 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_714_p2))) begin
        convolution_mulfilter_ap_int_ap_fu_312 <= sel_SEBB_fu_750_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        convolution_mulfilter_ap_int_ap_fu_312 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == or_cond_reg_3348))) begin
        in_temp_V_1_fu_316 <= in_temp_V_reg_3352;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        in_temp_V_1_fu_316 <= window_V_6_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        indvar_flatten_reg_488 <= indvar_flatten_next_fu_600_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_488 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265))) begin
        row_reg_499 <= p_shl_cast_mid2_v_v_v_reg_3279;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        row_reg_499 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        window_V_0_6_loc_1_fu_340 <= line_buffer_V_0_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_0_6_loc_1_fu_340 <= window_V_0_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        window_V_1_6_loc_1_fu_336 <= line_buffer_V_1_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_1_6_loc_1_fu_336 <= window_V_1_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        window_V_2_6_loc_1_fu_332 <= line_buffer_V_2_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_2_6_loc_1_fu_332 <= window_V_2_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        window_V_3_6_loc_1_fu_328 <= line_buffer_V_3_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_3_6_loc_1_fu_328 <= window_V_3_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        window_V_4_6_loc_1_fu_324 <= line_buffer_V_4_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_4_6_loc_1_fu_324 <= window_V_4_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        window_V_5_6_loc_1_fu_320 <= line_buffer_V_5_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_5_6_loc_1_fu_320 <= window_V_5_6;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter10 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter9;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter11 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter10;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter12 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter11;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter13 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter12;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter14 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter13;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter15 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter14;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter16 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter15;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter17 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter16;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter18 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter17;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter19 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter18;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter20 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter19;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter21 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter20;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter22 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter21;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter23 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter22;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter24 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter23;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter25 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter24;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter26 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter25;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter27 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter26;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter3 <= kern_off_V_load_reg_3409;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter4 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter3;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter5 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter4;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter6 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter5;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter7 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter6;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter8 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter7;
        ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter9 <= ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter8;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter10 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter9;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter11 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter10;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter12 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter11;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter13 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter12;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter14 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter13;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter15 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter14;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter16 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter15;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter17 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter16;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter18 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter17;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter19 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter18;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter2 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter1;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter20 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter19;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter21 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter20;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter22 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter21;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter23 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter22;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter24 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter23;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter25 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter24;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter26 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter25;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter26;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter3 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter2;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter4 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter3;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter5 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter4;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter6 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter5;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter7 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter6;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter8 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter7;
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter9 <= ap_reg_ppstg_or_cond1_reg_3358_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        ap_reg_ppstg_or_cond1_reg_3358_pp0_iter1 <= or_cond1_reg_3358;
        exitcond_flatten_reg_3265 <= exitcond_flatten_fu_594_p2;
        in_temp_V_1_load_reg_3367 <= in_temp_V_1_fu_316;
        window_V_0_6_loc_1_load_reg_3403 <= window_V_0_6_loc_1_fu_340;
        window_V_1_6_loc_1_load_reg_3397 <= window_V_1_6_loc_1_fu_336;
        window_V_2_6_loc_1_load_reg_3391 <= window_V_2_6_loc_1_fu_332;
        window_V_3_6_loc_1_load_reg_3385 <= window_V_3_6_loc_1_fu_328;
        window_V_4_6_loc_1_load_reg_3379 <= window_V_4_6_loc_1_fu_324;
        window_V_5_6_loc_1_load_reg_3373 <= window_V_5_6_loc_1_fu_320;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        col_mid2_reg_3274 <= col_mid2_fu_612_p3;
        or_cond1_reg_3358 <= or_cond1_fu_829_p2;
        or_cond_reg_3348 <= or_cond_fu_811_p2;
        tmp_10_reg_3309 <= tmp_10_fu_795_p2;
        tmp_4_reg_3284 <= tmp_4_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        in_temp_V_reg_3352 <= in_img_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & (1'b0 == tmp_4_reg_3284) & (1'b0 == tmp_6_reg_3288) & ~(1'b0 == tmp_8_reg_3292))) begin
        kern_off_V <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter1))) begin
        kern_off_V_load_reg_3409 <= kern_off_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & (1'b0 == tmp_4_reg_3284) & ~(1'b0 == tmp_6_reg_3288))) begin
        kern_sum_V <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_63_reg_3301 == ap_const_lv3_0) & (tmp_64_reg_3305 == ap_const_lv3_0))) begin
        kernel_V_0_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_63_reg_3301 == ap_const_lv3_0) & (tmp_64_reg_3305 == ap_const_lv3_1))) begin
        kernel_V_0_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_63_reg_3301 == ap_const_lv3_0) & (tmp_64_reg_3305 == ap_const_lv3_2))) begin
        kernel_V_0_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_63_reg_3301 == ap_const_lv3_0) & (tmp_64_reg_3305 == ap_const_lv3_3))) begin
        kernel_V_0_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_63_reg_3301 == ap_const_lv3_0) & (tmp_64_reg_3305 == ap_const_lv3_4))) begin
        kernel_V_0_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_63_reg_3301 == ap_const_lv3_0) & (tmp_64_reg_3305 == ap_const_lv3_5))) begin
        kernel_V_0_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_63_reg_3301 == ap_const_lv3_0) & (tmp_64_reg_3305 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_63_reg_3301 == ap_const_lv3_0) & (tmp_64_reg_3305 == ap_const_lv3_7))))) begin
        kernel_V_0_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_0) & (tmp_63_reg_3301 == ap_const_lv3_1))) begin
        kernel_V_1_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_1) & (tmp_63_reg_3301 == ap_const_lv3_1))) begin
        kernel_V_1_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_2) & (tmp_63_reg_3301 == ap_const_lv3_1))) begin
        kernel_V_1_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_3) & (tmp_63_reg_3301 == ap_const_lv3_1))) begin
        kernel_V_1_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_4) & (tmp_63_reg_3301 == ap_const_lv3_1))) begin
        kernel_V_1_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_5) & (tmp_63_reg_3301 == ap_const_lv3_1))) begin
        kernel_V_1_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_6) & (tmp_63_reg_3301 == ap_const_lv3_1)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_7) & (tmp_63_reg_3301 == ap_const_lv3_1))))) begin
        kernel_V_1_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_0) & (tmp_63_reg_3301 == ap_const_lv3_2))) begin
        kernel_V_2_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_1) & (tmp_63_reg_3301 == ap_const_lv3_2))) begin
        kernel_V_2_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_2) & (tmp_63_reg_3301 == ap_const_lv3_2))) begin
        kernel_V_2_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_3) & (tmp_63_reg_3301 == ap_const_lv3_2))) begin
        kernel_V_2_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_4) & (tmp_63_reg_3301 == ap_const_lv3_2))) begin
        kernel_V_2_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_5) & (tmp_63_reg_3301 == ap_const_lv3_2))) begin
        kernel_V_2_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_6) & (tmp_63_reg_3301 == ap_const_lv3_2)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_7) & (tmp_63_reg_3301 == ap_const_lv3_2))))) begin
        kernel_V_2_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_0) & (tmp_63_reg_3301 == ap_const_lv3_3))) begin
        kernel_V_3_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_1) & (tmp_63_reg_3301 == ap_const_lv3_3))) begin
        kernel_V_3_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_2) & (tmp_63_reg_3301 == ap_const_lv3_3))) begin
        kernel_V_3_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_3) & (tmp_63_reg_3301 == ap_const_lv3_3))) begin
        kernel_V_3_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_4) & (tmp_63_reg_3301 == ap_const_lv3_3))) begin
        kernel_V_3_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_5) & (tmp_63_reg_3301 == ap_const_lv3_3))) begin
        kernel_V_3_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_6) & (tmp_63_reg_3301 == ap_const_lv3_3)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_7) & (tmp_63_reg_3301 == ap_const_lv3_3))))) begin
        kernel_V_3_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_0) & (tmp_63_reg_3301 == ap_const_lv3_4))) begin
        kernel_V_4_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_1) & (tmp_63_reg_3301 == ap_const_lv3_4))) begin
        kernel_V_4_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_2) & (tmp_63_reg_3301 == ap_const_lv3_4))) begin
        kernel_V_4_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_3) & (tmp_63_reg_3301 == ap_const_lv3_4))) begin
        kernel_V_4_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_4) & (tmp_63_reg_3301 == ap_const_lv3_4))) begin
        kernel_V_4_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_5) & (tmp_63_reg_3301 == ap_const_lv3_4))) begin
        kernel_V_4_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_6) & (tmp_63_reg_3301 == ap_const_lv3_4)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_7) & (tmp_63_reg_3301 == ap_const_lv3_4))))) begin
        kernel_V_4_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_0) & (tmp_63_reg_3301 == ap_const_lv3_5))) begin
        kernel_V_5_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_1) & (tmp_63_reg_3301 == ap_const_lv3_5))) begin
        kernel_V_5_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_2) & (tmp_63_reg_3301 == ap_const_lv3_5))) begin
        kernel_V_5_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_3) & (tmp_63_reg_3301 == ap_const_lv3_5))) begin
        kernel_V_5_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_4) & (tmp_63_reg_3301 == ap_const_lv3_5))) begin
        kernel_V_5_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_5) & (tmp_63_reg_3301 == ap_const_lv3_5))) begin
        kernel_V_5_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_6) & (tmp_63_reg_3301 == ap_const_lv3_5)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_7) & (tmp_63_reg_3301 == ap_const_lv3_5))))) begin
        kernel_V_5_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_0) & (tmp_63_reg_3301 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_0) & (tmp_63_reg_3301 == ap_const_lv3_7))))) begin
        kernel_V_6_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_1) & (tmp_63_reg_3301 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_1) & (tmp_63_reg_3301 == ap_const_lv3_7))))) begin
        kernel_V_6_1 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_2) & (tmp_63_reg_3301 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_2) & (tmp_63_reg_3301 == ap_const_lv3_7))))) begin
        kernel_V_6_2 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_3) & (tmp_63_reg_3301 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_3) & (tmp_63_reg_3301 == ap_const_lv3_7))))) begin
        kernel_V_6_3 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_4) & (tmp_63_reg_3301 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_4) & (tmp_63_reg_3301 == ap_const_lv3_7))))) begin
        kernel_V_6_4 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_5) & (tmp_63_reg_3301 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_5) & (tmp_63_reg_3301 == ap_const_lv3_7))))) begin
        kernel_V_6_5 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_6) & (tmp_63_reg_3301 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_7) & (tmp_63_reg_3301 == ap_const_lv3_6)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_6) & (tmp_63_reg_3301 == ap_const_lv3_7)) | ((1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_4_reg_3284) & (tmp_64_reg_3305 == ap_const_lv3_7) & (tmp_63_reg_3301 == ap_const_lv3_7))))) begin
        kernel_V_6_6 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_10_fu_795_p2))) begin
        line_buffer_V_0_addr_reg_3313 <= tmp_11_fu_801_p1;
        line_buffer_V_1_addr_reg_3319 <= tmp_11_fu_801_p1;
        line_buffer_V_2_addr_reg_3325 <= tmp_11_fu_801_p1;
        line_buffer_V_3_addr_reg_3331 <= tmp_11_fu_801_p1;
        line_buffer_V_4_addr_reg_3337 <= tmp_11_fu_801_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        p_shl_cast_mid2_v_v_v_reg_3279 <= p_shl_cast_mid2_v_v_v_fu_626_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_714_p2))) begin
        tmp_63_reg_3301 <= tmp_63_fu_771_p1;
        tmp_64_reg_3305 <= tmp_64_fu_775_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_714_p2))) begin
        tmp_6_reg_3288 <= tmp_6_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_714_p2) & (1'b0 == tmp_6_fu_720_p2))) begin
        tmp_8_reg_3292 <= tmp_8_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        window_V_0_1 <= window_V_0_2;
        window_V_0_2 <= window_V_0_3;
        window_V_0_3 <= window_V_0_4;
        window_V_0_4 <= window_V_0_5;
        window_V_0_5 <= window_V_0_6_loc_1_load_reg_3403;
        window_V_1_1 <= window_V_1_2;
        window_V_1_2 <= window_V_1_3;
        window_V_1_3 <= window_V_1_4;
        window_V_1_4 <= window_V_1_5;
        window_V_1_5 <= window_V_1_6_loc_1_load_reg_3397;
        window_V_2_1 <= window_V_2_2;
        window_V_2_2 <= window_V_2_3;
        window_V_2_3 <= window_V_2_4;
        window_V_2_4 <= window_V_2_5;
        window_V_2_5 <= window_V_2_6_loc_1_load_reg_3391;
        window_V_3_1 <= window_V_3_2;
        window_V_3_2 <= window_V_3_3;
        window_V_3_3 <= window_V_3_4;
        window_V_3_4 <= window_V_3_5;
        window_V_3_5 <= window_V_3_6_loc_1_load_reg_3385;
        window_V_4_1 <= window_V_4_2;
        window_V_4_2 <= window_V_4_3;
        window_V_4_3 <= window_V_4_4;
        window_V_4_4 <= window_V_4_5;
        window_V_4_5 <= window_V_4_6_loc_1_load_reg_3379;
        window_V_5_1 <= window_V_5_2;
        window_V_5_2 <= window_V_5_3;
        window_V_5_3 <= window_V_5_4;
        window_V_5_4 <= window_V_5_5;
        window_V_5_5 <= window_V_5_6_loc_1_load_reg_3373;
        window_V_6_1 <= window_V_6_2;
        window_V_6_2 <= window_V_6_3;
        window_V_6_3 <= window_V_6_4;
        window_V_6_4 <= window_V_6_5;
        window_V_6_5 <= in_temp_V_1_load_reg_3367;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        window_V_0_6 <= line_buffer_V_0_q0;
        window_V_1_6 <= line_buffer_V_1_q0;
        window_V_2_6 <= line_buffer_V_2_q0;
        window_V_3_6 <= line_buffer_V_3_q0;
        window_V_4_6 <= line_buffer_V_4_q0;
        window_V_5_6 <= line_buffer_V_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        window_V_6_6 <= in_img_V_TDATA;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st31_fsm_2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st31_fsm_2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_206) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2228) begin
        ap_sig_cseq_ST_st31_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_out_img_V_TREADY)) begin
        ap_sig_ioackin_out_img_V_TREADY = out_img_V_TREADY;
    end else begin
        ap_sig_ioackin_out_img_V_TREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        grp_fu_3169_ce = 1'b1;
    end else begin
        grp_fu_3169_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2))) begin
        in_img_V_TDATA_blk_n = in_img_V_TVALID;
    end else begin
        in_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        in_img_V_TREADY = 1'b1;
    end else begin
        in_img_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2355) begin
        if (~(1'b0 == tmp_4_fu_714_p2)) begin
            kernel_config_V_address0 = tmp_s_fu_766_p1;
        end else if (ap_sig_2359) begin
            kernel_config_V_address0 = ap_const_lv64_31;
        end else if (ap_sig_2357) begin
            kernel_config_V_address0 = ap_const_lv64_32;
        end else begin
            kernel_config_V_address0 = 'bx;
        end
    end else begin
        kernel_config_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_714_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_714_p2) & (1'b0 == tmp_6_fu_720_p2) & ~(1'b0 == tmp_8_fu_726_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_714_p2) & ~(1'b0 == tmp_6_fu_720_p2)))) begin
        kernel_config_V_ce0 = 1'b1;
    end else begin
        kernel_config_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        line_buffer_V_0_we1 = 1'b1;
    end else begin
        line_buffer_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_1_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_1_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        line_buffer_V_1_we1 = 1'b1;
    end else begin
        line_buffer_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_2_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_2_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        line_buffer_V_2_we1 = 1'b1;
    end else begin
        line_buffer_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_3_ce0 = 1'b1;
    end else begin
        line_buffer_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_3_ce1 = 1'b1;
    end else begin
        line_buffer_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        line_buffer_V_3_we1 = 1'b1;
    end else begin
        line_buffer_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_4_ce0 = 1'b1;
    end else begin
        line_buffer_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_4_ce1 = 1'b1;
    end else begin
        line_buffer_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == tmp_10_reg_3309))) begin
        line_buffer_V_4_we1 = 1'b1;
    end else begin
        line_buffer_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_5_ce0 = 1'b1;
    end else begin
        line_buffer_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_5_ce1 = 1'b1;
    end else begin
        line_buffer_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_3265) & ~(1'b0 == or_cond_reg_3348))) begin
        line_buffer_V_5_we1 = 1'b1;
    end else begin
        line_buffer_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27))) begin
        out_img_V_TDATA_blk_n = out_img_V_TREADY;
    end else begin
        out_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) & (1'b0 == ap_reg_ioackin_out_img_V_TREADY))) begin
        out_img_V_TVALID = 1'b1;
    end else begin
        out_img_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == exitcond_flatten_reg_3265))) begin
        row_phi_fu_503_p4 = p_shl_cast_mid2_v_v_v_reg_3279;
    end else begin
        row_phi_fu_503_p4 = row_reg_499;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it28) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it27)) & ~((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it28) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it27)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) | ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_st31_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st31_fsm_2 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_206 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_2228 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_2352 = (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_332) & (1'b1 == out_img_V_TREADY));
end

always @ (*) begin
    ap_sig_2355 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_594_p2 == 1'b0));
end

always @ (*) begin
    ap_sig_2357 = ((1'b0 == tmp_4_fu_714_p2) & (1'b0 == tmp_6_fu_720_p2) & ~(1'b0 == tmp_8_fu_726_p2));
end

always @ (*) begin
    ap_sig_2359 = ((1'b0 == tmp_4_fu_714_p2) & ~(1'b0 == tmp_6_fu_720_p2));
end

always @ (*) begin
    ap_sig_281 = ((1'b1 == ap_reg_ppiten_pp0_it28) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_3358_pp0_iter27));
end

always @ (*) begin
    ap_sig_332 = ((exitcond_flatten_fu_594_p2 == 1'b0) & ~(1'b0 == or_cond_fu_811_p2) & (in_img_V_TVALID == 1'b0));
end

assign col_1_fu_835_p2 = (col_mid2_fu_612_p3 + ap_const_lv10_1);

assign col_cast_fu_694_p1 = col_mid2_fu_612_p3;

assign col_mid2_fu_612_p3 = ((exitcond_fu_606_p2[0:0] === 1'b1) ? ap_const_lv10_0 : col_reg_510);

assign exitcond_flatten_fu_594_p2 = ((indvar_flatten_reg_488 == ap_const_lv19_4BD29) ? 1'b1 : 1'b0);

assign exitcond_fu_606_p2 = ((col_reg_510 == ap_const_lv10_283) ? 1'b1 : 1'b0);

assign grp_fu_3169_p0 = $signed(out_temp_V_6_6_fu_3155_p2);

assign indvar_flatten_next_fu_600_p2 = (indvar_flatten_reg_488 + ap_const_lv19_1);

assign iteration_fu_708_p2 = (p_shl_cast_mid2_fu_642_p1 + tmp1_cast_fu_704_p1);

assign line_buffer_V_0_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_1_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_2_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_3_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_4_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_5_address0 = tmp_11_fu_801_p1;

assign line_buffer_V_5_address1 = tmp_12_fu_1234_p1;

assign or_cond1_fu_829_p2 = (tmp_2_mid2_fu_686_p3 & tmp_13_fu_823_p2);

assign or_cond_fu_811_p2 = (tmp_10_fu_795_p2 & tmp_1_mid2_fu_666_p3);

assign out_img_V_TDATA = (ap_reg_ppstg_kern_off_V_load_reg_3409_pp0_iter27 + tmp_65_fu_3175_p1);

assign out_temp_V_6_6_fu_3155_p2 = ($signed(tmp2_cast_fu_2911_p1) + $signed(tmp25_cast_fu_3151_p1));

assign p_shl1_mid2_fu_646_p3 = {{p_shl_cast_mid2_v_v_v_fu_626_p3}, {ap_const_lv7_0}};

assign p_shl_cast_mid2_fu_642_p1 = p_shl_cast_mid2_v_fu_634_p3;

assign p_shl_cast_mid2_v_fu_634_p3 = {{p_shl_cast_mid2_v_v_v_fu_626_p3}, {ap_const_lv9_0}};

assign p_shl_cast_mid2_v_v_v_fu_626_p3 = ((exitcond_fu_606_p2[0:0] === 1'b1) ? row_s_fu_620_p2 : row_phi_fu_503_p4);

assign r_V_2_0_1_fu_1648_p1 = r_V_2_0_1_fu_1648_p10;

assign r_V_2_0_1_fu_1648_p10 = window_V_0_2;

assign r_V_2_0_2_fu_1670_p1 = r_V_2_0_2_fu_1670_p10;

assign r_V_2_0_2_fu_1670_p10 = window_V_0_3;

assign r_V_2_0_3_fu_1692_p1 = r_V_2_0_3_fu_1692_p10;

assign r_V_2_0_3_fu_1692_p10 = window_V_0_4;

assign r_V_2_0_4_fu_1714_p1 = r_V_2_0_4_fu_1714_p10;

assign r_V_2_0_4_fu_1714_p10 = window_V_0_5;

assign r_V_2_0_5_fu_1735_p1 = r_V_2_0_5_fu_1735_p10;

assign r_V_2_0_5_fu_1735_p10 = window_V_0_6_loc_1_load_reg_3403;

assign r_V_2_0_6_fu_1757_p1 = r_V_2_0_6_fu_1757_p10;

assign r_V_2_0_6_fu_1757_p10 = window_V_0_6_loc_1_fu_340;

assign r_V_2_1_1_fu_1801_p1 = r_V_2_1_1_fu_1801_p10;

assign r_V_2_1_1_fu_1801_p10 = window_V_1_2;

assign r_V_2_1_2_fu_1823_p1 = r_V_2_1_2_fu_1823_p10;

assign r_V_2_1_2_fu_1823_p10 = window_V_1_3;

assign r_V_2_1_3_fu_1845_p1 = r_V_2_1_3_fu_1845_p10;

assign r_V_2_1_3_fu_1845_p10 = window_V_1_4;

assign r_V_2_1_4_fu_1867_p1 = r_V_2_1_4_fu_1867_p10;

assign r_V_2_1_4_fu_1867_p10 = window_V_1_5;

assign r_V_2_1_5_fu_1888_p1 = r_V_2_1_5_fu_1888_p10;

assign r_V_2_1_5_fu_1888_p10 = window_V_1_6_loc_1_load_reg_3397;

assign r_V_2_1_6_fu_1910_p1 = r_V_2_1_6_fu_1910_p10;

assign r_V_2_1_6_fu_1910_p10 = window_V_1_6_loc_1_fu_336;

assign r_V_2_1_fu_1779_p1 = r_V_2_1_fu_1779_p10;

assign r_V_2_1_fu_1779_p10 = window_V_1_1;

assign r_V_2_2_1_fu_1954_p1 = r_V_2_2_1_fu_1954_p10;

assign r_V_2_2_1_fu_1954_p10 = window_V_2_2;

assign r_V_2_2_2_fu_1976_p1 = r_V_2_2_2_fu_1976_p10;

assign r_V_2_2_2_fu_1976_p10 = window_V_2_3;

assign r_V_2_2_3_fu_1998_p1 = r_V_2_2_3_fu_1998_p10;

assign r_V_2_2_3_fu_1998_p10 = window_V_2_4;

assign r_V_2_2_4_fu_2020_p1 = r_V_2_2_4_fu_2020_p10;

assign r_V_2_2_4_fu_2020_p10 = window_V_2_5;

assign r_V_2_2_5_fu_2041_p1 = r_V_2_2_5_fu_2041_p10;

assign r_V_2_2_5_fu_2041_p10 = window_V_2_6_loc_1_load_reg_3391;

assign r_V_2_2_6_fu_2063_p1 = r_V_2_2_6_fu_2063_p10;

assign r_V_2_2_6_fu_2063_p10 = window_V_2_6_loc_1_fu_332;

assign r_V_2_2_fu_1932_p1 = r_V_2_2_fu_1932_p10;

assign r_V_2_2_fu_1932_p10 = window_V_2_1;

assign r_V_2_3_1_fu_2107_p1 = r_V_2_3_1_fu_2107_p10;

assign r_V_2_3_1_fu_2107_p10 = window_V_3_2;

assign r_V_2_3_2_fu_2129_p1 = r_V_2_3_2_fu_2129_p10;

assign r_V_2_3_2_fu_2129_p10 = window_V_3_3;

assign r_V_2_3_3_fu_2151_p1 = r_V_2_3_3_fu_2151_p10;

assign r_V_2_3_3_fu_2151_p10 = window_V_3_4;

assign r_V_2_3_4_fu_2173_p1 = r_V_2_3_4_fu_2173_p10;

assign r_V_2_3_4_fu_2173_p10 = window_V_3_5;

assign r_V_2_3_5_fu_2194_p1 = r_V_2_3_5_fu_2194_p10;

assign r_V_2_3_5_fu_2194_p10 = window_V_3_6_loc_1_load_reg_3385;

assign r_V_2_3_6_fu_2216_p1 = r_V_2_3_6_fu_2216_p10;

assign r_V_2_3_6_fu_2216_p10 = window_V_3_6_loc_1_fu_328;

assign r_V_2_3_fu_2085_p1 = r_V_2_3_fu_2085_p10;

assign r_V_2_3_fu_2085_p10 = window_V_3_1;

assign r_V_2_4_1_fu_2260_p1 = r_V_2_4_1_fu_2260_p10;

assign r_V_2_4_1_fu_2260_p10 = window_V_4_2;

assign r_V_2_4_2_fu_2282_p1 = r_V_2_4_2_fu_2282_p10;

assign r_V_2_4_2_fu_2282_p10 = window_V_4_3;

assign r_V_2_4_3_fu_2304_p1 = r_V_2_4_3_fu_2304_p10;

assign r_V_2_4_3_fu_2304_p10 = window_V_4_4;

assign r_V_2_4_4_fu_2326_p1 = r_V_2_4_4_fu_2326_p10;

assign r_V_2_4_4_fu_2326_p10 = window_V_4_5;

assign r_V_2_4_5_fu_2347_p1 = r_V_2_4_5_fu_2347_p10;

assign r_V_2_4_5_fu_2347_p10 = window_V_4_6_loc_1_load_reg_3379;

assign r_V_2_4_6_fu_2369_p1 = r_V_2_4_6_fu_2369_p10;

assign r_V_2_4_6_fu_2369_p10 = window_V_4_6_loc_1_fu_324;

assign r_V_2_4_fu_2238_p1 = r_V_2_4_fu_2238_p10;

assign r_V_2_4_fu_2238_p10 = window_V_4_1;

assign r_V_2_5_1_fu_2413_p1 = r_V_2_5_1_fu_2413_p10;

assign r_V_2_5_1_fu_2413_p10 = window_V_5_2;

assign r_V_2_5_2_fu_2435_p1 = r_V_2_5_2_fu_2435_p10;

assign r_V_2_5_2_fu_2435_p10 = window_V_5_3;

assign r_V_2_5_3_fu_2457_p1 = r_V_2_5_3_fu_2457_p10;

assign r_V_2_5_3_fu_2457_p10 = window_V_5_4;

assign r_V_2_5_4_fu_2479_p1 = r_V_2_5_4_fu_2479_p10;

assign r_V_2_5_4_fu_2479_p10 = window_V_5_5;

assign r_V_2_5_5_fu_2500_p1 = r_V_2_5_5_fu_2500_p10;

assign r_V_2_5_5_fu_2500_p10 = window_V_5_6_loc_1_load_reg_3373;

assign r_V_2_5_6_fu_2522_p1 = r_V_2_5_6_fu_2522_p10;

assign r_V_2_5_6_fu_2522_p10 = window_V_5_6_loc_1_fu_320;

assign r_V_2_5_fu_2391_p1 = r_V_2_5_fu_2391_p10;

assign r_V_2_5_fu_2391_p10 = window_V_5_1;

assign r_V_2_6_1_fu_2566_p1 = r_V_2_6_1_fu_2566_p10;

assign r_V_2_6_1_fu_2566_p10 = window_V_6_2;

assign r_V_2_6_2_fu_2588_p1 = r_V_2_6_2_fu_2588_p10;

assign r_V_2_6_2_fu_2588_p10 = window_V_6_3;

assign r_V_2_6_3_fu_2610_p1 = r_V_2_6_3_fu_2610_p10;

assign r_V_2_6_3_fu_2610_p10 = window_V_6_4;

assign r_V_2_6_4_fu_2632_p1 = r_V_2_6_4_fu_2632_p10;

assign r_V_2_6_4_fu_2632_p10 = window_V_6_5;

assign r_V_2_6_5_fu_2653_p1 = r_V_2_6_5_fu_2653_p10;

assign r_V_2_6_5_fu_2653_p10 = in_temp_V_1_load_reg_3367;

assign r_V_2_6_6_fu_2675_p1 = r_V_2_6_6_fu_2675_p10;

assign r_V_2_6_6_fu_2675_p10 = in_temp_V_1_fu_316;

assign r_V_2_6_fu_2544_p1 = r_V_2_6_fu_2544_p10;

assign r_V_2_6_fu_2544_p10 = window_V_6_1;

assign r_V_s_fu_1626_p1 = r_V_s_fu_1626_p10;

assign r_V_s_fu_1626_p10 = window_V_0_1;

assign row_s_fu_620_p2 = (row_phi_fu_503_p4 + ap_const_lv9_1);

assign sel_SEBB1_fu_758_p3 = ((tmp_5_fu_738_p2[0:0] === 1'b1) ? ap_const_lv32_0 : convolution_filter_ap_int_ap_1_fu_308);

assign sel_SEBB_fu_750_p3 = ((tmp_5_fu_738_p2[0:0] === 1'b1) ? tmp_7_fu_744_p2 : convolution_mulfilter_ap_int_ap_fu_312);

assign tmp10_cast_fu_2751_p1 = $signed(tmp10_fu_2745_p2);

assign tmp10_fu_2745_p2 = ($signed(tmp_31_0_6_cast_fu_1763_p1) + $signed(tmp11_cast_fu_2741_p1));

assign tmp11_cast_fu_2741_p1 = $signed(tmp_fu_2735_p2);

assign tmp11_fu_2755_p2 = ($signed(tmp_31_1_4_cast_fu_1873_p1) + $signed(tmp_31_1_3_cast_fu_1851_p1));

assign tmp12_cast_fu_2771_p1 = $signed(tmp12_fu_2765_p2);

assign tmp12_fu_2765_p2 = ($signed(tmp_31_1_2_cast_fu_1829_p1) + $signed(tmp13_cast_fu_2761_p1));

assign tmp13_cast_fu_2761_p1 = $signed(tmp11_fu_2755_p2);

assign tmp13_fu_2795_p2 = ($signed(tmp_31_2_cast_fu_1938_p1) + $signed(tmp_31_1_6_cast_fu_1916_p1));

assign tmp14_cast_fu_2901_p1 = $signed(tmp14_fu_2895_p2);

assign tmp14_fu_2895_p2 = ($signed(tmp15_cast_fu_2841_p1) + $signed(tmp20_cast_fu_2891_p1));

assign tmp15_cast_fu_2841_p1 = $signed(tmp15_fu_2835_p2);

assign tmp15_fu_2835_p2 = ($signed(tmp16_cast_fu_2811_p1) + $signed(tmp18_cast_fu_2831_p1));

assign tmp16_cast_fu_2811_p1 = $signed(tmp16_fu_2805_p2);

assign tmp16_fu_2805_p2 = ($signed(tmp_31_1_5_cast_fu_1894_p1) + $signed(tmp17_cast_fu_2801_p1));

assign tmp17_cast_fu_2801_p1 = $signed(tmp13_fu_2795_p2);

assign tmp17_fu_2815_p2 = ($signed(tmp_31_2_3_cast_fu_2004_p1) + $signed(tmp_31_2_2_cast_fu_1982_p1));

assign tmp18_cast_fu_2831_p1 = $signed(tmp18_fu_2825_p2);

assign tmp18_fu_2825_p2 = ($signed(tmp_31_2_1_cast_fu_1960_p1) + $signed(tmp19_cast_fu_2821_p1));

assign tmp19_cast_fu_2821_p1 = $signed(tmp17_fu_2815_p2);

assign tmp19_fu_2845_p2 = ($signed(tmp_31_2_6_cast_fu_2069_p1) + $signed(tmp_31_2_5_cast_fu_2047_p1));

assign tmp1_cast_fu_704_p1 = tmp1_fu_698_p2;

assign tmp1_fu_698_p2 = (col_cast_fu_694_p1 + p_shl1_mid2_fu_646_p3);

assign tmp20_cast_fu_2891_p1 = $signed(tmp20_fu_2885_p2);

assign tmp20_fu_2885_p2 = ($signed(tmp21_cast_fu_2861_p1) + $signed(tmp23_cast_fu_2881_p1));

assign tmp21_cast_fu_2861_p1 = $signed(tmp21_fu_2855_p2);

assign tmp21_fu_2855_p2 = ($signed(tmp_31_2_4_cast_fu_2026_p1) + $signed(tmp22_cast_fu_2851_p1));

assign tmp22_cast_fu_2851_p1 = $signed(tmp19_fu_2845_p2);

assign tmp22_fu_2865_p2 = ($signed(tmp_31_3_2_cast_fu_2135_p1) + $signed(tmp_31_3_1_cast_fu_2113_p1));

assign tmp23_cast_fu_2881_p1 = $signed(tmp23_fu_2875_p2);

assign tmp23_fu_2875_p2 = ($signed(tmp_31_3_cast_fu_2091_p1) + $signed(tmp24_cast_fu_2871_p1));

assign tmp24_cast_fu_2871_p1 = $signed(tmp22_fu_2865_p2);

assign tmp24_fu_2915_p2 = ($signed(tmp_31_3_5_cast_fu_2200_p1) + $signed(tmp_31_3_4_cast_fu_2179_p1));

assign tmp25_cast_fu_3151_p1 = $signed(tmp25_fu_3145_p2);

assign tmp25_fu_3145_p2 = ($signed(tmp26_cast_fu_3021_p1) + $signed(tmp37_cast_fu_3141_p1));

assign tmp26_cast_fu_3021_p1 = $signed(tmp26_fu_3015_p2);

assign tmp26_fu_3015_p2 = ($signed(tmp27_cast_fu_2961_p1) + $signed(tmp32_cast_fu_3011_p1));

assign tmp27_cast_fu_2961_p1 = $signed(tmp27_fu_2955_p2);

assign tmp27_fu_2955_p2 = ($signed(tmp28_cast_fu_2931_p1) + $signed(tmp30_cast_fu_2951_p1));

assign tmp28_cast_fu_2931_p1 = $signed(tmp28_fu_2925_p2);

assign tmp28_fu_2925_p2 = ($signed(tmp_31_3_3_cast_fu_2157_p1) + $signed(tmp29_cast_fu_2921_p1));

assign tmp29_cast_fu_2921_p1 = $signed(tmp24_fu_2915_p2);

assign tmp29_fu_2935_p2 = ($signed(tmp_31_4_1_cast_fu_2266_p1) + $signed(tmp_31_4_cast_fu_2244_p1));

assign tmp2_cast_fu_2911_p1 = $signed(tmp2_fu_2905_p2);

assign tmp2_fu_2905_p2 = ($signed(tmp3_cast_fu_2791_p1) + $signed(tmp14_cast_fu_2901_p1));

assign tmp30_cast_fu_2951_p1 = $signed(tmp30_fu_2945_p2);

assign tmp30_fu_2945_p2 = ($signed(tmp_31_3_6_cast_fu_2222_p1) + $signed(tmp31_cast_fu_2941_p1));

assign tmp31_cast_fu_2941_p1 = $signed(tmp29_fu_2935_p2);

assign tmp31_fu_2965_p2 = ($signed(tmp_31_4_4_cast_fu_2332_p1) + $signed(tmp_31_4_3_cast_fu_2310_p1));

assign tmp32_cast_fu_3011_p1 = $signed(tmp32_fu_3005_p2);

assign tmp32_fu_3005_p2 = ($signed(tmp33_cast_fu_2981_p1) + $signed(tmp35_cast_fu_3001_p1));

assign tmp33_cast_fu_2981_p1 = $signed(tmp33_fu_2975_p2);

assign tmp33_fu_2975_p2 = ($signed(tmp_31_4_2_cast_fu_2288_p1) + $signed(tmp34_cast_fu_2971_p1));

assign tmp34_cast_fu_2971_p1 = $signed(tmp31_fu_2965_p2);

assign tmp34_fu_2985_p2 = ($signed(tmp_31_5_cast_fu_2397_p1) + $signed(tmp_31_4_6_cast_fu_2375_p1));

assign tmp35_cast_fu_3001_p1 = $signed(tmp35_fu_2995_p2);

assign tmp35_fu_2995_p2 = ($signed(tmp_31_4_5_cast_fu_2353_p1) + $signed(tmp36_cast_fu_2991_p1));

assign tmp36_cast_fu_2991_p1 = $signed(tmp34_fu_2985_p2);

assign tmp36_fu_3025_p2 = ($signed(tmp_31_5_3_cast_fu_2463_p1) + $signed(tmp_31_5_2_cast_fu_2441_p1));

assign tmp37_cast_fu_3141_p1 = $signed(tmp37_fu_3135_p2);

assign tmp37_fu_3135_p2 = ($signed(tmp38_cast_fu_3071_p1) + $signed(tmp43_cast_fu_3131_p1));

assign tmp38_cast_fu_3071_p1 = $signed(tmp38_fu_3065_p2);

assign tmp38_fu_3065_p2 = ($signed(tmp39_cast_fu_3041_p1) + $signed(tmp41_cast_fu_3061_p1));

assign tmp39_cast_fu_3041_p1 = $signed(tmp39_fu_3035_p2);

assign tmp39_fu_3035_p2 = ($signed(tmp_31_5_1_cast_fu_2419_p1) + $signed(tmp40_cast_fu_3031_p1));

assign tmp3_cast_fu_2791_p1 = $signed(tmp3_fu_2785_p2);

assign tmp3_fu_2785_p2 = ($signed(tmp4_cast_fu_2731_p1) + $signed(tmp9_cast_fu_2781_p1));

assign tmp40_cast_fu_3031_p1 = $signed(tmp36_fu_3025_p2);

assign tmp40_fu_3045_p2 = ($signed(tmp_31_5_6_cast_fu_2528_p1) + $signed(tmp_31_5_5_cast_fu_2506_p1));

assign tmp41_cast_fu_3061_p1 = $signed(tmp41_fu_3055_p2);

assign tmp41_fu_3055_p2 = ($signed(tmp_31_5_4_cast_fu_2485_p1) + $signed(tmp42_cast_fu_3051_p1));

assign tmp42_cast_fu_3051_p1 = $signed(tmp40_fu_3045_p2);

assign tmp42_fu_3075_p2 = ($signed(tmp_31_6_2_cast_fu_2594_p1) + $signed(tmp_31_6_1_cast_fu_2572_p1));

assign tmp43_cast_fu_3131_p1 = $signed(tmp43_fu_3125_p2);

assign tmp43_fu_3125_p2 = ($signed(tmp44_cast_fu_3091_p1) + $signed(tmp46_cast_fu_3121_p1));

assign tmp44_cast_fu_3091_p1 = $signed(tmp44_fu_3085_p2);

assign tmp44_fu_3085_p2 = ($signed(tmp_31_6_cast_fu_2550_p1) + $signed(tmp45_cast_fu_3081_p1));

assign tmp45_cast_fu_3081_p1 = $signed(tmp42_fu_3075_p2);

assign tmp45_fu_3095_p2 = ($signed(tmp_31_6_4_cast_fu_2638_p1) + $signed(tmp_31_6_3_cast_fu_2616_p1));

assign tmp46_cast_fu_3121_p1 = $signed(tmp46_fu_3115_p2);

assign tmp46_fu_3115_p2 = ($signed(tmp47_cast_fu_3101_p1) + $signed(tmp48_cast_fu_3111_p1));

assign tmp47_cast_fu_3101_p1 = $signed(tmp45_fu_3095_p2);

assign tmp47_fu_3105_p2 = ($signed(tmp_31_6_6_cast_fu_2681_p1) + $signed(tmp_31_6_5_cast_fu_2659_p1));

assign tmp48_cast_fu_3111_p1 = $signed(tmp47_fu_3105_p2);

assign tmp4_cast_fu_2731_p1 = $signed(tmp4_fu_2725_p2);

assign tmp4_fu_2725_p2 = ($signed(tmp5_cast_fu_2701_p1) + $signed(tmp7_cast_fu_2721_p1));

assign tmp5_cast_fu_2701_p1 = $signed(tmp5_fu_2695_p2);

assign tmp5_fu_2695_p2 = ($signed(tmp_311_cast_fu_1632_p1) + $signed(tmp6_cast_fu_2691_p1));

assign tmp6_cast_fu_2691_p1 = $signed(tmp6_fu_2685_p2);

assign tmp6_fu_2685_p2 = ($signed(tmp_31_0_2_cast_fu_1676_p1) + $signed(tmp_31_0_1_cast_fu_1654_p1));

assign tmp7_cast_fu_2721_p1 = $signed(tmp7_fu_2715_p2);

assign tmp7_fu_2715_p2 = ($signed(tmp_31_0_3_cast_fu_1698_p1) + $signed(tmp8_cast_fu_2711_p1));

assign tmp8_cast_fu_2711_p1 = $signed(tmp8_fu_2705_p2);

assign tmp8_fu_2705_p2 = ($signed(tmp_31_0_5_cast_fu_1741_p1) + $signed(tmp_31_0_4_cast_fu_1720_p1));

assign tmp9_cast_fu_2781_p1 = $signed(tmp9_fu_2775_p2);

assign tmp9_fu_2775_p2 = ($signed(tmp10_cast_fu_2751_p1) + $signed(tmp12_cast_fu_2771_p1));

assign tmp_10_fu_795_p2 = ((col_mid2_fu_612_p3 < ap_const_lv10_280) ? 1'b1 : 1'b0);

assign tmp_11_fu_801_p1 = col_mid2_fu_612_p3;

assign tmp_12_fu_1234_p1 = col_mid2_reg_3274;

assign tmp_13_fu_823_p2 = ((col_mid2_fu_612_p3 > ap_const_lv10_2) ? 1'b1 : 1'b0);

assign tmp_1_fu_660_p2 = ((row_phi_fu_503_p4 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_1_mid1_fu_654_p2 = ((row_s_fu_620_p2 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_1_mid2_fu_666_p3 = ((exitcond_fu_606_p2[0:0] === 1'b1) ? tmp_1_mid1_fu_654_p2 : tmp_1_fu_660_p2);

assign tmp_2_fu_680_p2 = ((row_phi_fu_503_p4 > ap_const_lv9_2) ? 1'b1 : 1'b0);

assign tmp_2_mid1_fu_674_p2 = ((row_s_fu_620_p2 > ap_const_lv9_2) ? 1'b1 : 1'b0);

assign tmp_2_mid2_fu_686_p3 = ((exitcond_fu_606_p2[0:0] === 1'b1) ? tmp_2_mid1_fu_674_p2 : tmp_2_fu_680_p2);

assign tmp_311_cast_fu_1632_p1 = $signed(r_V_s_fu_1626_p2);

assign tmp_31_0_1_cast_fu_1654_p1 = $signed(r_V_2_0_1_fu_1648_p2);

assign tmp_31_0_2_cast_fu_1676_p1 = $signed(r_V_2_0_2_fu_1670_p2);

assign tmp_31_0_3_cast_fu_1698_p1 = $signed(r_V_2_0_3_fu_1692_p2);

assign tmp_31_0_4_cast_fu_1720_p1 = $signed(r_V_2_0_4_fu_1714_p2);

assign tmp_31_0_5_cast_fu_1741_p1 = $signed(r_V_2_0_5_fu_1735_p2);

assign tmp_31_0_6_cast_fu_1763_p1 = $signed(r_V_2_0_6_fu_1757_p2);

assign tmp_31_1_1_cast_fu_1807_p1 = $signed(r_V_2_1_1_fu_1801_p2);

assign tmp_31_1_2_cast_fu_1829_p1 = $signed(r_V_2_1_2_fu_1823_p2);

assign tmp_31_1_3_cast_fu_1851_p1 = $signed(r_V_2_1_3_fu_1845_p2);

assign tmp_31_1_4_cast_fu_1873_p1 = $signed(r_V_2_1_4_fu_1867_p2);

assign tmp_31_1_5_cast_fu_1894_p1 = $signed(r_V_2_1_5_fu_1888_p2);

assign tmp_31_1_6_cast_fu_1916_p1 = $signed(r_V_2_1_6_fu_1910_p2);

assign tmp_31_1_cast_fu_1785_p1 = $signed(r_V_2_1_fu_1779_p2);

assign tmp_31_2_1_cast_fu_1960_p1 = $signed(r_V_2_2_1_fu_1954_p2);

assign tmp_31_2_2_cast_fu_1982_p1 = $signed(r_V_2_2_2_fu_1976_p2);

assign tmp_31_2_3_cast_fu_2004_p1 = $signed(r_V_2_2_3_fu_1998_p2);

assign tmp_31_2_4_cast_fu_2026_p1 = $signed(r_V_2_2_4_fu_2020_p2);

assign tmp_31_2_5_cast_fu_2047_p1 = $signed(r_V_2_2_5_fu_2041_p2);

assign tmp_31_2_6_cast_fu_2069_p1 = $signed(r_V_2_2_6_fu_2063_p2);

assign tmp_31_2_cast_fu_1938_p1 = $signed(r_V_2_2_fu_1932_p2);

assign tmp_31_3_1_cast_fu_2113_p1 = $signed(r_V_2_3_1_fu_2107_p2);

assign tmp_31_3_2_cast_fu_2135_p1 = $signed(r_V_2_3_2_fu_2129_p2);

assign tmp_31_3_3_cast_fu_2157_p1 = $signed(r_V_2_3_3_fu_2151_p2);

assign tmp_31_3_4_cast_fu_2179_p1 = $signed(r_V_2_3_4_fu_2173_p2);

assign tmp_31_3_5_cast_fu_2200_p1 = $signed(r_V_2_3_5_fu_2194_p2);

assign tmp_31_3_6_cast_fu_2222_p1 = $signed(r_V_2_3_6_fu_2216_p2);

assign tmp_31_3_cast_fu_2091_p1 = $signed(r_V_2_3_fu_2085_p2);

assign tmp_31_4_1_cast_fu_2266_p1 = $signed(r_V_2_4_1_fu_2260_p2);

assign tmp_31_4_2_cast_fu_2288_p1 = $signed(r_V_2_4_2_fu_2282_p2);

assign tmp_31_4_3_cast_fu_2310_p1 = $signed(r_V_2_4_3_fu_2304_p2);

assign tmp_31_4_4_cast_fu_2332_p1 = $signed(r_V_2_4_4_fu_2326_p2);

assign tmp_31_4_5_cast_fu_2353_p1 = $signed(r_V_2_4_5_fu_2347_p2);

assign tmp_31_4_6_cast_fu_2375_p1 = $signed(r_V_2_4_6_fu_2369_p2);

assign tmp_31_4_cast_fu_2244_p1 = $signed(r_V_2_4_fu_2238_p2);

assign tmp_31_5_1_cast_fu_2419_p1 = $signed(r_V_2_5_1_fu_2413_p2);

assign tmp_31_5_2_cast_fu_2441_p1 = $signed(r_V_2_5_2_fu_2435_p2);

assign tmp_31_5_3_cast_fu_2463_p1 = $signed(r_V_2_5_3_fu_2457_p2);

assign tmp_31_5_4_cast_fu_2485_p1 = $signed(r_V_2_5_4_fu_2479_p2);

assign tmp_31_5_5_cast_fu_2506_p1 = $signed(r_V_2_5_5_fu_2500_p2);

assign tmp_31_5_6_cast_fu_2528_p1 = $signed(r_V_2_5_6_fu_2522_p2);

assign tmp_31_5_cast_fu_2397_p1 = $signed(r_V_2_5_fu_2391_p2);

assign tmp_31_6_1_cast_fu_2572_p1 = $signed(r_V_2_6_1_fu_2566_p2);

assign tmp_31_6_2_cast_fu_2594_p1 = $signed(r_V_2_6_2_fu_2588_p2);

assign tmp_31_6_3_cast_fu_2616_p1 = $signed(r_V_2_6_3_fu_2610_p2);

assign tmp_31_6_4_cast_fu_2638_p1 = $signed(r_V_2_6_4_fu_2632_p2);

assign tmp_31_6_5_cast_fu_2659_p1 = $signed(r_V_2_6_5_fu_2653_p2);

assign tmp_31_6_6_cast_fu_2681_p1 = $signed(r_V_2_6_6_fu_2675_p2);

assign tmp_31_6_cast_fu_2550_p1 = $signed(r_V_2_6_fu_2544_p2);

assign tmp_3_fu_779_p2 = (sel_SEBB1_fu_758_p3 + ap_const_lv32_1);

assign tmp_4_fu_714_p2 = ((iteration_fu_708_p2 < ap_const_lv19_31) ? 1'b1 : 1'b0);

assign tmp_5_fu_738_p2 = (($signed(convolution_filter_ap_int_ap_1_fu_308) > $signed(32'b110)) ? 1'b1 : 1'b0);

assign tmp_63_fu_771_p1 = sel_SEBB_fu_750_p3[2:0];

assign tmp_64_fu_775_p1 = sel_SEBB1_fu_758_p3[2:0];

assign tmp_65_fu_3175_p1 = grp_fu_3169_p2[7:0];

assign tmp_6_fu_720_p2 = ((iteration_fu_708_p2 == ap_const_lv19_31) ? 1'b1 : 1'b0);

assign tmp_7_fu_744_p2 = (ap_const_lv32_1 + convolution_mulfilter_ap_int_ap_fu_312);

assign tmp_8_fu_726_p2 = ((iteration_fu_708_p2 == ap_const_lv19_32) ? 1'b1 : 1'b0);

assign tmp_fu_2735_p2 = ($signed(tmp_31_1_1_cast_fu_1807_p1) + $signed(tmp_31_1_cast_fu_1785_p1));

assign tmp_s_fu_766_p1 = iteration_fu_708_p2;

endmodule //convolution_filter
