// Seed: 375796792
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output wire id_6,
    input wand id_7
);
  assign id_6 = 1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd62
) (
    input wire id_0,
    input wand id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5
    , id_16,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    output wor id_10,
    input wor _id_11,
    output uwire id_12,
    input uwire id_13,
    input wor id_14
);
  parameter id_17 = 1;
  logic [{  id_11  ,  1 'b0 } : -1 'b0] id_18;
  logic [-1 : 1] id_19;
  ;
  module_0 modCall_1 (
      id_10,
      id_9,
      id_6,
      id_4,
      id_14,
      id_10,
      id_12,
      id_7
  );
endmodule
