
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
##################################################
# Read design and library
##################################################
# Set the top_level name
set top_level PE
PE
# In this file, libray path and libraries which are used are defined
source -verbose "../common_scripts/common.tcl" 
. /courses/ee6321/share/ibm13rflpvt/synopsys/
dw_foundation.sldb
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
# Read verilog files
read_verilog {../../verilog/pe.v}
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall21/zs2470/systola/verilog/pe.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/zs2470/systola/verilog/pe.v

Inferred memory devices in process
	in routine PE line 22 in file
		'/homes/user/stud/fall21/zs2470/systola/verilog/pe.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     out_reg_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_a_reg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_w_reg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    out_f_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/zs2470/systola/verilog/PE.db:PE'
Loaded 1 design.
Current design is 'PE'.
PE
# List the names of the designs loaded in memory
# Note: This command don't have any functionality for synthesis
#       This is for debugging
list_designs
PE (*)
1
# Check errors
if { [check_error -v] == 1 } { exit 1 }
# Set the current design
# Note: The active design is called the current design
#       Most commands are specific to the current design
current_design $top_level
Current design is 'PE'.
{PE}
# Link the design
# Note: The design must be connected to all the library components and designs if references
#       For each subdesign, a reference and a link must exist between the subdesign and a design or component
#       in the link libraries
link

  Linking design 'PE'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PE                          /homes/user/stud/fall21/zs2470/systola/verilog/PE.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
##################################################
# Define design rule constraints                    
##################################################
# Set maximum fanout of gates
# Note: This command sets the maximum allowable fanout load for the listed input ports
#       The object lists specifies a list of input ports and/or designs on which the max_fanout attribute is to be set
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
# Set a maximum capacitance for the nets attached to named ports or to all the nets in a design
set_max_capacitance 0.005 [all_inputs]
1
# Verify the design consistency
# Note: This command reports an error that DC cannot resolve or a warning
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sun Apr 10 00:49:12 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'PE', cell 'C220' does not drive any nets. (LINT-1)
1
##################################################
# Define design optimization constraints
##################################################
# Set timing environment through another .tcl file
source -verbose "./timing.tcl"
4
0.01
0.01
clk
clk
1
1
1
1
1
1
0.1
0.1
0.005
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
1
1
1
1
# Set the fix_multiple_port_nets attribute to a specified value on the current design or a list of designs
# Note: '-all' option inserts buffers to the ports
#       '-buffer_constants' option inserts buffers to logic constants instead of duplicating them
set_fix_multiple_port_nets -all -buffer_constants
1
##################################################
# Optimize the design
##################################################
# Verify the design consistency
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sun Apr 10 00:49:12 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'PE', cell 'C220' does not drive any nets. (LINT-1)
1
# Set the current design
current_design $top_level
Current design is 'PE'.
{PE}
# Link the design
link

  Linking design 'PE'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PE                          /homes/user/stud/fall21/zs2470/systola/verilog/PE.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
# Synthesize the design
# Note : This command performs a high-effort compile on the current design for better quality of results (QoR)
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'PE'

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PE'
 Implement Synthetic for 'PE'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03    7493.8      1.02      23.2     136.0                           10012.2178      0.00  
  Mapping 'PE_DP_OP_9J1_122_2482_1'
Information: Added key list 'DesignWare' to design 'PE'. (DDB-72)
    0:00:03    8786.9      0.45       9.6     135.0                           12135.7441      0.00  
    0:00:03    8786.9      0.45       9.6     135.0                           12135.7441      0.00  
    0:00:03    8812.8      0.45       9.8     135.0                           12182.0049      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03    8349.1      0.21       2.9     131.0                           11453.7695      0.00  
    0:00:03    8330.4      0.21       2.9     131.0                           11420.0303      0.00  
    0:00:03    8330.4      0.21       2.9     131.0                           11420.0303      0.00  
    0:00:04    8755.2      0.19       2.6     129.0                           12033.5986      0.00  
    0:00:04    8755.2      0.19       2.6     129.0                           12033.5986      0.00  
    0:00:04    8850.2      0.11       1.3     129.1                           12177.0176      0.00  
    0:00:04    8850.2      0.11       1.3     129.1                           12177.0176      0.00  
    0:00:04    9339.8      0.09       0.9     128.1                           12917.9814      0.00  
    0:00:04    9339.8      0.09       0.9     128.1                           12917.9814      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    9456.5      0.00       0.0     124.2                           13107.6514      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:05    9646.6      0.00       0.0       0.0                           13152.6328      0.00  
    0:00:05    9646.6      0.00       0.0       0.0                           13152.6328      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05    9646.6      0.00       0.0       0.0                           13152.6328      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:05    9028.8      0.00       0.0       0.0                           12088.1934      0.00  
    0:00:05    9028.8      0.00       0.0       0.0                           12088.1934      0.00  
    0:00:05    9028.8      0.00       0.0       0.0                           12088.1934      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05    9020.2      0.00       0.0       0.0                           12070.0010      0.00  
    0:00:05    8858.9      0.00       0.0       0.0                           11801.7949      0.00  
    0:00:05    8858.9      0.00       0.0       0.0                           11801.7949      0.00  
    0:00:05    8858.9      0.00       0.0       0.0                           11801.7949      0.00  
    0:00:05    8858.9      0.00       0.0       0.0                           11801.7949      0.00  
    0:00:05    8756.6      0.00       0.0       0.0                           11633.3750      0.00  
    0:00:05    8756.6      0.00       0.0       0.0                           11633.3750      0.00  
    0:00:05    8756.6      0.00       0.0       0.0                           11633.3750      0.00  
    0:00:05    8756.6      0.00       0.0       0.0                           11633.3750      0.00  
    0:00:05    8388.0      0.00       0.0       0.0                           10996.8945      0.00  
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
##################################################
# Analyze and resolve design problems
##################################################
# Verify the design consistency
check_design
1
# Rename modules, signals according to the naming rules
source -verbose "../common_scripts/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
PE              port    out                     out0
PE              port    out[31]                 out0[31]
PE              port    out[30]                 out0[30]
PE              port    out[29]                 out0[29]
PE              port    out[28]                 out0[28]
PE              port    out[27]                 out0[27]
PE              port    out[26]                 out0[26]
PE              port    out[25]                 out0[25]
PE              port    out[24]                 out0[24]
PE              port    out[23]                 out0[23]
PE              port    out[22]                 out0[22]
PE              port    out[21]                 out0[21]
PE              port    out[20]                 out0[20]
PE              port    out[19]                 out0[19]
PE              port    out[18]                 out0[18]
PE              port    out[17]                 out0[17]
PE              port    out[16]                 out0[16]
PE              port    out[15]                 out0[15]
PE              port    out[14]                 out0[14]
PE              port    out[13]                 out0[13]
PE              port    out[12]                 out0[12]
PE              port    out[11]                 out0[11]
PE              port    out[10]                 out0[10]
PE              port    out[9]                  out0[9]
PE              port    out[8]                  out0[8]
PE              port    out[7]                  out0[7]
PE              port    out[6]                  out0[6]
PE              port    out[5]                  out0[5]
PE              port    out[4]                  out0[4]
PE              port    out[3]                  out0[3]
PE              port    out[2]                  out0[2]
PE              port    out[1]                  out0[1]
PE              port    out[0]                  out0[0]
PE              cell    out_reg_reg[12]         out_reg_reg_12_
PE              cell    out_a_reg_reg[7]        out_a_reg_reg_7_
PE              cell    out_a_reg_reg[6]        out_a_reg_reg_6_
PE              cell    out_a_reg_reg[5]        out_a_reg_reg_5_
PE              cell    out_a_reg_reg[4]        out_a_reg_reg_4_
PE              cell    out_a_reg_reg[3]        out_a_reg_reg_3_
PE              cell    out_a_reg_reg[2]        out_a_reg_reg_2_
PE              cell    out_a_reg_reg[1]        out_a_reg_reg_1_
PE              cell    out_a_reg_reg[0]        out_a_reg_reg_0_
PE              cell    out_w_reg_reg[7]        out_w_reg_reg_7_
PE              cell    out_w_reg_reg[6]        out_w_reg_reg_6_
PE              cell    out_w_reg_reg[5]        out_w_reg_reg_5_
PE              cell    out_w_reg_reg[4]        out_w_reg_reg_4_
PE              cell    out_w_reg_reg[3]        out_w_reg_reg_3_
PE              cell    out_w_reg_reg[2]        out_w_reg_reg_2_
PE              cell    out_w_reg_reg[1]        out_w_reg_reg_1_
PE              cell    out_w_reg_reg[0]        out_w_reg_reg_0_
PE              cell    out_reg_reg[7]          out_reg_reg_7_
PE              cell    out_reg_reg[0]          out_reg_reg_0_
PE              cell    out_reg_reg[2]          out_reg_reg_2_
PE              cell    out_reg_reg[10]         out_reg_reg_10_
PE              cell    out_reg_reg[19]         out_reg_reg_19_
PE              cell    out_reg_reg[17]         out_reg_reg_17_
PE              cell    out_reg_reg[9]          out_reg_reg_9_
PE              cell    out_reg_reg[5]          out_reg_reg_5_
PE              cell    out_reg_reg[3]          out_reg_reg_3_
PE              cell    out_reg_reg[6]          out_reg_reg_6_
PE              cell    out_reg_reg[1]          out_reg_reg_1_
PE              cell    out_reg_reg[11]         out_reg_reg_11_
PE              cell    out_reg_reg[4]          out_reg_reg_4_
PE              cell    out_reg_reg[26]         out_reg_reg_26_
PE              cell    out_reg_reg[16]         out_reg_reg_16_
PE              cell    out_reg_reg[18]         out_reg_reg_18_
PE              cell    out_reg_reg[8]          out_reg_reg_8_
PE              cell    out_reg_reg[13]         out_reg_reg_13_
PE              cell    out_reg_reg[20]         out_reg_reg_20_
PE              cell    out_reg_reg[21]         out_reg_reg_21_
PE              cell    out_reg_reg[25]         out_reg_reg_25_
PE              cell    out_reg_reg[24]         out_reg_reg_24_
PE              cell    out_reg_reg[15]         out_reg_reg_15_
PE              cell    out_reg_reg[14]         out_reg_reg_14_
PE              cell    out_reg_reg[29]         out_reg_reg_29_
PE              cell    out_reg_reg[27]         out_reg_reg_27_
PE              cell    out_reg_reg[23]         out_reg_reg_23_
PE              cell    out_reg_reg[28]         out_reg_reg_28_
PE              cell    out_reg_reg[22]         out_reg_reg_22_
PE              cell    out_reg_reg[30]         out_reg_reg_30_
PE              cell    out_reg_reg[31]         out_reg_reg_31_
PE              net     out                     out0
PE              net     out[31]                 out0[31]
PE              net     out[30]                 out0[30]
PE              net     out[29]                 out0[29]
PE              net     out[28]                 out0[28]
PE              net     out[27]                 out0[27]
PE              net     out[26]                 out0[26]
PE              net     out[25]                 out0[25]
PE              net     out[24]                 out0[24]
PE              net     out[23]                 out0[23]
PE              net     out[22]                 out0[22]
PE              net     out[21]                 out0[21]
PE              net     out[20]                 out0[20]
PE              net     out[19]                 out0[19]
PE              net     out[18]                 out0[18]
PE              net     out[17]                 out0[17]
PE              net     out[16]                 out0[16]
PE              net     out[15]                 out0[15]
PE              net     out[14]                 out0[14]
PE              net     out[13]                 out0[13]
PE              net     out[12]                 out0[12]
PE              net     out[11]                 out0[11]
PE              net     out[10]                 out0[10]
PE              net     out[9]                  out0[9]
PE              net     out[8]                  out0[8]
PE              net     out[7]                  out0[7]
PE              net     out[6]                  out0[6]
PE              net     out[5]                  out0[5]
PE              net     out[4]                  out0[4]
PE              net     out[3]                  out0[3]
PE              net     out[2]                  out0[2]
PE              net     out[1]                  out0[1]
PE              net     out[0]                  out0[0]
1
1
# Generate a report file
set rpt_file "${top_level}.dc.rpt"
PE.dc.rpt
set maxpaths 20
20
check_design >> ${rpt_file}
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing_requirements >> ${rpt_file} 
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
##################################################
# Save the design database 
##################################################
# Generate structural verilog netlist
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall21/zs2470/systola/dc/pe_bzh/PE.nl.v'.
1
# Write a Standard Delay Format (SDF) file
# Note : SDF is an IEEE standard for the representation and interpretation of timing data
#        The SDF file includes delays (module path, device, interconnect, and port), timing checks (setup, hold, recovery, skew, width, and period),
#        timing constraints (path and skew), incremental and absolute delays, and so on
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall21/zs2470/systola/dc/pe_bzh/PE.syn.sdf'. (WT-3)
1
# Write a SDC file
# Note : SDC is a format used to specify the design intent, including the timing, power and area constraints for a design
write_sdc "${top_level}.syn.sdc" -version 1.7
1
# Finish synthesis
quit

Thank you...
