Warning (10268): Verilog HDL information at CAM.sv(6): always construct contains both blocking and non-blocking assignments File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_6/CAM.sv Line: 6
