Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TransitionLogic.vhd" in Library work.
Architecture transition_logic_arch of Entity transition_logic_intf is up to date.
Compiling vhdl file "C:/Users/Admin/Desktop/MKS/Lab_2_Example/OutputLogic.vhd" in Library work.
Entity <out_logic_intf> compiled.
Entity <out_logic_intf> (Architecture <out_logic_arch>) compiled.
Compiling vhdl file "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel.vhf" in Library work.
Architecture cc16re_hxilinx_toplevel_v of Entity cc16re_hxilinx_toplevel is up to date.
Architecture behavioral of Entity lightcontroller_muser_toplevel is up to date.
Architecture behavioral of Entity toplevel is up to date.
Compiling vhdl file "C:/Users/Admin/Desktop/MKS/Lab_2_Example/LightController.vhf" in Library work.
Architecture behavioral of Entity lightcontroller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopLevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CC16RE_HXILINX_TopLevel> in library <work> (architecture <cc16re_hxilinx_toplevel_v>).

Analyzing hierarchy for entity <LightController_MUSER_TopLevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <transition_logic_intf> in library <work> (architecture <transition_logic_arch>).

Analyzing hierarchy for entity <out_logic_intf> in library <work> (architecture <out_logic_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopLevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel.vhf" line 196: Unconnected output port 'CEO' of component 'CC16RE_HXILINX_TopLevel'.
WARNING:Xst:753 - "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel.vhf" line 196: Unconnected output port 'Q' of component 'CC16RE_HXILINX_TopLevel'.
    Set user-defined property "HU_SET =  XLXI_2_2" for instance <XLXI_2> in unit <TopLevel>.
WARNING:Xst:753 - "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel.vhf" line 204: Unconnected output port 'CEO' of component 'CC16RE_HXILINX_TopLevel'.
WARNING:Xst:753 - "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel.vhf" line 204: Unconnected output port 'TC' of component 'CC16RE_HXILINX_TopLevel'.
    Set user-defined property "HU_SET =  XLXI_3_3" for instance <XLXI_3> in unit <TopLevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_12> in unit <TopLevel>.
Entity <TopLevel> analyzed. Unit <TopLevel> generated.

Analyzing Entity <CC16RE_HXILINX_TopLevel> in library <work> (Architecture <cc16re_hxilinx_toplevel_v>).
Entity <CC16RE_HXILINX_TopLevel> analyzed. Unit <CC16RE_HXILINX_TopLevel> generated.

Analyzing Entity <LightController_MUSER_TopLevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <LightController_MUSER_TopLevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_18> in unit <LightController_MUSER_TopLevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <LightController_MUSER_TopLevel>.
Entity <LightController_MUSER_TopLevel> analyzed. Unit <LightController_MUSER_TopLevel> generated.

Analyzing Entity <transition_logic_intf> in library <work> (Architecture <transition_logic_arch>).
Entity <transition_logic_intf> analyzed. Unit <transition_logic_intf> generated.

Analyzing Entity <out_logic_intf> in library <work> (Architecture <out_logic_arch>).
Entity <out_logic_intf> analyzed. Unit <out_logic_intf> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CC16RE_HXILINX_TopLevel>.
    Related source file is "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel.vhf".
    Found 16-bit up counter for signal <COUNT>.
    Summary:
	inferred   1 Counter(s).
Unit <CC16RE_HXILINX_TopLevel> synthesized.


Synthesizing Unit <transition_logic_intf>.
    Related source file is "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TransitionLogic.vhd".
Unit <transition_logic_intf> synthesized.


Synthesizing Unit <out_logic_intf>.
    Related source file is "C:/Users/Admin/Desktop/MKS/Lab_2_Example/OutputLogic.vhd".
Unit <out_logic_intf> synthesized.


Synthesizing Unit <LightController_MUSER_TopLevel>.
    Related source file is "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel.vhf".
Unit <LightController_MUSER_TopLevel> synthesized.


Synthesizing Unit <TopLevel>.
    Related source file is "C:/Users/Admin/Desktop/MKS/Lab_2_Example/TopLevel.vhf".
WARNING:Xst:646 - Signal <CNT_BUS<15:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CNT_BUS<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TopLevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopLevel> ...

Optimizing unit <CC16RE_HXILINX_TopLevel> ...
WARNING:Xst:2677 - Node <COUNT_6> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_7> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_3>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_3>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLevel, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLevel.ngr
Top Level Output File Name         : TopLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 88
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 14
#      MUXCY                       : 21
#      VCC                         : 3
#      XORCY                       : 22
# FlipFlops/Latches                : 26
#      FD                          : 4
#      FDRE                        : 22
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       22  out of    704     3%  
 Number of Slice Flip Flops:             26  out of   1408     1%  
 Number of 4 input LUTs:                 39  out of   1408     2%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    108    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXN_23(XLXI_10:O)                 | NONE(*)(XLXI_12)       | 4     |
XLXI_2/TC(XLXI_2/TC_cmp_eq000035:O)| NONE(*)(XLXI_3/COUNT_0)| 6     |
CLOCK                              | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.763ns (Maximum Frequency: 265.749MHz)
   Minimum input arrival time before clock: 2.970ns
   Maximum output required time after clock: 6.710ns
   Maximum combinational path delay: 6.889ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_23'
  Clock period: 3.052ns (frequency: 327.686MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               3.052ns (Levels of Logic = 2)
  Source:            XLXI_13/XLXI_18 (FF)
  Destination:       XLXI_13/XLXI_19 (FF)
  Source Clock:      XLXN_23 rising
  Destination Clock: XLXN_23 rising

  Data Path: XLXI_13/XLXI_18 to XLXI_13/XLXI_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.495   0.858  XLXI_13/XLXI_18 (XLXI_13/CUR_STATE<1>)
     LUT3:I0->O            1   0.561   0.380  XLXI_13/XLXI_20/NEXT_STATE_2_or0000_SW0 (N14)
     LUT3:I2->O            1   0.561   0.000  XLXI_13/XLXI_20/NEXT_STATE_2_or0000 (XLXI_13/NEXT_STATE<2>)
     FD:D                      0.197          XLXI_13/XLXI_19
    ----------------------------------------
    Total                      3.052ns (1.814ns logic, 1.238ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/TC'
  Clock period: 3.090ns (frequency: 323.625MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               3.090ns (Levels of Logic = 6)
  Source:            XLXI_3/COUNT_1 (FF)
  Destination:       XLXI_3/COUNT_5 (FF)
  Source Clock:      XLXI_2/TC rising
  Destination Clock: XLXI_2/TC rising

  Data Path: XLXI_3/COUNT_1 to XLXI_3/COUNT_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.495   0.465  COUNT_1 (COUNT_1)
     LUT1:I0->O            1   0.561   0.000  Mcount_COUNT_cy<1>_rt (Mcount_COUNT_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Mcount_COUNT_cy<1> (Mcount_COUNT_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<2> (Mcount_COUNT_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<3> (Mcount_COUNT_cy<3>)
     MUXCY:CI->O           0   0.065   0.000  Mcount_COUNT_cy<4> (Mcount_COUNT_cy<4>)
     XORCY:CI->O           1   0.654   0.000  Mcount_COUNT_xor<5> (Result<5>)
     FDRE:D                    0.197          COUNT_5
    ----------------------------------------
    Total                      3.090ns (2.625ns logic, 0.465ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 3.763ns (frequency: 265.749MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.763ns (Levels of Logic = 16)
  Source:            XLXI_2/COUNT_1 (FF)
  Destination:       XLXI_2/COUNT_15 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: XLXI_2/COUNT_1 to XLXI_2/COUNT_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.495   0.488  COUNT_1 (COUNT_1)
     LUT1:I0->O            1   0.561   0.000  Mcount_COUNT_cy<1>_rt (Mcount_COUNT_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Mcount_COUNT_cy<1> (Mcount_COUNT_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<2> (Mcount_COUNT_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<3> (Mcount_COUNT_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<4> (Mcount_COUNT_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<5> (Mcount_COUNT_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<6> (Mcount_COUNT_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<7> (Mcount_COUNT_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<8> (Mcount_COUNT_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<9> (Mcount_COUNT_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<10> (Mcount_COUNT_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<11> (Mcount_COUNT_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<12> (Mcount_COUNT_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_COUNT_cy<13> (Mcount_COUNT_cy<13>)
     MUXCY:CI->O           0   0.065   0.000  Mcount_COUNT_cy<14> (Mcount_COUNT_cy<14>)
     XORCY:CI->O           1   0.654   0.000  Mcount_COUNT_xor<15> (Result<15>)
     FDRE:D                    0.197          COUNT_15
    ----------------------------------------
    Total                      3.763ns (3.275ns logic, 0.488ns route)
                                       (87.0% logic, 13.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_23'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.970ns (Levels of Logic = 3)
  Source:            MODE (PAD)
  Destination:       XLXI_13/XLXI_19 (FF)
  Destination Clock: XLXN_23 rising

  Data Path: MODE to XLXI_13/XLXI_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.446  MODE_IBUF (MODE_IBUF)
     LUT3:I1->O            1   0.562   0.380  XLXI_13/XLXI_20/NEXT_STATE_2_or0000_SW0 (N14)
     LUT3:I2->O            1   0.561   0.000  XLXI_13/XLXI_20/NEXT_STATE_2_or0000 (XLXI_13/NEXT_STATE<2>)
     FD:D                      0.197          XLXI_13/XLXI_19
    ----------------------------------------
    Total                      2.970ns (2.144ns logic, 0.826ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_23'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              6.710ns (Levels of Logic = 2)
  Source:            XLXI_13/XLXI_17 (FF)
  Destination:       OUT_BUS<0> (PAD)
  Source Clock:      XLXN_23 rising

  Data Path: XLXI_13/XLXI_17 to OUT_BUS<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.495   0.901  XLXI_13/XLXI_17 (XLXI_13/CUR_STATE<0>)
     LUT4:I0->O            1   0.561   0.357  XLXI_13/XLXI_21/OUT_BUS_0_or00001 (OUT_BUS_0_OBUF)
     OBUF:I->O                 4.396          OUT_BUS_0_OBUF (OUT_BUS<0>)
    ----------------------------------------
    Total                      6.710ns (5.452ns logic, 1.258ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.889ns (Levels of Logic = 3)
  Source:            TEST (PAD)
  Destination:       OUT_BUS<6> (PAD)

  Data Path: TEST to OUT_BUS<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.824   0.751  TEST_IBUF (TEST_IBUF)
     LUT4:I0->O            1   0.561   0.357  XLXI_13/XLXI_21/OUT_BUS_5_or00001 (OUT_BUS_5_OBUF)
     OBUF:I->O                 4.396          OUT_BUS_5_OBUF (OUT_BUS<5>)
    ----------------------------------------
    Total                      6.889ns (5.781ns logic, 1.108ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.27 secs
 
--> 

Total memory usage is 4510840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

