# A makefile for an automated compilation

CC = gcc
SRC = main.c school.c
OBJ = main.o school.o
NAME = school

all: $(SRC)
	$(CC) -c $(SRC)
	$(CC) $(OBJ) -o $(NAME)
