-- VHDL Entity ece411.wbStage.interface
--
-- Created:
--          by - wheele11.ews (gelib-057-06.ews.illinois.edu)
--          at - 19:53:51 03/09/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY wbStage IS
   PORT( 
      CLK         : IN     std_logic;
      wb_aluout   : IN     LC3b_word;
      wb_dr       : IN     LC3B_REG;
      wb_instr    : IN     LC3b_word;
      wb_opcode   : IN     LC3b_opcode;
      wb_pc       : IN     LC3b_word;
      wb_regwrite : IN     STD_LOGIC;
      wb_src_a    : IN     LC3b_word;
      wb_src_b    : IN     LC3b_word;
      wb_dest     : OUT    LC3B_REG;
      wb_din      : OUT    LC3B_WORD;
      wb_rw       : OUT    STD_LOGIC
   );

-- Declarations

END wbStage ;

--
-- VHDL Architecture ece411.wbStage.struct
--
-- Created:
--          by - wheele11.ews (gelib-057-06.ews.illinois.edu)
--          at - 19:53:51 03/09/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;


ARCHITECTURE struct OF wbStage IS

   -- Architecture declarations

   -- Internal signal declarations



BEGIN
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 1 eb1
   wb_dest <= wb_dr;
   wb_din  <= wb_aluout;
   wb_rw   <= wb_regwrite;


   -- Instance port mappings.

END struct;
