{
  "design": {
    "design_info": {
      "boundary_crc": "0x6542A60D35C02493",
      "device": "xc7a100tcsg324-1",
      "name": "tpu_nexys",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1"
    },
    "design_tree": {
      "neorv32_vivado_ip_0": "",
      "clk_wiz_0": "",
      "axi_ethernetlite_0": "",
      "mii_to_rmii_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      }
    },
    "interface_ports": {
      "eth_mdio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDC": {
            "physical_name": "eth_mdio_mdc",
            "direction": "O"
          },
          "MDIO_I": {
            "physical_name": "eth_mdio_mdio_i",
            "direction": "I"
          },
          "MDIO_O": {
            "physical_name": "eth_mdio_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "eth_mdio_mdio_t",
            "direction": "O"
          }
        }
      },
      "eth_rmii": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rmii:1.0",
        "vlnv": "xilinx.com:interface:rmii_rtl:1.0",
        "port_maps": {
          "CRS_DV": {
            "physical_name": "eth_rmii_crs_dv",
            "direction": "I"
          },
          "RXD": {
            "physical_name": "eth_rmii_rxd",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RX_ER": {
            "physical_name": "eth_rmii_rx_er",
            "direction": "I"
          },
          "TXD": {
            "physical_name": "eth_rmii_txd",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "TX_EN": {
            "physical_name": "eth_rmii_tx_en",
            "direction": "O"
          }
        }
      },
      "s_axi": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "s_axi",
        "port_maps": {
          "AWADDR": {
            "physical_name": "s_axi_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "s_axi_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "s_axi_awvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "s_axi_awready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "s_axi_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "s_axi_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "s_axi_wvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "s_axi_wready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "s_axi_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "s_axi_bvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "s_axi_bready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "s_axi_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "s_axi_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "s_axi_arvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "s_axi_arready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "s_axi_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "s_axi_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "s_axi_rvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "s_axi_rready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I"
      },
      "gpio_i": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "gpio_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "uart_rx": {
        "direction": "I"
      },
      "uart_tx": {
        "direction": "O"
      },
      "eth_rst_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "eth_refclk": {
        "type": "clk",
        "direction": "O"
      },
      "s_axi_aresetn": {
        "direction": "O"
      },
      "s_axi_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi"
          }
        }
      }
    },
    "components": {
      "neorv32_vivado_ip_0": {
        "vlnv": "NEORV32:user:neorv32_vivado_ip:1.0",
        "ip_revision": "1",
        "xci_name": "tpu_nexys_neorv32_vivado_ip_0_0",
        "xci_path": "ip/tpu_nexys_neorv32_vivado_ip_0_0/tpu_nexys_neorv32_vivado_ip_0_0.xci",
        "inst_hier_path": "neorv32_vivado_ip_0",
        "parameters": {
          "IO_CLINT_EN": {
            "value": "true"
          },
          "IO_GPIO_EN": {
            "value": "true"
          },
          "IO_GPIO_IN_NUM": {
            "value": "8"
          },
          "IO_GPIO_OUT_NUM": {
            "value": "8"
          },
          "IO_UART0_EN": {
            "value": "true"
          },
          "IO_UART0_RX_FIFO": {
            "value": "64"
          },
          "IO_UART0_TX_FIFO": {
            "value": "64"
          },
          "MEM_INT_DMEM_EN": {
            "value": "true"
          },
          "MEM_INT_DMEM_SIZE": {
            "value": "65536"
          },
          "MEM_INT_IMEM_EN": {
            "value": "true"
          },
          "MEM_INT_IMEM_SIZE": {
            "value": "65536"
          },
          "OCD_EN": {
            "value": "false"
          },
          "RISCV_ISA_C": {
            "value": "true"
          },
          "RISCV_ISA_E": {
            "value": "false"
          },
          "RISCV_ISA_M": {
            "value": "true"
          },
          "RISCV_ISA_Zaamo": {
            "value": "true"
          },
          "RISCV_ISA_Zalrsc": {
            "value": "true"
          },
          "RISCV_ISA_Zicntr": {
            "value": "true"
          },
          "XBUS_EN": {
            "value": "true"
          },
          "XBUS_REGSTAGE_EN": {
            "value": "false"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "tpu_nexys_clk_wiz_0_0",
        "xci_path": "ip/tpu_nexys_clk_wiz_0_0/tpu_nexys_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "151.636"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "151.636"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "45"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "45.000"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_DYN_PHASE_SHIFT": {
            "value": "false"
          }
        }
      },
      "axi_ethernetlite_0": {
        "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
        "ip_revision": "30",
        "xci_name": "tpu_nexys_axi_ethernetlite_0_0",
        "xci_path": "ip/tpu_nexys_axi_ethernetlite_0_0/tpu_nexys_axi_ethernetlite_0_0.xci",
        "inst_hier_path": "axi_ethernetlite_0",
        "parameters": {
          "C_INCLUDE_GLOBAL_BUFFERS": {
            "value": "1"
          },
          "C_INCLUDE_INTERNAL_LOOPBACK": {
            "value": "0"
          },
          "C_INCLUDE_MDIO": {
            "value": "1"
          },
          "C_RX_PING_PONG": {
            "value": "0"
          },
          "C_TX_PING_PONG": {
            "value": "0"
          }
        }
      },
      "mii_to_rmii_0": {
        "vlnv": "xilinx.com:ip:mii_to_rmii:2.0",
        "ip_revision": "21",
        "xci_name": "tpu_nexys_mii_to_rmii_0_0",
        "xci_path": "ip/tpu_nexys_mii_to_rmii_0_0/tpu_nexys_mii_to_rmii_0_0.xci",
        "inst_hier_path": "mii_to_rmii_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/tpu_nexys_axi_interconnect_0_0/tpu_nexys_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "tpu_nexys_axi_interconnect_0_0",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "tpu_nexys_xbar_0",
            "xci_path": "ip/tpu_nexys_xbar_0/tpu_nexys_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_ethernetlite_0_MDIO": {
        "interface_ports": [
          "eth_mdio",
          "axi_ethernetlite_0/MDIO"
        ]
      },
      "axi_ethernetlite_0_MII": {
        "interface_ports": [
          "axi_ethernetlite_0/MII",
          "mii_to_rmii_0/MII"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_ethernetlite_0/S_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "s_axi",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "mii_to_rmii_0_RMII_PHY_M": {
        "interface_ports": [
          "eth_rmii",
          "mii_to_rmii_0/RMII_PHY_M"
        ]
      },
      "neorv32_vivado_ip_0_m_axi": {
        "interface_ports": [
          "neorv32_vivado_ip_0/m_axi",
          "axi_interconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "axi_ethernetlite_0_ip2intc_irpt": {
        "ports": [
          "axi_ethernetlite_0/ip2intc_irpt",
          "neorv32_vivado_ip_0/mext_irq_i"
        ]
      },
      "axi_ethernetlite_0_phy_rst_n": {
        "ports": [
          "axi_ethernetlite_0/phy_rst_n",
          "eth_rst_n"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_ethernetlite_0/s_axi_aclk",
          "neorv32_vivado_ip_0/clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "s_axi_aclk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "mii_to_rmii_0/ref_clk"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "eth_refclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "axi_ethernetlite_0/s_axi_aresetn",
          "neorv32_vivado_ip_0/resetn",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/ARESETN",
          "mii_to_rmii_0/rst_n",
          "s_axi_aresetn"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "neorv32_vivado_ip_0/gpio_i"
        ]
      },
      "neorv32_vivado_ip_0_uart0_txd_o": {
        "ports": [
          "neorv32_vivado_ip_0/uart0_txd_o",
          "uart_tx"
        ]
      },
      "neorv32_vivado_ip_1_gpio_o": {
        "ports": [
          "neorv32_vivado_ip_0/gpio_o",
          "gpio_o"
        ]
      },
      "rst_n_1": {
        "ports": [
          "rst_n",
          "clk_wiz_0/resetn"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "uart_rx_1": {
        "ports": [
          "uart_rx",
          "neorv32_vivado_ip_0/uart0_rxd_i"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "s_axi": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/neorv32_vivado_ip_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_axi_ethernetlite_0_Reg": {
                "address_block": "/axi_ethernetlite_0/S_AXI/Reg",
                "offset": "0xF0000000",
                "range": "64K"
              },
              "SEG_s_axi_Reg": {
                "address_block": "/s_axi/Reg",
                "offset": "0xF0010000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}