{
  "name" : "dacemirror.sci-hub.se_journal-article_693b819782a8f44cba1e04541d2e2d0d_xu2019.pdf",
  "metadata" : {
    "source" : "CRF",
    "title" : "Silicon MOS Optoelectronic Micro-Nano Structure Based on Reverse-Biased PN Junction",
    "authors" : [ "Kaikai Xu" ],
    "emails" : [ "kaikaix@uestc.edu.cn" ],
    "sections" : [ {
      "heading" : null,
      "text" : "st a tu\ns\nso li\nd i\np h\ny si\nca a\nOptoelectronic Devices www.pss-a.com"
    }, {
      "heading" : "ORIGINAL PAPER",
      "text" : ""
    }, {
      "heading" : "Silicon MOS Optoelectronic Micro-Nano Structure Based",
      "text" : "on Reverse-Biased PN Junction\nKaikai Xu\nPhoton emission from Si p-channel MOS field-effect transistor (PMOSFET) having 6-μm effective gate length that is operated as a three-terminal gatecontrolled light-emitting diode is fabricated. Using a photon-emission microscope with a detector responsive to the range of 200–1000 nm, continues emission spectra is obtained in the range of 1.38–2.76 eV), which includes visible light radiation. Since the MOS-like diode utilizes the field effect induced by the gate for modulation of diode’s space charge electric field and hence the optical output from the light emitting diode, the modulation speed for visible and infrared bands can attain higher frequencies with a significant offset. The fabrication of the device is fully compatible with CMOS processing procedures. Therefore, the device can serve as an optical signal modulator in the high frequency range in the optoelectronic systems fabricated by the existing standard silicon technology. This approach of light generation from silicon lightemitting device (Si-LED) provides a solution for the challenging task of manufacturing of all-silicon monolithically integrated optoelectronic systems composed of CMOS transistors and Si-LED fabricated on the same chip, in the same CMOS standard processing and in the same production lines."
    }, {
      "heading" : "1. Introduction",
      "text" : "The fact that three-terminal gate controlled device based on reversebiased p-n junction of MOS transistors, operated in the avalanche breakdown mode, can emit light in a controllable fashion, was previously demonstrated experimentally.[1] The photon emission is inducedbyhot carriersmoving in thehighfield of a reverse-biasedpn junctions’depletion region, losingenergyby radiative transitions.[2] Thefact that theemittedphotonspossessawiderangeofwavelengths provides an evidence that a multiple radiative recombination mechanism take place in the above MOS device.[3–5]\nDeveloping the gate controlled Si-LED is based on five promising facts:\nDr. Sta Un Ch E-m\nDO\nPhy\nSince the input electrical signal for controlling the output optical modulation is provided to the insulated gate terminal, the required input electrical power is negligible and do not load the signal source. Since the Si-LED under discussion are composed of gate controlled p-n junctions of MOS-like devices, they can be\nK. Xu te Key Laboratory of Electronic Thin Films and Integrated Devices iversity of Electronic Science and Technology of China engdu, China 610054 ail: kaikaix@uestc.edu.cn\nThe ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/pssa.201800868.\nI: 10.1002/pssa.201800868\ns. Status Solidi A 2019, 1800868 © 20191800868 (1 of 9)\nmonolithically integrated, and mass produced, using the existing IC technology and production lines, with MOS transistors and relevant circuitry to yield the much needed all-silicon optoelectronic systems, which do widely not exist so far. It has been previously shown that reverse-biased silicon p-n junctions operating in avalanche breakdown mode emit light in the 400–900nm range.[6] This means that an optical coupling between such Si-LED and spectrally matched Si detectors integrated in Si chip is possible, enabling transmission of informationutilizing electrical/optical conversion of signals within the integrated optoelectronic system. Chatterjee et al. demonstrated that the Sibased light emitter (Si-diode LED) could operate inGHz range and provide reliable operation, since the avalanche impact ionization process in semiconductors is generally considered to be inherently a very fast process.[7]\nSince the Si-LED under discussion is a MOS-like device, it utilizes the field effect of the gate in order to control the light emission from the reverse-biased p-n junction, by modifying its transition region electric field. This can improve the SiLED’s frequency response for both analog signal transmission and of switching speed for digital signal operations.\nOther research avenues were explored by different researchers for obtaining Si-LEDs. For example, the use of radiative centers which include Si-based quantum dot and defects to induce or enhance the electroluminescence are discussed in Ref. [8]. Previous works have focused on the visible or high energy range of light emitted from MOS devices which were operated in a near-avalanche to avalanche breakdown mode in order to generate enough photons for light intensity modulation,[9] but only a few of them have acquired a high modulation rate using the Si-based MOS device with reversebiased p-n junctions.[10] Si nano-pillar array was used for emission efficiency enhancement of the MOS LED,[11] giving rise to external quantum efficiency as high as 2.4% is obtained.[12]\nHowever, in Si-diode LED, the speed of operation of avalanche breakdown is mainly determined by the discharge time that is equal to the product of on-resistance of the p-n junction in avalanche and the reverse-biased junction capacitance. Alternatively, it is replaced with the discharge time of a metal-oxide-\nWILEY-VCH Verlag GmbH & Co. KGaA, Weinheim\nst a tu\ns\nso li\nd i\np h\ny si\nca a\nwww.advancedsciencenews.com www.pss-a.com\nsemiconductor (MOS) capacitor. In particular, electroluminescence the MOS LED made by Si-rich SiNx and SiOx films with buried Si nanocrystals are compared to show discharge/recess time of carriers in the Si MOS-like LED.[13] Moreover, several advantages of Si MOS-like LED over Si-diode LED are presented.[14] The Si MOS-like LED is different from the PMOSFET operating in saturation.[15]\nSince the electroluminescence in reverse-biased p-n junction is attributed to hot-carrier effect, the study will highlight that, with device simulation, dynamic characteristics of the Si MOSlike LED could be determined as a function of electric field and electron concentration. Further, a promising approach for the fabrication of Si light-emitting device with high switching speed presented in this paper is the adoption of a Si-CMOS compatible electro-optic modulating device."
    }, {
      "heading" : "2. Device Fabrication and Characterization",
      "text" : "A cross-section view of the PMOSFET device used for the analysis of the electrical and optical characteristics of reversebiased silicon pþn junctions embedded in a metal-oxidesemiconductor field-effect-transistor (MOSFET) device is shown in Figure 1.\nPhys. Status Solidi A 2019, 1800868 1800868 (\nStandard 3-μm CMOS process with self-aligned technology is utilized for fabrication. The starting wafer is an n-type<100> Si with resistance of 0.8–1.2Ω cm, thickness of 525 25 μm, and diameter of 100mm. The ion implantation details for the various fabrication steps are as follows: the ion implantation doses and energies for the other device regions are: for pþ S/D, it is 3 1015 cm 2 with 80 keV; for nþ S/D, it is 3 1015 cm 2 with 80 keV. Annealing is implemented at 850 C for 30min.\nThe polycrystalline silicon (poly-Si) gate layer of 400 nm thickness is grown by low pressure chemical vapor deposition (LPCVD) and it is covered by SiO2 gate layer (450 Å thickness). Figure 2 shows the top-view image of the device, obtained by scanning electron microscope.\nThe PMOSFET Si-LEDs in this study are operated as gatecontrolled diodes (i.e., S/D reverse-biased pþn junctions). The schematic MOS device structure and the interconnections scheme used in this work are shown in Figure 3. In this figure, the reverse bias of the S/D junctions is attained by supplying a substrate voltage (Vsub) to the N\nþ ring (which serves as the substrate contact), with respect to the grounded PþN source and drain junctions, giving rise to a reverse current Isub which is equally divided between the symmetrically structured source and drain junctions. The input electric signal which modulates the light output is supplied from a voltage source to the D.C biased (Vg) gate terminal (G). This modulation is attained through the combination of S/D PþN junctions transition regions fixed electric field, and the varying electric field induced by the gate, effecting the changes of charge multiplication and light generation in the transition region, correspondingly giving rise to optical signal output modulation emitted from the surface of the N-substrate of the device. As a result, the modulation speed of the light emitted from these devices is also effected by the PþN junction’s capacitance and the metal-oxide-semiconductor (MOS) capacitance. This will be discussed later on.\nFor determining the emitted light spectrum from the above described Si-PMOSFET Si-LEDs, an Ocean Optics USB 2000þ Miniature Fiber Optic Spectrometer is used for the study of the optical properties observed in the Si-PMOSFET. Calibrated CCD detector, having a 200–1100 nm wavelength response capabilities, is positioned closely above the Si-LEDs emitting surface (Figure 3) in order to collect most of the emitted light.\nThe spectrum of emitted light was determined in this case by: (a) applying reverse bias (Vsub) to the source and drain junctions of the above device in order to induce avalanche multiplication and light generation and (b) applying a constant DC gate voltage Vg, in order tomodify the electric field of the transition regions of the S/D junctions simulating the effect of an input electrical signal on the light output properties. The resulting spectrum obtained in this way is shown in Figure 4.\nThe resulting electroluminescence (EL) spectrum in Figure 4 exhibits a broad light emitting range of 400–900 nm, which is in good agreement with the optical properties of silicon reversebiased p-n junctions which operate in the avalanche breakdown mode.[16]\nThe intense peak around 650 nm in the EL spectrum of Figure 4 is attributed, both for the position and the shape, to the presence of defects in the oxide matrix.[17] It is noted that the part in the emission spectrum that covers the visible range is different from that obtained in silicon-based MOS-like device\n© 2019 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim2 of 9)\nst a tu\ns\nso li\nd i\np h\ny si\nca a\nwww.advancedsciencenews.com www.pss-a.com\nwhich was operated under biaxial tensile mechanical strain is utilized for electron-hole-plasma recombination to generate photons.[18] Further, several photon generating mechanisms are identified by measuring the effect of temperature on the emission spectrum of silicon junctions which are operated in the avalanche breakdown mode.[19] The weak peak around\nFigure 3. Schematic of the Si-PMOSFET structure and interconnections op gate-controlled diode Si-LED.\nPhys. Status Solidi A 2019, 1800868 1800868 (\n825 nm is attributed to the presence of the SiO2 layer of the MOS-like structure. It is caused by transmission and interference effects due to thin residual oxide layer on heavily defectcontaining PþN interface surface.[20]\nFigure 5 shows the measured normalized light intensity as a function of the applied voltage. This data is obtained by applying varying DC voltage (the gate voltage Vg) to the gate-and grounded source/drain port (were in the usual operation the ac electrical signal is applied) and by extracting the resulting optical output at and near the drain-source surface. The reverse-bias of the S/D PþN junctions remains at a constant value of Vsub¼ 35V during the above changes of Vg. It can be clearly observed that the obtained curves in Figure 5 contain linear region. The linearity results only a low distortion during optical signal modulation. The transfer function between the electric input and the optical output is determined by the slope of the modulation curve."
    }, {
      "heading" : "3. Switching Speed Considerations",
      "text" : "The switching speed o the above described Si-LED (i.e., the ONOFF time interval starting from the instant of supplying the electrical signal to the gate up to the time that passes until light is emitted in response to that signal, depends on several factors. Two of them are (a) the lifetime of the high density carriers generated due to the avalanche within the reverse-biased S/D junction’s transition regions, and (b) the capacitances of the gate and S/D junctions operating under avalanche condition. These factors are discussed below.\na) Carrier lifetime considerations: The radiative recombination is partially a direct consequence of electric field acceleration.[21] In the Si-LED structure described above, the accelerating electric field in the S/D PþN junction’s transition region can be manipulated in order to improve the switching performance. This is done through the application of a voltage Vg to the gate terminal. This results an enhancement of the high electric field in the transition regions of the reversebiased S/D PþN junctions, through the addition of the electric field induced by the gate. Specifically, this induces mainly a\nerating as the\n3 of 9)\nchange in the electric field distribution near the “Pþ S/D to N-sub” junction overlap regions which adds to the high electric field in the S/D junction rounded edges curvatures (Figure 6). The above affect can be seen in practice by the reduction in Vb due to the increase in Vg for example.[22]\nFrom Figure 6a it can been seen that the peaks of field occur on the surface of n-type substrate of the PMOSFET device; This field distribution is simulated using the industry-standard process and device simulator for the transient analysis; In Figure 6b two dimensional drawing showing the locations where the maximum electric field buildup takes place as a result of the combined S/D reverse-biased junctions transition regions fields and gate induced field. The vertical field Eyinduced electric field by the gate is shown in hothole injection is suggested as shown in Figure 6c. This is unlike planar p-n junction diode in which\n© 2019 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim\nFigure 4. Electroluminescence spectrum emitted from PMOSFET Si-LED which operates as gate-controlled S/D diodes. The operation conditions are: S/D PþN junctions’ reverse bias of Vsub¼ 30V and DC gate voltage of Vg¼ 38 V.\nst a tu\ns\nso li\nd i\np h\ny si\nca a\nwww.advancedsciencenews.com www.pss-a.com\nonly a lateral field field Ex occurs. Holes generated by Ex (avalanche) can be now accelerated by Ex and Ey in the SiMOSLED,[23] giving rise to higher efficiency than that of a twoterminal Si diode LED.[24]\nTransient simulation has been performed in order to quantitatively evaluate the response time of the Si gate-controlled diode LED in relation to the electric field intensity in the S/D transition regions. The carrier escape time by thermionic emission τth can be estimated as a function of the depletion widthWD, the effective temperature Te, the carrier effectivemass me, and the energy barrier height ΔE to be overcome by the charge carriers. It has been shown that:\n1 τth ¼ 1 WD ffiffiffiffiffiffiffiffiffiffi kTe 2πme s exp ΔE kTe\nð3Þ\n, ΔE strongly depends on the local electrical field, which is different at each point in the gate-controlled diode transition region.[25] This implies that the carrier escape time by\nPhys. Status Solidi A 2019, 1800868 1800868 (4 of 9)\nthermionic emission τth can be controlled by Vg by effecting ΔE, through the gate induced electric field as described above, thereby effecting switching time.\nSince the electric field distribution in the S/D junctions transition regions is changing during ON-OFF switching time (due to the application of Vg) and since the response time is electric field dependent, the speed of the silicon MOS-like electro-optic modulator must be calculated taking into account these time dependent electric field distributions variations. These time dependent electricfielddistributions aredirectly related to the instantaneous carrier distribution via the Poisson equation. In order to determine the value ofΔE, an global investigation of the field distribution in the MOS-diode structure is numerically calculated, andwas simulated using the 3-D device simulator TCAS Sentaurus by Synopsys.[26]\nAccordingly, the surface potential is given by\nϕs yð Þ ¼ ϕs0 þ Vbi þ VR ϕs0 sinh y=lð Þ\nsinh L=lð Þ þ Vbi ϕs0 sinh L yð Þ=l½\nsinh L=lð Þ ð4Þ\n, and the electric field across the direction is expressed as\nEs yð Þ ¼ Cox Vg Vf b ϕs yð Þ\nesi\nð5Þ\n, where is the SiO2 layer’s capacitance and esi is the permittivity of silicon. In this relation it is noted that the maximum field E is of the order of 106 Vcm 1, as shown in Figure 6a. Correspondingly, it is calculated from Equation (3) that τth is no more than 1 ps for the high field.[27]\nFor the silicon MOS-like electro-optic modulator, if the signal current is modulated at an angular frequency ω, the intensity of the light output varies as\nSFET device.\n© 2019 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim\nst a tu\ns\nso li\nd i\np h\ny si\nca a\nwww.advancedsciencenews.com www.pss-a.com\nI ωð Þj j ¼ I 0ð Þffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi 1þ ω τthð Þ2 q ð6Þ\nPhys. Status Solidi A 2019, 1800868 1800868 (\nwhere I 0ð Þ is the light intensity at zeromodulation frequency (D/ C). Accordingly, the 3-dB modulation bandwidth is given by\nf 3dB ¼ 1\n2πτth ð7Þ\n, which provides the relation between the escape time by thermionic emission and modulation frequency.[28] Three factors which limit the switching speed are the dynamic series resistance as well as the tunneling and thermionic emissions at the Si/SiO2 barriers. Nevertheless, it is found that the device has an inherent frequency capability of a few tens of GHz. More specifically, the carrier’s drift velocity vd is expressed by the following equation:\nvd ¼ μEf μ;Eð Þ ð8Þ\nwhere E is the electric field andμis the carrier’s mobility. At lowfield, f μ;Eð Þ ¼ 1 leads to vd ¼ μE. At high-field (>2 104 V cm 1), vd is close to the carrier’s saturation drift velocity vs.\nThe transition time of the minority carriers through the depletion region is then given by\nτth ¼ WDvs ð9Þ\nwhere WD is in range of a few micro-meters. Since high-field (106Vcm 1 in this case-Figure 6a) exists within the reverse-biased S/D PþN junction’s transition regions, vs is of the order of 107 cms 1.[29] In such a case, the carriers’ transition time is in the order of 20 psec. Accordingly, taking into account the combined effects it is estimated that a switching speed, in the range of a few tens of GHz, is attainable for the Si MOS-like LED.[30]\nb) Effect of device capacitances: Essentially, the MOS-like structure avoids the involvement of natural carrier lifetimes in the reverse-biased p-n junction with the discharge time of p-n junctions’ depletion layer capacitorbased LED. The lifetime of MOS-capacitor LED should be controllable via the capacitor discharge time. In other words, Si gate-controlled diode LED operates on the principle of MOS capacitor and not on standard p-n junction.[31]In contrast to the lifetime of carriers in the depletion region, the MOS-capacitor discharge time also determines the modulation in reverse-bias silicon p-n junction with gate control. Since the direction normal to the SiO2 layer to be across the vertical distance, the MOS capacitance under investigation is defined as\nCmos ¼ dQdVg ð10Þ\nwhere Q is the total charge depleted or accumulated on the channel surface, Vg is the external gate voltage. The C–V characteristic is very important for the performance of a frequency multiplier modulator. The capacitance modulation ratio, Cmax=Cmin, is an important figure of merit, where the maximal capacitance Cmax is given at zero voltage and the minimum capacitance Cmin at the maximum voltage. The correspondence between parameters in the proposed approximate modeling and physical devices is shown in Figure 7.\n© 2019 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim5 of 9)\nst a tu\ns\nso li\nd i\np h\ny si\nca a\nwww.advancedsciencenews.com www.pss-a.com\nFurther, the maximal capacitance Cmax is equivalence to the SiO2 layer’s capacitance Cox, and it decreases with increasing gate voltage Vg due to the increased density of electron on the channel surface.[32] Numerically, the total MOS-structure capacitance, which is the series capacitance of the oxide capacitance Cox and the channel-layer capacitance Cchannel is represented by\nCmos ¼ Cox 1 1þ CoxCchannel\nð11Þ\nHere, Cchannel is defined by\nCchannel ¼ q @Ns @φs\nð12Þ\nwhere q is the elementary charge, Ns is the surface carrier concentration, and φs is the surface potential.\n[33] Since the gate oxide thickness is 400 to 500 Å, it is calculated that Cmin 4.558 10 11 F cm 1 and Cmax ¼Cox 6.838 10 11 F cm 1.\nThe total series resistance of the device is mainly due to the doped silicon regions because the metal contact has very small resistance assuming a good Ohmic contact between silicon and metal. Assuming the driving voltage is constant along the unit length of the MOS capacitor modulator, the series resistance per unit length is given by\nRS ¼ RP þ RN ¼ ρP LP W þ ρN LN W\nð13Þ\nwhere ρP and ρN are the resistivity of p þ Source/Drain and nSubstrate, respectively; LP and LN are the length of p þ Source/ Drain and n-Substrate, respectively; W is the width of the\nFigure 7. Small-signal model of the Si gate-controlled diode LED.\nPhys. Status Solidi A 2019, 1800868 1800868 (\nPMOSFET device.[34] In the case of LP ¼ LN ¼ 6 μm and W¼ 175.5 μm, RS 1.743 10 2 Ω cm has been estimated for the PMOSFET device. The cut-off frequency is given by[35]\nf cut off ¼ 1\n2πRS 1 Cmin 1 Cmax\nð14Þ\nAccordingly, it is estimated from Equation (8) that the modulation frequency f cut off is about 66.84GHz.\nThe result is in good agreement with the frequency obtained via the transit time of excited carriers drifting through the length of the reverse-biased p-n junction’s depletion region.[36] The results is also in good agreement with the frequency derived by taking the mechanism of avalanche breakdown with tunneling into account.[37]"
    }, {
      "heading" : "4. Electroluminescence Properties of the MOS Si-LED",
      "text" : "Bulk silicon has an indirect energy band diagram and it is therefore highly inefficient as a light source. To overcome the low emission efficiency of light, carrier momentum engineering and carrier confinement are utilized to enhance emission efficiency.[38,39] Figure 8 shows that the emitted light intensity is indeed dependent on the gate voltage Vg, and the light emission wavelength range is 400–900 nm as expected from silicon devices. In this figure, for gate voltage of Vg¼ 38V, and for S/D PþN junction’s reverse-biased at Vsub¼ 35V, the highest light intensity is around 1000 a.u. It is noted however that the spectrum of Figure 4 exhibits the highest light intensity around 1300 a.u. even if the PþN junctions’ reverse bias is lower at Vsub¼ 30V, for the same gate voltage of 38V. A much lower S/D\n6 of 9)\nPþN junction’s reverse-bias (Vsub) represents a much lower electric driving power. The efficiency enhancement observed in the three-terminal SiMOSLED is also attributed to the surfacePlasmon poloaritons that produce an enhancement of several orders of magnitude of the radiative energy transfer at nanometric distance.[40]\nThe above difference in the results obtained in Figure 8 (Vg¼ 38V and Vsub¼ 35V) and Figure 4 (Vg¼ 38V and Vsub¼ 30V) are also manifested in Figure 9 and 10 for the same bias conditions. In Figure 9, the electrical to optical power conversion efficiency for theSi-basedLEDispresentedshowing that the conversion efficiency is higher for Vsub ¼ 30V. The substrate current (Isub) is presented in Figure 10, showing that the reason for the above reduction of the power conversion efficiency is a higher reverse current at the S/D PþN junctions. It should be noted that the higher Vsub and the resulting higher reverse current (Figure 10) yield higher light emission due to the higher density of the generated and recombined electron-hole pairs, but at the same time the optical to electrical power conversion efficiency is decreased due to the higher consumption of electrical power.\n© 2019 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim\nFigure 8. Field-effect electroluminescence spectrum of the Si-PMOSFET Si-LED operated as a gate-controlled S/D PþN diode, at different gate voltages Vg. The P þN junctions’ reverse bias is held constant in all cases: Vsub¼ 35 V.\nst a tu\ns\nso li\nd i\np h\ny si\nca a\nwww.advancedsciencenews.com www.pss-a.com\nIn silicon, these carriers in the avalanching region interact with, or are scattered by, the lattice. Thus, impact ionization is mainly realized in conformity with the model of “light” charge carriers.[41] In Figure 8, it is noted that the light intensity increases with the gate voltage Vg and at the same time the skewness of the spectra is enhanced as well. However, the wavelength of peak emission remains constant at 550 nm, at 620 nm, and at 720 nm for all values of Vg. The emission mechanism could be explained by four major types of carrier transitions, with the aid of the bandgap diagram of Figure 11.\nIt is evident that light emission from the transition processes of type (a) and (b) is related to the densities of the respective carriers in the conduction and valence bands.[42–44]"
    }, {
      "heading" : "5. Applications of MOS Si-LEDs",
      "text" : "The fact that the three-terminal Si-LEDs can be fabricated on the same silicon chip with other devices such as MOS transistors and monolithically integrated with them, by utilizing the existing IC silicon technology, on the same production lines and standard device processing procedures, without any adaptation, as well as their generic nature, imply\nFigure 9. Electrical to optical power conversion efficiency as a function of gate two S/D PþN reverse-biased voltage (Vsub).\nPhys. Status Solidi A 2019, 1800868 1800868 (\nthat they can facilitate a multitude of applications. This presents notable advantages with respect to hybrid integration of LEDs made of other semiconductor materials. For example, it reduces the influence of the different lattices structure on the system reliability, which results from the mechanical tension between the active region and bonded interfaces which develops due to the hybrid integration.[45] It also eliminates the problems that arise from the interconnections between the Si chip and the hybrid LED.\nSince the IC technology offers the advantage of large scale functional integration into small form factor integrated circuits,[46] as well as full CMOS compatibility and low area consumption, the integration of a fully functional micro-display in the standard CMOS technology could utilize avalanche electroluminescence for visible light[47] and may find application for the new fully integrated optical-type fingerprint recognition system.[48]\nA principal application of Si-LEDs for transmitting information at a higher rate than the existing metal interconnections can be attained by the formation of various combinations of integrated pairs composed of Si-LEDs, optically coupled with spectrally matched Si photo-detectors, as a part of either analog or digital signal processing circuits. This can readily be attained\nvoltage Vg, for\n7 of 9)\nsince the technology of fabricating silicon photo-detectors is well established. The high sensitivity of Si-based photo-detectors in the 600–850 nm range, being matched with optically coupled Si-LEDs emitting similar wavelength range, makes inter-chip optical interconnects feasible using silicon light emitters.[49] This arrangement presents an additional advantage as an optical insulator between the input and output electrical signals.\nOptical isolators are essential components in optical networks and are used to eliminate parasite reflections that are detrimental to the stability of the optical systems,[50,51] Indirect interband photonic transitions can enable optical isolation: they fundamentally break the timereversal symmetry and the reciprocity relation\n© 2019 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim\nFigure 10. The reverse current flowing through the p-n junctions as a function of gate voltage under two different reverse bias conditions.\nst a tu\ns\nso li\nd i\np h\ny si\nca a\nwww.advancedsciencenews.com www.pss-a.com\nthat connects the forward and backward propagating light, and interband transitions provide a spectrally-pure output that is free from modulation side bands. Both of these aspects are essential for successful operation of an optical isolator.[52] Further, a low cost opto-coupler can be made on Silicon-on-Insulator (SOI) in the conventional integrated circuit processing methods by using the Si-LED.[53]"
    }, {
      "heading" : "6. Conclusion",
      "text" : "The intrinsic speed of the silicon MOS-like electro-optic modulator can then be calculated as the response time relative to the electric field distribution in the Si gate-controlled diode LED. Moreover, it varies with time when the gate voltage Vg is\nPhys. Status Solidi A 2019, 1800868 1800868 (8 of 9)\nswitched ON or OFF because it is directly related to the instantaneous carrier distribution via the Poisson equation.\nIn conclusion, a three-terminal PMOSFET SiLED in which the p-n junctions are reversebiased to make carrier-depletion in the spacecharge region is presented. The maximum available frequency of the optimized threeterminal Si gate-controlled diode LED is about a few tens of GHz. Such high speed data transmission represents a significant leap in silicon electro-optic modulator performance for future opto-electronic interconnects in the standard CMOS process.\nAcknowledgements\nThis work is supported by the Natural Science Foundation of China under Contract (61674001, 61704019), the Department of Science and Technology of Sichuan Province under Contract 2016JY0217, the Open Foundation of State Key Laboratory of Electronic Thin Films and Integrated Devices under Contract KFJJ201508."
    }, {
      "heading" : "Conflict of Interest",
      "text" : "The author declares no conflict of interest."
    }, {
      "heading" : "Keywords",
      "text" : "light sources, optoelectronic devices, silicon\nReceived: November 12, 2018 Revised: December 30, 2018\nPublished online:\n[1] K. Xu, G. Li, IEEE Photonics J. 2012, 4, 2159. [2] M. du Plessis, H. Aharoni, L. Snyman, IEEE Photon. Tech. Lett. 2002,\n14, 768. [3] M. du Plessis, H. Aharoni, L. Snyman, Phys. Status Solidi A 2004, 201,\n2225. [4] G. Lin, C. Lin, H. Kuo, Appl. Phys. Lett. 2007, 91, 093122. [5] K. Xu, K. Ogudo, J. Polleux, C. Viana, Z. Ma, Z. Li, Q. Yu, G. Li,\nL. Snyman, LEUKOS J. Illum. Eng. Soc. 2016, 12, 203. [6] L. Snyman, M. duPlessis, E. Bellotti, IEEE J. Quantum Electron. 2010,\n46, 906. [7] A. Chatterjee, B. Bhuva, R. Schrimpf, IEEE Electron Dev. Lett. 2004,\n25, 628. [8] C. Lin, G. Lin, IEEE J. Quantum Electron. 2005, 41, 441. [9] R. Xie, L. Mao, W. Guo, S. Xie, S. Zhang, L. Han, F. Zhao, IEEE\nPhoton. Tech. Lett. 2015, 27, 121. [10] S. Kuai, A. Meldrum, Adv. Mater. 2008, 20, 3844. [11] G. Lin, Y. Pai, C. Lin, J. Ligtw. Tech. 2008, 26, 1486. [12] C. Cheng, Y. Lien, C. Wu, G. Lin, Opt. Express 2013, 21, 391. [13] G. Lin, Y. Pai, C. Lin, C. Chen, Appl. Phys. Lett. 2010, 96,\n263514. [14] M. du Plessis, H. Aharoni, L. Snyman, Sens. Actuators A 2000,\n80, 242.\n© 2019 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim\nst a tu\ns\nso li\nd i\np h\ny si\nca a\nwww.advancedsciencenews.com www.pss-a.com\n[15] N. de Luna, M. Bailon, A. Tarun, IEEE Trans. Electron. Dev. 2005, 52, 1211. [16] H. Aharoni, M. du Plessis, IEEE J. Quantum Electron. 2004, 40, 557. [17] G. Franzò, A. Irrera, E. Moreira, M.Miritello, F. Iacona, D. Sanfilippo, G. Stefano, P. Fallica, F. Priolo, Appl. Phys. A: Mater. Sci. Proc. 2002, 74, 1. [18] M. Liao, M. Chen, T. Chen, P. Wang, C. Liu, Appl. Phys. Lett. 2005, 86, 223502. [19] M. du Plessis, P. Venter, E. Bellotti, IEEE J. Quantum Electron 2013, 49, 570. [20] B. Lai, C. Cheng, G. Lin, Opt. Mater. Express 2013, 3, 166. [21] M. du Plessis, T. Joubert, Thin Solid Films 2016, 613, 48. [22] K. Xu, H. Liu, Z. Zhang, Appl. Opt. 2015, 54, 6420. [23] M. Dai, C. Gao, K. Yap, Y. Shan, Z. Cao, K. Liao, L. Wang, B. Cheng,\nS. Liu, IEEE Trans. Electron Devices 2008, 55, 1255. [24] K. Xu, S. Liu, W. Sun, Z. Ma, Z. Li, Q. Yu, G. Li, IEEE J. Select. Topics\nQuantum Electron. 2016, 22, 2000508. [25] H. Schneider, K. Klitzing, Phys. Rev. B 1988, 38, 6160. [26] Sentaurus Device User Guide, Version G-2012.06, Synopsys Inc.,\nMountain View, CA, USA, 2012. [27] D. Marris, E. Cassan, L. Vivien, J. Appl. Phys. 2004, 96, 6109. [28] T. Lee, A. Dentai, IEEE J. Quantum Electron. 1978, 14, 150. [29] D. Esseni, A. Abramo, IEEE Trans. Electron. Dev. 2003, 50, 1665. [30] F. Stellari, F. Zappa, S. Cova, J. Tsang, IEEE Trans. Electron. Dev.\n2001, 48, 2830. [31] K. Chen, J. Huang, Z. Ma, X. Wang, Y. Yao, J. Wang, W. Li, L. Xu,\nX. Huang, Phys. Status Solid (c) 2009, 6, 721. [32] K. Xu, G. Li, J. Appl. Phys. 2013, 113, 103106. [33] S. Takagi, T. Irisawa, T. Tezuka, T. Numata, S. Nakaharai,\nN. Hirashita, Y. Moriyama, K. Usuda, E. Toyoda, S. Dissanayake,\nPhys. Status Solidi A 2019, 1800868 1800868 (\nM. Shichijo, R. Nakane, S. Sugahara, M. Takenaka, N. Sugiyama, IEEE Trans. Electron. Dev. 2008, 55, 21. [34] Y. Taur, T. Ning, Fundamentals of Modern VLSI Devices, 2nd ed. Cambridge Univ. Press, New York, NY, USA 2009, p. 23. [35] M. Mamor, Y. Fu, O. Nur, M. Willander, S. Bengtsson, Appl. Phys. A: Mater. Sci. Proc. 2001, 72, 633. [36] K. Xu, S. Liu, J. Zhao, W. Sun, G. Li, Opt. Eng. 2015, 54, 057104. [37] K. Xu, IEEE Sensors J. 2016, 16, 6184. [38] L. Snyman, K. Xu, J. Polleux, K. Ogudo, C. Viana, IEEE J. Quantum\nElectron. 2015, 51, 3200110. [39] K. Xu, Q. Yu, G. Li, IEEE J. Quantum Electron. 2015, 51, 3000106. [40] F. Marquier, K. Joulain, J. Mulet, R. Carminati, J. Greffet, Opt.\nCommun. 2004, 237, 379. [41] T. Puritis, Microelectron. Reliab. 1997, 37, 713. [42] N. Akil, V. Houstma, P. LeMinh, J. Holleman, J. Appl. Phys. 2000, 88. [43] M. Morschbach, M. Oehme, E. Kasper, IEEE Trans. Electron. Devices\n2007, 54, 1091. [44] K. Xu, K. Ogudo, J. Polleux, C. Viana, Z. Ma, Z. Li, Q. Yu, G. Li,\nL. Snyman, LEUKOS J. Illum. Eng. Soc. 2016, 12, 203. [45] S. Srinivasan, N. Julian, J. Peters, D. Liang, J. Bowers, IEEE J. Select.\nTopics Quantum Electron. 2013, 19, 1501305. [46] K. Xu, Z. Zhang, Z. Zhang, J. Nanophoton. 2016, 10, 016002. [47] K. Xu, Z. Zhang, Q. Yu, Z. Wen, IEEE J. Disp. Technol. 2016, 12, 115. [48] K. Kwon, I. Nam, K. Lee, IEEE J. Display Technol. 2016, 12, 77. [49] A. Chatterjee, P. Mongkolkachit, B. Bhuva, A. Verma, IEEE Photon.\nTech. Lett. 2003, 15, 1663. [50] C. Doerr, N. Dupuis, L. Zhang, Opt. Lett. 2011, 36, 4293. [51] C. Doerr, L. Chen, D. Vermeulen, Opt. Express 2011, 22, 4493. [52] Z. Yu, S. Fan, Nat. Photonics 2009, 3, 91. [53] K. Xu, S. Liu, J. Zhao, W. Sun, G. Li, Opt. Int. J. Light Electron Opt.\n2016, 127, 2895.\n© 2019 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim9 of 9)"
    } ],
    "references" : [ {
      "title" : "Tech",
      "author" : [ "G. Lin", "Y. Pai", "C. Lin", "J. Ligtw" ],
      "venue" : "2008, 26,",
      "citeRegEx" : "11",
      "shortCiteRegEx" : null,
      "year" : 1486
    }, {
      "title" : "WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim  st  a  tu s so  li  d  i p  h  y  si  ca  a www.advancedsciencenews.com  www.pss-a.com",
      "author" : [ "M. du Plessis", "H. Aharoni", "L. Snyman", "Sens" ],
      "venue" : "Actuators A",
      "citeRegEx" : "14",
      "shortCiteRegEx" : "14",
      "year" : 2000
    }, {
      "title" : "Electron",
      "author" : [ "D. Esseni", "A. Abramo", "IEEE Trans" ],
      "venue" : "Dev. 2003, 50,",
      "citeRegEx" : "29",
      "shortCiteRegEx" : null,
      "year" : 1665
    }, {
      "title" : "Electron",
      "author" : [ "F. Stellari", "F. Zappa", "S. Cova", "J. Tsang", "IEEE Trans" ],
      "venue" : "Dev. 2001, 48,",
      "citeRegEx" : "30",
      "shortCiteRegEx" : null,
      "year" : 2830
    }, {
      "title" : "Fundamentals of Modern VLSI Devices, 2 ed",
      "author" : [ "Y. Taur", "T. Ning" ],
      "venue" : null,
      "citeRegEx" : "34",
      "shortCiteRegEx" : "34",
      "year" : 2009
    }, {
      "title" : "Electron",
      "author" : [ "M. Morschbach", "M. Oehme", "E. Kasper", "IEEE Trans" ],
      "venue" : "Devices 2007, 54,",
      "citeRegEx" : "43",
      "shortCiteRegEx" : null,
      "year" : 1091
    }, {
      "title" : "Tech",
      "author" : [ "A. Chatterjee", "P. Mongkolkachit", "B. Bhuva", "A. Verma", "IEEE Photon" ],
      "venue" : "Lett. 2003, 15,",
      "citeRegEx" : "49",
      "shortCiteRegEx" : null,
      "year" : 1663
    } ],
    "referenceMentions" : [ {
      "referenceID" : 0,
      "context" : "Si nano-pillar array was used for emission efficiency enhancement of the MOS LED,([11]) giving rise to external quantum efficiency as high as 2.",
      "startOffset" : 82,
      "endOffset" : 86
    }, {
      "referenceID" : 1,
      "context" : "Moreover, several advantages of Si MOS-like LED over Si-diode LED are presented.([14]) The Si MOS-like LED is different from the PMOSFET operating in saturation.",
      "startOffset" : 81,
      "endOffset" : 85
    }, {
      "referenceID" : 2,
      "context" : "Since high-field (10(6)Vcm 1 in this case-Figure 6a) exists within the reverse-biased S/D PþN junction’s transition regions, vs is of the order of 10(7) cms (1).([29]) In such a case, the carriers’ transition time is in the order of 20 psec.",
      "startOffset" : 162,
      "endOffset" : 166
    }, {
      "referenceID" : 3,
      "context" : "Accordingly, taking into account the combined effects it is estimated that a switching speed, in the range of a few tens of GHz, is attainable for the Si MOS-like LED.([30]) b) Effect of device capacitances: Essentially, the MOS-like structure avoids the involvement of natural carrier lifetimes in the reverse-biased p-n junction with the discharge time of p-n junctions’ depletion layer capacitorbased LED.",
      "startOffset" : 168,
      "endOffset" : 172
    }, {
      "referenceID" : 4,
      "context" : "Status Solidi A 2019, 1800868 1800868 ( PMOSFET device.([34]) In the case of LP 1⁄4 LN 1⁄4 6 μm and W1⁄4 175.",
      "startOffset" : 56,
      "endOffset" : 60
    }, {
      "referenceID" : 6,
      "context" : "The high sensitivity of Si-based photo-detectors in the 600–850 nm range, being matched with optically coupled Si-LEDs emitting similar wavelength range, makes inter-chip optical interconnects feasible using silicon light emitters.([49]) This arrangement presents an additional advantage as an optical insulator between the input and output electrical signals.",
      "startOffset" : 232,
      "endOffset" : 236
    } ],
    "year" : 2018,
    "abstractText" : "Photon emission from Si p-channel MOS field-effect transistor (PMOSFET) having 6-μm effective gate length that is operated as a three-terminal gatecontrolled light-emitting diode is fabricated. Using a photon-emission microscope with a detector responsive to the range of 200–1000 nm, continues emission spectra is obtained in the range of 1.38–2.76 eV), which includes visible light radiation. Since the MOS-like diode utilizes the field effect induced by the gate for modulation of diode’s space charge electric field and hence the optical output from the light emitting diode, the modulation speed for visible and infrared bands can attain higher frequencies with a significant offset. The fabrication of the device is fully compatible with CMOS processing procedures. Therefore, the device can serve as an optical signal modulator in the high frequency range in the optoelectronic systems fabricated by the existing standard silicon technology. This approach of light generation from silicon lightemitting device (Si-LED) provides a solution for the challenging task of manufacturing of all-silicon monolithically integrated optoelectronic systems composed of CMOS transistors and Si-LED fabricated on the same chip, in the same CMOS standard processing and in the same production lines.",
    "creator" : "Arbortext Advanced Print Publisher 11.0.2924/W Unicode"
  }
}