{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444691299872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444691299872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 16:08:19 2015 " "Processing started: Mon Oct 12 16:08:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444691299872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444691299872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444691299872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444691300356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../src/flipflop.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/flipflop.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_COMPLETE write_complete ft_245_state_machine.v(67) " "Verilog HDL Declaration information at ft_245_state_machine.v(67): object \"WRITE_COMPLETE\" differs only in case from object \"write_complete\" in the same scope" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444691300465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/ft_245_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/ft_245_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_245_state_machine " "Found entity 1: ft_245_state_machine" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/endpoint_registers.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/endpoint_registers.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 endpoint_registers " "Found entity 1: endpoint_registers" {  } { { "../src/endpoint_registers.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 22 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_transfer_library.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_transfer_library.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/active_transfer_library.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "../src/active_control_register.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/active_control_register.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300481 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/write_control_logic.v " "Can't analyze file -- file ../src/write_control_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444691300497 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sync_fifo.v " "Can't analyze file -- file ../src/sync_fifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444691300497 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/read_control_logic.v " "Can't analyze file -- file ../src/read_control_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444691300497 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/mem_array.v " "Can't analyze file -- file ../src/mem_array.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444691300512 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/tb_define.v " "Can't analyze file -- file ../src/tb_define.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444691300512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_4CE6_AF_D1_Top.v(247) " "Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(247): extended using \"x\" or \"z\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_4CE6_AF_D1_Top.v(248) " "Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(248): extended using \"x\" or \"z\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(290) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(290): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 290 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(325) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(325): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 325 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(655) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(655): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 655 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(726) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(726): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 726 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset EPT_4CE6_AF_D1_Top.v(51) " "Verilog HDL Declaration information at EPT_4CE6_AF_D1_Top.v(51): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RANDOM_NUMBER random_number EPT_4CE6_AF_D1_Top.v(104) " "Verilog HDL Declaration information at EPT_4CE6_AF_D1_Top.v(104): object \"RANDOM_NUMBER\" differs only in case from object \"random_number\" in the same scope" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/ept_4ce6_af_d1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/ept_4ce6_af_d1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_4CE6_AF_D1_Top " "Found entity 1: EPT_4CE6_AF_D1_Top" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444691300528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/define.v 0 0 " "Found 0 design units, including 0 entities, in source file /jolly/code_fpga/ept_4ce6_af_transfer_demo/ept_4ce6_af_transfer_demo/src/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444691300528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_4CE6_AF_D1_Top " "Elaborating entity \"EPT_4CE6_AF_D1_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444691300622 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switch_reset EPT_4CE6_AF_D1_Top.v(144) " "Verilog HDL or VHDL warning at EPT_4CE6_AF_D1_Top.v(144): object \"switch_reset\" assigned a value but never read" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_block_transfer_reg EPT_4CE6_AF_D1_Top.v(167) " "Verilog HDL or VHDL warning at EPT_4CE6_AF_D1_Top.v(167): object \"start_block_transfer_reg\" assigned a value but never read" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uc_length EPT_4CE6_AF_D1_Top.v(177) " "Verilog HDL or VHDL warning at EPT_4CE6_AF_D1_Top.v(177): object \"uc_length\" assigned a value but never read" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_block_transfer EPT_4CE6_AF_D1_Top.v(408) " "Verilog HDL Always Construct warning at EPT_4CE6_AF_D1_Top.v(408): inferring latch(es) for variable \"start_block_transfer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 408 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_value EPT_4CE6_AF_D1_Top.v(523) " "Verilog HDL Always Construct warning at EPT_4CE6_AF_D1_Top.v(523): inferring latch(es) for variable \"timer_value\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[0\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[0\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[1\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[1\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[2\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[2\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[3\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[3\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[4\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[4\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[5\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[5\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[6\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[6\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[7\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[7\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_block_transfer EPT_4CE6_AF_D1_Top.v(412) " "Inferred latch for \"start_block_transfer\" at EPT_4CE6_AF_D1_Top.v(412)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300637 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_control_register active_control_register:ACTIVE_CONTROL_REG_INST " "Elaborating entity \"active_control_register\" for hierarchy \"active_control_register:ACTIVE_CONTROL_REG_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_CONTROL_REG_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444691300653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_TRANSFER_LIBRARY_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444691300653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_245_state_machine active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST " "Elaborating entity \"ft_245_state_machine\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\"" {  } { { "../src/active_transfer_library.v" "FT_245_STATE_MACHINE_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/active_transfer_library.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444691300653 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usb_rxf_reg ft_245_state_machine.v(96) " "Verilog HDL warning at ft_245_state_machine.v(96): object usb_rxf_reg used but never assigned" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_DATA_IN ft_245_state_machine.v(162) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(162): variable \"USB_DATA_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_REGISTER_DECODE ft_245_state_machine.v(164) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(164): variable \"USB_REGISTER_DECODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_REGISTER_DECODE ft_245_state_machine.v(157) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(157): inferring latch(es) for variable \"USB_REGISTER_DECODE\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_RD_N ft_245_state_machine.v(340) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(340): inferring latch(es) for variable \"USB_RD_N\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_WR ft_245_state_machine.v(423) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(423): variable \"USB_WR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_RD_N ft_245_state_machine.v(340) " "Inferred latch for \"USB_RD_N\" at ft_245_state_machine.v(340)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[0\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[0\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[1\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[1\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[2\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[2\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[3\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[3\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[4\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[4\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[5\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[5\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[6\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[6\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[7\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[7\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BYTE_READY ft_245_state_machine.v(118) " "Inferred latch for \"DATA_BYTE_READY\" at ft_245_state_machine.v(118)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444691300653 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endpoint_registers active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST " "Elaborating entity \"endpoint_registers\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\"" {  } { { "../src/active_transfer_library.v" "ENDPOINT_REGISTERS_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/active_transfer_library.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444691300653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "wireOR" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444691300669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444691300669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST_1 " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST_1\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_TRANSFER_INST_1" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444691300669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block active_block:BLOCK_TRANSFER_INST " "Elaborating entity \"active_block\" for hierarchy \"active_block:BLOCK_TRANSFER_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "BLOCK_TRANSFER_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444691300684 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "LFSR_INST lfsr " "Node instance \"LFSR_INST\" instantiates undefined entity \"lfsr\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "LFSR_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 838 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444691300684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1444691300762 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444691300872 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 12 16:08:20 2015 " "Processing ended: Mon Oct 12 16:08:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444691300872 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444691300872 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444691300872 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444691300872 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 16 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444691301559 ""}
