params:
  - { name: PCM_OFFSET,   value: "(`PCM_START-`JTFRAME_BA1_START) >> 1"   }
  - { name: UPD_OFFSET,   value: "(`UPD_START-`JTFRAME_BA1_START) >> 1"   }
  - { name: SCR_OFFSET,   value: "(`SCR_START-`JTFRAME_BA2_START) >> 1"   }
  - { name: RAM_OFFSET,   value: "22'h100000" }
clocks:
  clk48:
    - freq: 3579545
      outputs:
        - cen_fm
        - cen_fm2
    - freq: 640000
      outputs:
        - cen_640
        - cen_320
audio:
  - name: fm
    stereo: true
  - name: pcm
    data_width: 12
    rout: 100k
    res: 20k
    cap: 470p
sdram:
  banks:
    -
      buses:
        -
          name: ram
          addr_width: 14
          data_width: 16
          offset: RAM_OFFSET
          rw: true
        -
          name: main
          addr_width: 19
          data_width: 16
    -
      buses:
        -
          name: snd
          addr_width: 15
          data_width: 8
        -
          name: pcma
          addr_width: 21
          data_width: 8
          offset: PCM_OFFSET
        -
          name: pcmb
          addr_width: 21
          data_width: 8
          offset: PCM_OFFSET
        -
          name: upd
          addr_width: 17
          data_width: 8
          offset: UPD_OFFSET
    -
      buses:
        -
          name: lyrf
          addr_width: 14
          data_width: 32
        -
          name: lyra
          addr_width: 20
          data_width: 32
          offset: SCR_OFFSET
        -
          name: lyrb
          addr_width: 20
          data_width: 32
          offset: SCR_OFFSET

    -
      buses:
        -
          name: lyro
          addr_width: 20
          data_width: 32
bram:
  # 2 (Fix) + 8 (SCR-A) + 8 (SCR-B) + 16 (OBJ) + 4 (PAL) = 38 kB
  - name: fram
    data_width: 16
    addr_width: 12
    sim_file: true
    ioctl: { save: true, order: 0 }
    dual_port: { name: main, we: fx_we, rw: true, din: ram_din, dout: mf_dout }
  - name: scra
    data_width: 16
    addr_width: 13
    sim_file: true
    ioctl: { save: true, order: 1 }
    dual_port: { name: vram, we: va_we, rw: true, din: ram_din, dout: ma_dout }
  - name: scrb
    data_width: 16
    addr_width: 13
    sim_file: true
    ioctl: { save: true, order: 2 }
    dual_port: { name: vram, we: vb_we, rw: true, din: ram_din, dout: mb_dout }
  - name: oram
    data_width: 16
    addr_width: 14
    rw: true
    sim_file: true
    ioctl: { save: true, order: 3 }
    dual_port: { name: main, we: obj_we, rw: true, din: ram_din, dout: mo_dout }
  - name: pal
    data_width: 8
    addr_width: 12
    sim_file: true
    ioctl: { save: true, order: 4 }
    dual_port: { name: main, we: pal_we, rw: true, addr: "main_addr[12:1]", din: "ram_din[7:0]", dout: mp_dout }