<div align="center"><h1> ğŸš€ Day 4: GLS, Synthesis-Simulation Mismatch & Blocking/Non-blocking Statements </h1></div> 


<div align="justify"><b>Welcome to Day 4 of the RISC-V Reference SoC Tapeout Program! ğŸ‰ Today you'll explore Gate Level Simulation (GLS), uncover synthesis-simulation mismatches, and master blocking vs non-blocking statements in Verilog! âš¡ğŸ’»</b></div>
 
### Table of Content
1ï¸âƒ£ **GLS Concepts & Flow** ğŸ—  
2ï¸âƒ£ **Synthesis-Simulation Mismatch** ğŸ”„  
3ï¸âƒ£ **Blocking vs Non-Blocking Statements in Verilog** â©â¸  
4ï¸âƒ£ **Caveats with Blocking Statements** âš¡  

1ï¸âƒ£ **GLS Concepts & Flow** ğŸ—  

### What is GLS


## ğŸ‘‰ Learning Outcome  
- Run GLS on your synthesized design ğŸ›   
- Detect and fix synthesis-simulation mismatches ğŸ•µï¸  
- Write robust RTL using correct assignment styles ğŸ†  
