\XtoCVerification{Exp FiP16 CPU TM4C123GH6}
\begin{tabular}{l l}
\textbf{Date of Test} & 2023-05-26 \tabularnewline
\textbf{Target controller} & TM4C123GH6 \tabularnewline
\end{tabular}
\vspace{1ex}
\XtoCTestCase{Inport test}{1}
Inport test for Math block Exp.

\vspace{1em}
\begin{tabularx}{\textwidth}{|c|c|c|c|c|>{\centering\arraybackslash}X|c|}
\hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.8}\textbf{Test results}} \tabularnewline \hline
\textbf{Time step} & 1 & 2 & 3 & 4 & ... & 133 \tabularnewline \hline
\textbf{CPU cycles} & 55 & 55 & 55 & 55 & ... & 39 \tabularnewline \hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.9}\textit{Inputs}} \tabularnewline \hline
\textbf{In (DSP)} & -32768 & -32272 & -31775 & -31279 & ... & 32767 \tabularnewline \hline
\textbf{In} & -1 & -0.985 & -0.97 & -0.955 & ... & 1 \tabularnewline \hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.9}\textit{Outputs}} \tabularnewline \hline
\textbf{Out} & 0.368 & 0.374 & 0.379 & 0.385 & ... & 1 \tabularnewline \hline
\textbf{Exp. Out} & 0.368 & 0.373 & 0.379 & 0.385 & ... & 1 \tabularnewline \hline
\textbf{Out (DSP)} & 12055 & 12239 & 12425 & 12615 & ... & 32767 \tabularnewline \hline
\textbf{Exp. Out (DSP)} & 12055 & 12239 & 12426 & 12615 & ... & 32767 \tabularnewline \hline
\end{tabularx}
\vspace{1ex}

\begin{XtoCtabular}{Test settings}
Tolerance Out & $\pm$6,1035e-05 ($\pm$2 LSB) \tabularnewline \hline
\end{XtoCtabular}

\begin{XtoCtabular}{Test statistics}
Min CPU cycles & 39 \tabularnewline \hline
Max CPU cycles & 55 \tabularnewline \hline
Avg CPU cycles & 47 \tabularnewline \hline
\end{XtoCtabular}
