

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_2'
================================================================
* Date:           Fri Jul 18 13:03:58 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1571|     1571|  15.710 us|  15.710 us|  1571|  1571|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                                             |                                                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                                   Instance                                  |                               Module                              |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34  |prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3  |     1303|     1303|  13.030 us|  13.030 us|  1300|  1300|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56  |prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5  |      265|      265|   2.650 us|   2.650 us|   257|   257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     635|    748|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    489|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     641|   1237|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                   Instance                                  |                               Module                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34  |prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3  |        0|   0|  319|  387|    0|
    |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56  |prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5  |        0|   0|  316|  361|    0|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                        |                                                                   |        0|   0|  635|  748|    0|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  21|          5|    1|          5|
    |input_buf_0_0_address0  |  13|          3|    6|         18|
    |input_buf_0_0_ce0       |  13|          3|    1|          3|
    |input_buf_0_0_d0        |  13|          3|   16|         48|
    |input_buf_0_0_we0       |  13|          3|    1|          3|
    |input_buf_0_1_address0  |  13|          3|    6|         18|
    |input_buf_0_1_ce0       |  13|          3|    1|          3|
    |input_buf_0_1_d0        |  13|          3|   16|         48|
    |input_buf_0_1_we0       |  13|          3|    1|          3|
    |input_buf_0_2_address0  |  13|          3|    6|         18|
    |input_buf_0_2_ce0       |  13|          3|    1|          3|
    |input_buf_0_2_d0        |  13|          3|   16|         48|
    |input_buf_0_2_we0       |  13|          3|    1|          3|
    |input_buf_1_0_address0  |  13|          3|    6|         18|
    |input_buf_1_0_ce0       |  13|          3|    1|          3|
    |input_buf_1_0_d0        |  13|          3|   16|         48|
    |input_buf_1_0_we0       |  13|          3|    1|          3|
    |input_buf_1_1_address0  |  13|          3|    6|         18|
    |input_buf_1_1_ce0       |  13|          3|    1|          3|
    |input_buf_1_1_d0        |  13|          3|   16|         48|
    |input_buf_1_1_we0       |  13|          3|    1|          3|
    |input_buf_1_2_address0  |  13|          3|    6|         18|
    |input_buf_1_2_ce0       |  13|          3|    1|          3|
    |input_buf_1_2_d0        |  13|          3|   16|         48|
    |input_buf_1_2_we0       |  13|          3|    1|          3|
    |input_buf_2_0_address0  |  13|          3|    6|         18|
    |input_buf_2_0_ce0       |  13|          3|    1|          3|
    |input_buf_2_0_d0        |  13|          3|   16|         48|
    |input_buf_2_0_we0       |  13|          3|    1|          3|
    |input_buf_2_1_address0  |  13|          3|    6|         18|
    |input_buf_2_1_ce0       |  13|          3|    1|          3|
    |input_buf_2_1_d0        |  13|          3|   16|         48|
    |input_buf_2_1_we0       |  13|          3|    1|          3|
    |input_buf_2_2_address0  |  13|          3|    6|         18|
    |input_buf_2_2_ce0       |  13|          3|    1|          3|
    |input_buf_2_2_d0        |  13|          3|   16|         48|
    |input_buf_2_2_we0       |  13|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 489|        113|  217|        653|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                           Name                                           | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  4|   0|    4|          0|
    |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34_ap_start_reg  |  1|   0|    1|          0|
    |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                     |  6|   0|    6|          0|
    +------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|input_s_dout            |   in|   16|     ap_fifo|                   input_s|       pointer|
|input_s_empty_n         |   in|    1|     ap_fifo|                   input_s|       pointer|
|input_s_read            |  out|    1|     ap_fifo|                   input_s|       pointer|
|input_s_num_data_valid  |   in|    9|     ap_fifo|                   input_s|       pointer|
|input_s_fifo_cap        |   in|    9|     ap_fifo|                   input_s|       pointer|
|input_buf_0_0_address0  |  out|    6|   ap_memory|             input_buf_0_0|         array|
|input_buf_0_0_ce0       |  out|    1|   ap_memory|             input_buf_0_0|         array|
|input_buf_0_0_we0       |  out|    1|   ap_memory|             input_buf_0_0|         array|
|input_buf_0_0_d0        |  out|   16|   ap_memory|             input_buf_0_0|         array|
|input_buf_0_1_address0  |  out|    6|   ap_memory|             input_buf_0_1|         array|
|input_buf_0_1_ce0       |  out|    1|   ap_memory|             input_buf_0_1|         array|
|input_buf_0_1_we0       |  out|    1|   ap_memory|             input_buf_0_1|         array|
|input_buf_0_1_d0        |  out|   16|   ap_memory|             input_buf_0_1|         array|
|input_buf_0_2_address0  |  out|    6|   ap_memory|             input_buf_0_2|         array|
|input_buf_0_2_ce0       |  out|    1|   ap_memory|             input_buf_0_2|         array|
|input_buf_0_2_we0       |  out|    1|   ap_memory|             input_buf_0_2|         array|
|input_buf_0_2_d0        |  out|   16|   ap_memory|             input_buf_0_2|         array|
|input_buf_1_0_address0  |  out|    6|   ap_memory|             input_buf_1_0|         array|
|input_buf_1_0_ce0       |  out|    1|   ap_memory|             input_buf_1_0|         array|
|input_buf_1_0_we0       |  out|    1|   ap_memory|             input_buf_1_0|         array|
|input_buf_1_0_d0        |  out|   16|   ap_memory|             input_buf_1_0|         array|
|input_buf_1_1_address0  |  out|    6|   ap_memory|             input_buf_1_1|         array|
|input_buf_1_1_ce0       |  out|    1|   ap_memory|             input_buf_1_1|         array|
|input_buf_1_1_we0       |  out|    1|   ap_memory|             input_buf_1_1|         array|
|input_buf_1_1_d0        |  out|   16|   ap_memory|             input_buf_1_1|         array|
|input_buf_1_2_address0  |  out|    6|   ap_memory|             input_buf_1_2|         array|
|input_buf_1_2_ce0       |  out|    1|   ap_memory|             input_buf_1_2|         array|
|input_buf_1_2_we0       |  out|    1|   ap_memory|             input_buf_1_2|         array|
|input_buf_1_2_d0        |  out|   16|   ap_memory|             input_buf_1_2|         array|
|input_buf_2_0_address0  |  out|    6|   ap_memory|             input_buf_2_0|         array|
|input_buf_2_0_ce0       |  out|    1|   ap_memory|             input_buf_2_0|         array|
|input_buf_2_0_we0       |  out|    1|   ap_memory|             input_buf_2_0|         array|
|input_buf_2_0_d0        |  out|   16|   ap_memory|             input_buf_2_0|         array|
|input_buf_2_1_address0  |  out|    6|   ap_memory|             input_buf_2_1|         array|
|input_buf_2_1_ce0       |  out|    1|   ap_memory|             input_buf_2_1|         array|
|input_buf_2_1_we0       |  out|    1|   ap_memory|             input_buf_2_1|         array|
|input_buf_2_1_d0        |  out|   16|   ap_memory|             input_buf_2_1|         array|
|input_buf_2_2_address0  |  out|    6|   ap_memory|             input_buf_2_2|         array|
|input_buf_2_2_ce0       |  out|    1|   ap_memory|             input_buf_2_2|         array|
|input_buf_2_2_we0       |  out|    1|   ap_memory|             input_buf_2_2|         array|
|input_buf_2_2_d0        |  out|   16|   ap_memory|             input_buf_2_2|         array|
+------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, i16 %input_buf_2_2, i16 %input_buf_2_1, i16 %input_buf_2_0, i16 %input_buf_1_2, i16 %input_buf_1_1, i16 %input_buf_1_0, i16 %input_buf_0_2, i16 %input_buf_0_1, i16 %input_buf_0_0"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln0 = call void @prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, i16 %input_buf_2_2, i16 %input_buf_2_1, i16 %input_buf_2_0, i16 %input_buf_1_2, i16 %input_buf_1_1, i16 %input_buf_1_0, i16 %input_buf_0_2, i16 %input_buf_0_1, i16 %input_buf_0_0"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, i16 %input_buf_2_2, i16 %input_buf_2_1, i16 %input_buf_2_0, i16 %input_buf_1_2, i16 %input_buf_1_1, i16 %input_buf_1_0, i16 %input_buf_0_2, i16 %input_buf_0_1, i16 %input_buf_0_0, i16 %input_s"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_s, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5, i16 %input_buf_2_2, i16 %input_buf_2_1, i16 %input_buf_2_0, i16 %input_buf_1_2, i16 %input_buf_1_1, i16 %input_buf_1_0, i16 %input_buf_0_2, i16 %input_buf_0_1, i16 %input_buf_0_0, i16 %input_s"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [cnn_layer.cpp:68]   --->   Operation 10 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_buf_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0          (call         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln68          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_buf_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_buf_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_buf_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_buf_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_buf_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_buf_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_buf_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_buf_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_buf_2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="0" index="2" bw="16" slack="0"/>
<pin id="38" dir="0" index="3" bw="16" slack="0"/>
<pin id="39" dir="0" index="4" bw="16" slack="0"/>
<pin id="40" dir="0" index="5" bw="16" slack="0"/>
<pin id="41" dir="0" index="6" bw="16" slack="0"/>
<pin id="42" dir="0" index="7" bw="16" slack="0"/>
<pin id="43" dir="0" index="8" bw="16" slack="0"/>
<pin id="44" dir="0" index="9" bw="16" slack="0"/>
<pin id="45" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="16" slack="0"/>
<pin id="60" dir="0" index="3" bw="16" slack="0"/>
<pin id="61" dir="0" index="4" bw="16" slack="0"/>
<pin id="62" dir="0" index="5" bw="16" slack="0"/>
<pin id="63" dir="0" index="6" bw="16" slack="0"/>
<pin id="64" dir="0" index="7" bw="16" slack="0"/>
<pin id="65" dir="0" index="8" bw="16" slack="0"/>
<pin id="66" dir="0" index="9" bw="16" slack="0"/>
<pin id="67" dir="0" index="10" bw="16" slack="0"/>
<pin id="68" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="47"><net_src comp="18" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="34" pin=4"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="34" pin=5"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="34" pin=6"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="34" pin=7"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="34" pin=8"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="34" pin=9"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="56" pin=8"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="56" pin=9"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="56" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_s | {}
	Port: input_buf_0_0 | {1 2 3 4 }
	Port: input_buf_0_1 | {1 2 3 4 }
	Port: input_buf_0_2 | {1 2 3 4 }
	Port: input_buf_1_0 | {1 2 3 4 }
	Port: input_buf_1_1 | {1 2 3 4 }
	Port: input_buf_1_2 | {1 2 3 4 }
	Port: input_buf_2_0 | {1 2 3 4 }
	Port: input_buf_2_1 | {1 2 3 4 }
	Port: input_buf_2_2 | {1 2 3 4 }
 - Input state : 
	Port: prepare_input_buf_func.2 : input_s | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34 |    0    |  1.298  |   240   |   242   |
|          | grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56 |    0    |  2.596  |   246   |   263   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                             |    0    |  3.894  |   486   |   505   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    3   |   486  |   505  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   486  |   505  |
+-----------+--------+--------+--------+--------+
