#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 14 12:26:11 2022
# Process ID: 6668
# Current directory: D:/Projects/GitHub/computer-system/comp-organ/lab4/cache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6260 D:\Projects\GitHub\computer-system\comp-organ\lab4\cache\cache.xpr
# Log file: D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/vivado.log
# Journal file: D:/Projects/GitHub/computer-system/comp-organ/lab4/cache\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Projects/GitHub/computer-system/comp-organ/lab4/cache/cache.srcs/sim_1/imports/cache/testbench_behav.wcfg
source testbench.tcl
