##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_24MHz
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.6::Critical Path Report for (Clk_24MHz:R vs. Clk_24MHz:R)
		5.7::Critical Path Report for (MR(0)_PAD:R vs. Clock_1:R)
		5.8::Critical Path Report for (MR(0)_PAD:F vs. Clock_1:R)
		5.9::Critical Path Report for (M1(0)_PAD:R vs. Clock_1:R)
		5.10::Critical Path Report for (M1(0)_PAD:F vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clk_1kHz                   | N/A                   | Target: 0.00 MHz    | 
Clock: Clk_1kHz(routed)           | N/A                   | Target: 0.00 MHz    | 
Clock: Clk_24MHz                  | Frequency: 35.35 MHz  | Target: 26.29 MHz   | 
Clock: Clock_1                    | Frequency: 20.73 MHz  | Target: 7.89 MHz    | 
Clock: CyBUS_CLK                  | Frequency: 20.73 MHz  | Target: 78.86 MHz   | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 78.86 MHz   | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 78.86 MHz   | 
Clock: CyPLL_OUT                  | N/A                   | Target: 78.86 MHz   | 
Clock: M1(0)_PAD                  | N/A                   | Target: 100.00 MHz  | 
Clock: MR(0)_PAD                  | N/A                   | Target: 100.00 MHz  | 
Clock: UART_IntClock              | Frequency: 49.08 MHz  | Target: 0.92 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_24MHz      Clk_24MHz      38043.5          9757        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1        Clock_1        126812           118924      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_1        12681.2          -35548      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      12681.2          -34695      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  12681.2          -6453       N/A              N/A         N/A              N/A         N/A              N/A         
M1(0)_PAD      Clock_1        144.928          -13391      N/A              N/A         N/A              N/A         72.4638          -13464      
MR(0)_PAD      Clock_1        144.928          -16256      N/A              N/A         N/A              N/A         72.4638          -16328      
UART_IntClock  UART_IntClock  1.09058e+006     1070203     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
AddrH(0)_PAD     -7083         M1(0)_PAD:R       
AddrH(0)_PAD     -10088        MR(0)_PAD:R       
AddrH(1)_PAD     -8727         M1(0)_PAD:R       
AddrH(1)_PAD     -11732        MR(0)_PAD:R       
AddrH(2)_PAD     -7276         M1(0)_PAD:R       
AddrH(2)_PAD     -10281        MR(0)_PAD:R       
AddrH(3)_PAD     -6178         M1(0)_PAD:R       
AddrH(3)_PAD     -9183         MR(0)_PAD:R       
AddrH(4)_PAD     -7695         M1(0)_PAD:R       
AddrH(4)_PAD     -10700        MR(0)_PAD:R       
AddrH(5)_PAD     -6880         M1(0)_PAD:R       
AddrH(5)_PAD     -9885         MR(0)_PAD:R       
AddrH(6)_PAD     -6977         M1(0)_PAD:R       
AddrH(6)_PAD     -9982         MR(0)_PAD:R       
AddrH(7)_PAD     -6867         M1(0)_PAD:R       
AddrH(7)_PAD     -9872         MR(0)_PAD:R       
AddrL(0)_PAD:in  77359         CyBUS_CLK:R       
AddrL(0)_PAD:in  76975         Clock_1:R         
AddrL(0)_PAD:in  -4993         M1(0)_PAD:R       
AddrL(0)_PAD:in  -7997         MR(0)_PAD:R       
AddrL(1)_PAD:in  74654         CyBUS_CLK:R       
AddrL(1)_PAD:in  74270         Clock_1:R         
AddrL(1)_PAD:in  -428          M1(0)_PAD:R       
AddrL(1)_PAD:in  -3433         MR(0)_PAD:R       
AddrL(2)_PAD:in  71760         CyBUS_CLK:R       
AddrL(2)_PAD:in  71376         Clock_1:R         
AddrL(2)_PAD:in  -4775         M1(0)_PAD:R       
AddrL(2)_PAD:in  -7779         MR(0)_PAD:R       
AddrL(3)_PAD:in  73774         CyBUS_CLK:R       
AddrL(3)_PAD:in  73390         Clock_1:R         
AddrL(3)_PAD:in  -7706         M1(0)_PAD:R       
AddrL(3)_PAD:in  -10710        MR(0)_PAD:R       
AddrL(4)_PAD:in  72899         CyBUS_CLK:R       
AddrL(4)_PAD:in  72516         Clock_1:R         
AddrL(4)_PAD:in  -4852         M1(0)_PAD:R       
AddrL(4)_PAD:in  -7856         MR(0)_PAD:R       
AddrL(5)_PAD:in  71050         CyBUS_CLK:R       
AddrL(5)_PAD:in  70667         Clock_1:R         
AddrL(5)_PAD:in  -7587         M1(0)_PAD:R       
AddrL(5)_PAD:in  -10591        MR(0)_PAD:R       
AddrL(6)_PAD:in  75503         CyBUS_CLK:R       
AddrL(6)_PAD:in  75119         Clock_1:R         
AddrL(6)_PAD:in  -7102         M1(0)_PAD:R       
AddrL(6)_PAD:in  -10106        MR(0)_PAD:R       
AddrL(7)_PAD:in  78074         CyBUS_CLK:R       
AddrL(7)_PAD:in  77690         Clock_1:R         
AddrL(7)_PAD:in  4734          M1(0)_PAD:R       
AddrL(7)_PAD:in  1730          MR(0)_PAD:R       
CTS(0)_PAD       15387         UART_IntClock:R   
Dta(0)_PAD:in    16297         Clock_1:R         
Dta(0)_PAD:in    15550         CyBUS_CLK:R       
Dta(1)_PAD:in    15470         CyBUS_CLK:R       
Dta(1)_PAD:in    15107         Clock_1:R         
Dta(2)_PAD:in    16168         Clock_1:R         
Dta(2)_PAD:in    15243         CyBUS_CLK:R       
Dta(3)_PAD:in    15880         CyBUS_CLK:R       
Dta(3)_PAD:in    15497         Clock_1:R         
Dta(4)_PAD:in    15786         Clock_1:R         
Dta(4)_PAD:in    15413         CyBUS_CLK:R       
Dta(5)_PAD:in    16839         Clock_1:R         
Dta(5)_PAD:in    15773         CyBUS_CLK:R       
Dta(6)_PAD:in    15666         Clock_1:R         
Dta(6)_PAD:in    15095         CyBUS_CLK:R       
Dta(7)_PAD:in    15837         CyBUS_CLK:R       
Dta(7)_PAD:in    15471         Clock_1:R         
IOR(0)_PAD:in    72709         CyBUS_CLK:R       
IOR(0)_PAD:in    72326         Clock_1:R         
IOW(0)_PAD:in    70960         CyBUS_CLK:R       
IOW(0)_PAD:in    70576         Clock_1:R         
M1(0)_PAD        13536         Clock_1:R         
MR(0)_PAD:in     16401         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
Dta(0)_PAD:out    31826         CyBUS_CLK:R                  
Dta(1)_PAD:out    31751         CyBUS_CLK:R                  
Dta(2)_PAD:out    31322         CyBUS_CLK:R                  
Dta(3)_PAD:out    29236         CyBUS_CLK:R                  
Dta(4)_PAD:out    30739         CyBUS_CLK:R                  
Dta(5)_PAD:out    31390         CyBUS_CLK:R                  
Dta(6)_PAD:out    31409         CyBUS_CLK:R                  
Dta(7)_PAD:out    30960         CyBUS_CLK:R                  
MSEL(0)_PAD       39004         MR(0)_PAD:R                  
MSEL(0)_PAD       39004         MR(0)_PAD:F                  
MSEL(0)_PAD       30014         CyBUS_CLK:R                  
OER(0)_PAD        32163         CyBUS_CLK:R                  
RTS(0)_PAD        27253         UART_IntClock:R              
SCL_1(0)_PAD:out  25393         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  24945         CyBUS_CLK(fixed-function):R  
Tx(0)_PAD         33992         UART_IntClock:R              
WE(0)_PAD         29663         CyBUS_CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
AddrL(7)_PAD:in     Dta(0)_PAD:out           60618  
AddrL(0)_PAD:in     Dta(0)_PAD:out           59904  
AddrL(6)_PAD:in     Dta(0)_PAD:out           58048  
AddrL(1)_PAD:in     Dta(0)_PAD:out           57199  
AddrL(3)_PAD:in     Dta(0)_PAD:out           56319  
AddrL(4)_PAD:in     Dta(0)_PAD:out           55444  
IOR(0)_PAD:in       Dta(0)_PAD:out           55254  
AddrL(2)_PAD:in     Dta(0)_PAD:out           54305  
AddrL(5)_PAD:in     Dta(0)_PAD:out           53595  
IOW(0)_PAD:in       Dta(0)_PAD:out           53505  
AddrL(7)_PAD:in     Dta(1)_PAD:out           59839  
AddrL(0)_PAD:in     Dta(1)_PAD:out           59124  
AddrL(6)_PAD:in     Dta(1)_PAD:out           57268  
AddrL(1)_PAD:in     Dta(1)_PAD:out           56419  
AddrL(3)_PAD:in     Dta(1)_PAD:out           55539  
AddrL(4)_PAD:in     Dta(1)_PAD:out           54665  
IOR(0)_PAD:in       Dta(1)_PAD:out           54475  
AddrL(2)_PAD:in     Dta(1)_PAD:out           53525  
AddrL(5)_PAD:in     Dta(1)_PAD:out           52816  
IOW(0)_PAD:in       Dta(1)_PAD:out           52725  
AddrL(7)_PAD:in     Dta(2)_PAD:out           58870  
AddrL(0)_PAD:in     Dta(2)_PAD:out           58155  
AddrL(6)_PAD:in     Dta(2)_PAD:out           56299  
AddrL(1)_PAD:in     Dta(2)_PAD:out           55450  
AddrL(3)_PAD:in     Dta(2)_PAD:out           54570  
AddrL(4)_PAD:in     Dta(2)_PAD:out           53695  
IOR(0)_PAD:in       Dta(2)_PAD:out           53506  
AddrL(2)_PAD:in     Dta(2)_PAD:out           52556  
AddrL(5)_PAD:in     Dta(2)_PAD:out           51847  
IOW(0)_PAD:in       Dta(2)_PAD:out           51756  
AddrL(7)_PAD:in     Dta(3)_PAD:out           62193  
AddrL(0)_PAD:in     Dta(3)_PAD:out           61478  
AddrL(6)_PAD:in     Dta(3)_PAD:out           59622  
AddrL(1)_PAD:in     Dta(3)_PAD:out           58773  
AddrL(3)_PAD:in     Dta(3)_PAD:out           57893  
AddrL(4)_PAD:in     Dta(3)_PAD:out           57019  
IOR(0)_PAD:in       Dta(3)_PAD:out           56829  
AddrL(2)_PAD:in     Dta(3)_PAD:out           55879  
AddrL(5)_PAD:in     Dta(3)_PAD:out           55170  
IOW(0)_PAD:in       Dta(3)_PAD:out           55079  
AddrL(7)_PAD:in     Dta(4)_PAD:out           60241  
AddrL(0)_PAD:in     Dta(4)_PAD:out           59526  
AddrL(6)_PAD:in     Dta(4)_PAD:out           57670  
AddrL(1)_PAD:in     Dta(4)_PAD:out           56821  
AddrL(3)_PAD:in     Dta(4)_PAD:out           55941  
AddrL(4)_PAD:in     Dta(4)_PAD:out           55066  
IOR(0)_PAD:in       Dta(4)_PAD:out           54876  
AddrL(2)_PAD:in     Dta(4)_PAD:out           53927  
AddrL(5)_PAD:in     Dta(4)_PAD:out           53217  
IOW(0)_PAD:in       Dta(4)_PAD:out           53127  
AddrL(7)_PAD:in     Dta(5)_PAD:out           59092  
AddrL(0)_PAD:in     Dta(5)_PAD:out           58377  
AddrL(6)_PAD:in     Dta(5)_PAD:out           56521  
AddrL(1)_PAD:in     Dta(5)_PAD:out           55672  
AddrL(3)_PAD:in     Dta(5)_PAD:out           54792  
AddrL(4)_PAD:in     Dta(5)_PAD:out           53918  
IOR(0)_PAD:in       Dta(5)_PAD:out           53728  
AddrL(2)_PAD:in     Dta(5)_PAD:out           52778  
AddrL(5)_PAD:in     Dta(5)_PAD:out           52069  
IOW(0)_PAD:in       Dta(5)_PAD:out           51978  
AddrL(7)_PAD:in     Dta(6)_PAD:out           58987  
AddrL(0)_PAD:in     Dta(6)_PAD:out           58272  
AddrL(6)_PAD:in     Dta(6)_PAD:out           56416  
AddrL(1)_PAD:in     Dta(6)_PAD:out           55567  
AddrL(3)_PAD:in     Dta(6)_PAD:out           54687  
AddrL(4)_PAD:in     Dta(6)_PAD:out           53813  
IOR(0)_PAD:in       Dta(6)_PAD:out           53623  
AddrL(2)_PAD:in     Dta(6)_PAD:out           52673  
AddrL(5)_PAD:in     Dta(6)_PAD:out           51964  
IOW(0)_PAD:in       Dta(6)_PAD:out           51873  
AddrL(7)_PAD:in     Dta(7)_PAD:out           55101  
AddrL(0)_PAD:in     Dta(7)_PAD:out           54387  
AddrL(6)_PAD:in     Dta(7)_PAD:out           52531  
AddrL(1)_PAD:in     Dta(7)_PAD:out           51682  
AddrL(3)_PAD:in     Dta(7)_PAD:out           50802  
AddrL(4)_PAD:in     Dta(7)_PAD:out           49927  
IOR(0)_PAD:in       Dta(7)_PAD:out           49737  
AddrL(2)_PAD:in     Dta(7)_PAD:out           48788  
AddrL(5)_PAD:in     Dta(7)_PAD:out           48078  
IOW(0)_PAD:in       Dta(7)_PAD:out           47988  
AddrH(3)_PAD        MSEL(0)_PAD              38514  
MW(0)_PAD:in        MSEL(0)_PAD              37898  
AddrH(7)_PAD        MSEL(0)_PAD              36923  
AddrH(5)_PAD        MSEL(0)_PAD              36902  
AddrH(6)_PAD        MSEL(0)_PAD              36804  
AddrH(4)_PAD        MSEL(0)_PAD              36079  
AddrH(3)_PAD        OER(0)_PAD               40663  
AddrH(7)_PAD        OER(0)_PAD               39072  
AddrH(5)_PAD        OER(0)_PAD               39051  
AddrH(6)_PAD        OER(0)_PAD               38953  
AddrH(4)_PAD        OER(0)_PAD               38228  
AddrH(3)_PAD        WE(0)_PAD                38164  
MW(0)_PAD:in        WE(0)_PAD                37548  
AddrH(7)_PAD        WE(0)_PAD                36573  
AddrH(5)_PAD        WE(0)_PAD                36552  
AddrH(6)_PAD        WE(0)_PAD                36454  
AddrH(4)_PAD        WE(0)_PAD                35729  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clk_24MHz
***************************************
Clock: Clk_24MHz
Frequency: 35.35 MHz | Target: 26.29 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \Millis:CounterUDB:count_stored_i\/q
Path End       : \Millis:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     35083

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25326
-------------------------------------   ----- 
End-of-path arrival time (ps)           25326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:count_stored_i\/q             macrocell59      875    875   9757  RISE       1
\Millis:CounterUDB:count_enable\/main_0          macrocell12     7008   7883   9757  RISE       1
\Millis:CounterUDB:count_enable\/q               macrocell12     2345  10228   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell4   6888  17116   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell4   3590  20706   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ci         datapathcell5      0  20706   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell5   2310  23016   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ci         datapathcell6      0  23016   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell6   2310  25326   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ci         datapathcell7      0  25326   9757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/clock                datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 20.73 MHz | Target: 7.89 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_5
Path End       : Net_602_5/main_0
Capture Clock  : Net_602_5/clock_0
Path slack     : -35548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45772
-------------------------------------   ----- 
End-of-path arrival time (ps)           45772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_5  controlcell4   1435   1435  -35548  RISE       1
Net_414_5/main_4               macrocell26    6389   7824  -35548  RISE       1
Net_414_5/q                    macrocell26    2345  10169  -35548  RISE       1
Dta(5)/pin_input               iocell41       6198  16367  -35548  RISE       1
Dta(5)/pad_out                 iocell41      15023  31390  -35548  RISE       1
Dta(5)/pad_in                  iocell41          0  31390  -35548  RISE       1
Dta(5)/fb                      iocell41       8264  39654  -35548  RISE       1
Net_602_5/main_0               macrocell62    6118  45772  -35548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_5/clock_0                                          macrocell62         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 20.73 MHz | Target: 78.86 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_5
Path End       : Net_602_5/main_0
Capture Clock  : Net_602_5/clock_0
Path slack     : -35548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45772
-------------------------------------   ----- 
End-of-path arrival time (ps)           45772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_5  controlcell4   1435   1435  -35548  RISE       1
Net_414_5/main_4               macrocell26    6389   7824  -35548  RISE       1
Net_414_5/q                    macrocell26    2345  10169  -35548  RISE       1
Dta(5)/pin_input               iocell41       6198  16367  -35548  RISE       1
Dta(5)/pad_out                 iocell41      15023  31390  -35548  RISE       1
Dta(5)/pad_in                  iocell41          0  31390  -35548  RISE       1
Dta(5)/fb                      iocell41       8264  39654  -35548  RISE       1
Net_602_5/main_0               macrocell62    6118  45772  -35548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_5/clock_0                                          macrocell62         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 49.08 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17920
-------------------------------------   ----- 
End-of-path arrival time (ps)           17920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q       macrocell38    875    875  1070203  RISE       1
\UART:BUART:txn_split\/main_8  macrocell1   10286  11161  1070203  RISE       1
\UART:BUART:txn_split\/q       macrocell1    2345  13506  1070203  RISE       1
\UART:BUART:txn\/main_4        macrocell34   4413  17920  1070203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell34         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BusDta:Sync:ctrl_reg\/control_0
Path End       : \ROD:sts:sts_reg\/status_0
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : -34695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47026
-------------------------------------   ----- 
End-of-path arrival time (ps)           47026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BusDta:Sync:ctrl_reg\/busclk                               controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\BusDta:Sync:ctrl_reg\/control_0  controlcell6   1435   1435  -34695  RISE       1
Net_414_0/main_6                  macrocell31    6366   7801  -34695  RISE       1
Net_414_0/q                       macrocell31    2345  10146  -34695  RISE       1
Dta(0)/pin_input                  iocell36       6429  16575  -34695  RISE       1
Dta(0)/pad_out                    iocell36      15251  31826  -34695  RISE       1
Dta(0)/pad_in                     iocell36          0  31826  -34695  RISE       1
Dta(0)/fb                         iocell36       7922  39748  -34695  RISE       1
\ROD:sts:sts_reg\/status_0        statuscell3    7278  47026  -34695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_5
Path End       : Net_602_5/main_0
Capture Clock  : Net_602_5/clock_0
Path slack     : -35548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45772
-------------------------------------   ----- 
End-of-path arrival time (ps)           45772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_5  controlcell4   1435   1435  -35548  RISE       1
Net_414_5/main_4               macrocell26    6389   7824  -35548  RISE       1
Net_414_5/q                    macrocell26    2345  10169  -35548  RISE       1
Dta(5)/pin_input               iocell41       6198  16367  -35548  RISE       1
Dta(5)/pad_out                 iocell41      15023  31390  -35548  RISE       1
Dta(5)/pad_in                  iocell41          0  31390  -35548  RISE       1
Dta(5)/fb                      iocell41       8264  39654  -35548  RISE       1
Net_602_5/main_0               macrocell62    6118  45772  -35548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_5/clock_0                                          macrocell62         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_markspace_pre\/main_5
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : -6453p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16678
-------------------------------------   ----- 
End-of-path arrival time (ps)           16678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                        synccell       710    710  -6453  RISE       1
\UART:BUART:rx_postpoll\/main_2       macrocell7    7220   7930  -6453  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell7    2345  10275  -6453  RISE       1
\UART:BUART:rx_markspace_pre\/main_5  macrocell53   6403  16678  -6453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_691/q
Path End       : Net_602_2/clk_en
Capture Clock  : Net_602_2/clock_0
Path slack     : 118924p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -1470
--------------------------------------------   ------ 
End-of-path required time (ps)                 125342

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_691/q         macrocell85    875    875  118924  RISE       1
Net_602_2/clk_en  macrocell65   5543   6418  118924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_2/clock_0                                          macrocell65         0      0  RISE       1


5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17920
-------------------------------------   ----- 
End-of-path arrival time (ps)           17920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q       macrocell38    875    875  1070203  RISE       1
\UART:BUART:txn_split\/main_8  macrocell1   10286  11161  1070203  RISE       1
\UART:BUART:txn_split\/q       macrocell1    2345  13506  1070203  RISE       1
\UART:BUART:txn\/main_4        macrocell34   4413  17920  1070203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell34         0      0  RISE       1


5.6::Critical Path Report for (Clk_24MHz:R vs. Clk_24MHz:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:count_stored_i\/q
Path End       : \Millis:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     35083

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25326
-------------------------------------   ----- 
End-of-path arrival time (ps)           25326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:count_stored_i\/q             macrocell59      875    875   9757  RISE       1
\Millis:CounterUDB:count_enable\/main_0          macrocell12     7008   7883   9757  RISE       1
\Millis:CounterUDB:count_enable\/q               macrocell12     2345  10228   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell4   6888  17116   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell4   3590  20706   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ci         datapathcell5      0  20706   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell5   2310  23016   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ci         datapathcell6      0  23016   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell6   2310  25326   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ci         datapathcell7      0  25326   9757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/clock                datapathcell7       0      0  RISE       1


5.7::Critical Path Report for (MR(0)_PAD:R vs. Clock_1:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MR(0)_PAD:in
Path End       : cydff_4/main_0
Capture Clock  : cydff_4/clock_0
Path slack     : -16256p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (MR(0)_PAD:R#597 vs. Clock_1:R#48)     145
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      -2312

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13944
-------------------------------------   ----- 
End-of-path arrival time (ps)           13944
 
Data path
pin name        model name     delay     AT   slack  edge  Fanout
--------------  -------------  -----  -----  ------  ----  ------
MR(0)_PAD:in    \DTR-1 v2 HW\      0      0    COMP  RISE       1
MR(0)/pad_in    iocell9            0      0    COMP  RISE       1
MR(0)/fb        iocell9         7843   7843    COMP  RISE       1
cydff_4/main_0  macrocell84     6101  13944  -16256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                            macrocell84         0      0  RISE       1


5.8::Critical Path Report for (MR(0)_PAD:F vs. Clock_1:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MR(0)_PAD:in
Path End       : cydff_4/main_0
Capture Clock  : cydff_4/clock_0
Path slack     : -16328p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (MR(0)_PAD:F#736 vs. Clock_1:R#59)    5072
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2615

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       13944
-------------------------------------   ----- 
End-of-path arrival time (ps)           18944
 
Data path
pin name        model name     delay     AT   slack  edge  Fanout
--------------  -------------  -----  -----  ------  ----  ------
MR(0)_PAD:in    \DTR-1 v2 HW\      0   5000    COMP  FALL       1
MR(0)/pad_in    iocell9            0   5000    COMP  FALL       1
MR(0)/fb        iocell9         7843  12843    COMP  FALL       1
cydff_4/main_0  macrocell84     6101  18944  -16328  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                            macrocell84         0      0  RISE       1


5.9::Critical Path Report for (M1(0)_PAD:R vs. Clock_1:R)
*********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1(0)_PAD
Path End       : cydff_4/main_1
Capture Clock  : cydff_4/clock_0
Path slack     : -13391p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (M1(0)_PAD:R#597 vs. Clock_1:R#48)     145
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      -2312

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           11079
 
Data path
pin name        model name     delay     AT   slack  edge  Fanout
--------------  -------------  -----  -----  ------  ----  ------
M1(0)_PAD       \DTR-1 v2 HW\      0      0    COMP  RISE       1
M1(0)/pad_in    iocell45           0      0    COMP  RISE       1
M1(0)/fb        iocell45        5947   5947    COMP  RISE       1
cydff_4/main_1  macrocell84     5132  11079  -13391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                            macrocell84         0      0  RISE       1


5.10::Critical Path Report for (M1(0)_PAD:F vs. Clock_1:R)
**********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1(0)_PAD
Path End       : cydff_4/main_1
Capture Clock  : cydff_4/clock_0
Path slack     : -13464p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (M1(0)_PAD:F#736 vs. Clock_1:R#59)    5072
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2615

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           16079
 
Data path
pin name        model name     delay     AT   slack  edge  Fanout
--------------  -------------  -----  -----  ------  ----  ------
M1(0)_PAD       \DTR-1 v2 HW\      0   5000    COMP  FALL       1
M1(0)/pad_in    iocell45           0   5000    COMP  FALL       1
M1(0)/fb        iocell45        5947  10947    COMP  FALL       1
cydff_4/main_1  macrocell84     5132  16079  -13464  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                            macrocell84         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_5
Path End       : Net_602_5/main_0
Capture Clock  : Net_602_5/clock_0
Path slack     : -35548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45772
-------------------------------------   ----- 
End-of-path arrival time (ps)           45772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_5  controlcell4   1435   1435  -35548  RISE       1
Net_414_5/main_4               macrocell26    6389   7824  -35548  RISE       1
Net_414_5/q                    macrocell26    2345  10169  -35548  RISE       1
Dta(5)/pin_input               iocell41       6198  16367  -35548  RISE       1
Dta(5)/pad_out                 iocell41      15023  31390  -35548  RISE       1
Dta(5)/pad_in                  iocell41          0  31390  -35548  RISE       1
Dta(5)/fb                      iocell41       8264  39654  -35548  RISE       1
Net_602_5/main_0               macrocell62    6118  45772  -35548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_5/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BusDta:Sync:ctrl_reg\/control_0
Path End       : Net_602_0/main_0
Capture Clock  : Net_602_0/clock_0
Path slack     : -35442p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45666
-------------------------------------   ----- 
End-of-path arrival time (ps)           45666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BusDta:Sync:ctrl_reg\/busclk                               controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\BusDta:Sync:ctrl_reg\/control_0  controlcell6   1435   1435  -35442  RISE       1
Net_414_0/main_6                  macrocell31    6366   7801  -35442  RISE       1
Net_414_0/q                       macrocell31    2345  10146  -35442  RISE       1
Dta(0)/pin_input                  iocell36       6429  16575  -35442  RISE       1
Dta(0)/pad_out                    iocell36      15251  31826  -35442  RISE       1
Dta(0)/pad_in                     iocell36          0  31826  -35442  RISE       1
Dta(0)/fb                         iocell36       7922  39748  -35442  RISE       1
Net_602_0/main_0                  macrocell67    5918  45666  -35442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_0/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_2
Path End       : Net_602_2/main_0
Capture Clock  : Net_602_2/clock_0
Path slack     : -34809p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45033
-------------------------------------   ----- 
End-of-path arrival time (ps)           45033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_2  controlcell4   1435   1435  -34809  RISE       1
Net_414_2/main_4               macrocell29    5860   7295  -34809  RISE       1
Net_414_2/q                    macrocell29    2345   9640  -34809  RISE       1
Dta(2)/pin_input               iocell38       6223  15863  -34809  RISE       1
Dta(2)/pad_out                 iocell38      15459  31322  -34809  RISE       1
Dta(2)/pad_in                  iocell38          0  31322  -34809  RISE       1
Dta(2)/fb                      iocell38       7950  39272  -34809  RISE       1
Net_602_2/main_0               macrocell65    5761  45033  -34809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_2/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BusDta:Sync:ctrl_reg\/control_0
Path End       : \ROD:sts:sts_reg\/status_0
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : -34695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47026
-------------------------------------   ----- 
End-of-path arrival time (ps)           47026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BusDta:Sync:ctrl_reg\/busclk                               controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\BusDta:Sync:ctrl_reg\/control_0  controlcell6   1435   1435  -34695  RISE       1
Net_414_0/main_6                  macrocell31    6366   7801  -34695  RISE       1
Net_414_0/q                       macrocell31    2345  10146  -34695  RISE       1
Dta(0)/pin_input                  iocell36       6429  16575  -34695  RISE       1
Dta(0)/pad_out                    iocell36      15251  31826  -34695  RISE       1
Dta(0)/pad_in                     iocell36          0  31826  -34695  RISE       1
Dta(0)/fb                         iocell36       7922  39748  -34695  RISE       1
\ROD:sts:sts_reg\/status_0        statuscell3    7278  47026  -34695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BusDta:Sync:ctrl_reg\/control_0
Path End       : \RCM:sts:sts_reg\/status_0
Capture Clock  : \RCM:sts:sts_reg\/clock
Path slack     : -34653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46984
-------------------------------------   ----- 
End-of-path arrival time (ps)           46984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BusDta:Sync:ctrl_reg\/busclk                               controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\BusDta:Sync:ctrl_reg\/control_0  controlcell6   1435   1435  -34695  RISE       1
Net_414_0/main_6                  macrocell31    6366   7801  -34695  RISE       1
Net_414_0/q                       macrocell31    2345  10146  -34695  RISE       1
Dta(0)/pin_input                  iocell36       6429  16575  -34695  RISE       1
Dta(0)/pad_out                    iocell36      15251  31826  -34695  RISE       1
Dta(0)/pad_in                     iocell36          0  31826  -34695  RISE       1
Dta(0)/fb                         iocell36       7922  39748  -34695  RISE       1
\RCM:sts:sts_reg\/status_0        statuscell1    7236  46984  -34653  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCM:sts:sts_reg\/clock                                     statuscell1         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_1
Path End       : \ROD:sts:sts_reg\/status_1
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : -34540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46871
-------------------------------------   ----- 
End-of-path arrival time (ps)           46871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_1  controlcell3   1435   1435  -34540  RISE       1
Net_414_1/main_1               macrocell30    6003   7438  -34540  RISE       1
Net_414_1/q                    macrocell30    2345   9783  -34540  RISE       1
Dta(1)/pin_input               iocell37       6166  15949  -34540  RISE       1
Dta(1)/pad_out                 iocell37      15802  31751  -34540  RISE       1
Dta(1)/pad_in                  iocell37          0  31751  -34540  RISE       1
Dta(1)/fb                      iocell37       7962  39713  -34540  RISE       1
\ROD:sts:sts_reg\/status_1     statuscell3    7158  46871  -34540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_1
Path End       : \RCM:sts:sts_reg\/status_1
Capture Clock  : \RCM:sts:sts_reg\/clock
Path slack     : -34494p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46825
-------------------------------------   ----- 
End-of-path arrival time (ps)           46825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_1  controlcell3   1435   1435  -34540  RISE       1
Net_414_1/main_1               macrocell30    6003   7438  -34540  RISE       1
Net_414_1/q                    macrocell30    2345   9783  -34540  RISE       1
Dta(1)/pin_input               iocell37       6166  15949  -34540  RISE       1
Dta(1)/pad_out                 iocell37      15802  31751  -34540  RISE       1
Dta(1)/pad_in                  iocell37          0  31751  -34540  RISE       1
Dta(1)/fb                      iocell37       7962  39713  -34540  RISE       1
\RCM:sts:sts_reg\/status_1     statuscell1    7112  46825  -34494  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCM:sts:sts_reg\/clock                                     statuscell1         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_5
Path End       : \ROD:sts:sts_reg\/status_5
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : -34481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46813
-------------------------------------   ----- 
End-of-path arrival time (ps)           46813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_5  controlcell4   1435   1435  -34481  RISE       1
Net_414_5/main_4               macrocell26    6389   7824  -34481  RISE       1
Net_414_5/q                    macrocell26    2345  10169  -34481  RISE       1
Dta(5)/pin_input               iocell41       6198  16367  -34481  RISE       1
Dta(5)/pad_out                 iocell41      15023  31390  -34481  RISE       1
Dta(5)/pad_in                  iocell41          0  31390  -34481  RISE       1
Dta(5)/fb                      iocell41       8264  39654  -34481  RISE       1
\ROD:sts:sts_reg\/status_5     statuscell3    7159  46813  -34481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_5
Path End       : \RCM:sts:sts_reg\/status_5
Capture Clock  : \RCM:sts:sts_reg\/clock
Path slack     : -34481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46812
-------------------------------------   ----- 
End-of-path arrival time (ps)           46812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_5  controlcell4   1435   1435  -34481  RISE       1
Net_414_5/main_4               macrocell26    6389   7824  -34481  RISE       1
Net_414_5/q                    macrocell26    2345  10169  -34481  RISE       1
Dta(5)/pin_input               iocell41       6198  16367  -34481  RISE       1
Dta(5)/pad_out                 iocell41      15023  31390  -34481  RISE       1
Dta(5)/pad_in                  iocell41          0  31390  -34481  RISE       1
Dta(5)/fb                      iocell41       8264  39654  -34481  RISE       1
\RCM:sts:sts_reg\/status_5     statuscell1    7158  46812  -34481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCM:sts:sts_reg\/clock                                     statuscell1         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_6
Path End       : Net_602_6/main_0
Capture Clock  : Net_602_6/clock_0
Path slack     : -34394p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44618
-------------------------------------   ----- 
End-of-path arrival time (ps)           44618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_6  controlcell3   1435   1435  -34394  RISE       1
Net_414_6/main_1               macrocell25    5830   7265  -34394  RISE       1
Net_414_6/q                    macrocell25    2345   9610  -34394  RISE       1
Dta(6)/pin_input               iocell42       6238  15848  -34394  RISE       1
Dta(6)/pad_out                 iocell42      15561  31409  -34394  RISE       1
Dta(6)/pad_in                  iocell42          0  31409  -34394  RISE       1
Dta(6)/fb                      iocell42       7354  38763  -34394  RISE       1
Net_602_6/main_0               macrocell61    5855  44618  -34394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_6/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_1
Path End       : Net_602_1/main_0
Capture Clock  : Net_602_1/clock_0
Path slack     : -34177p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44401
-------------------------------------   ----- 
End-of-path arrival time (ps)           44401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_1  controlcell3   1435   1435  -34177  RISE       1
Net_414_1/main_1               macrocell30    6003   7438  -34177  RISE       1
Net_414_1/q                    macrocell30    2345   9783  -34177  RISE       1
Dta(1)/pin_input               iocell37       6166  15949  -34177  RISE       1
Dta(1)/pad_out                 iocell37      15802  31751  -34177  RISE       1
Dta(1)/pad_in                  iocell37          0  31751  -34177  RISE       1
Dta(1)/fb                      iocell37       7962  39713  -34177  RISE       1
Net_602_1/main_0               macrocell66    4688  44401  -34177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_1/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_7
Path End       : \ROD:sts:sts_reg\/status_7
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : -34116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46447
-------------------------------------   ----- 
End-of-path arrival time (ps)           46447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_7  controlcell3   1435   1435  -34116  RISE       1
Net_414_7/main_1               macrocell24    4436   5871  -34116  RISE       1
Net_414_7/q                    macrocell24    2345   8216  -34116  RISE       1
Dta(7)/pin_input               iocell43       7249  15465  -34116  RISE       1
Dta(7)/pad_out                 iocell43      15495  30960  -34116  RISE       1
Dta(7)/pad_in                  iocell43          0  30960  -34116  RISE       1
Dta(7)/fb                      iocell43       7644  38604  -34116  RISE       1
\ROD:sts:sts_reg\/status_7     statuscell3    7843  46447  -34116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_7
Path End       : \RCM:sts:sts_reg\/status_7
Capture Clock  : \RCM:sts:sts_reg\/clock
Path slack     : -34063p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46394
-------------------------------------   ----- 
End-of-path arrival time (ps)           46394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_7  controlcell3   1435   1435  -34116  RISE       1
Net_414_7/main_1               macrocell24    4436   5871  -34116  RISE       1
Net_414_7/q                    macrocell24    2345   8216  -34116  RISE       1
Dta(7)/pin_input               iocell43       7249  15465  -34116  RISE       1
Dta(7)/pad_out                 iocell43      15495  30960  -34116  RISE       1
Dta(7)/pad_in                  iocell43          0  30960  -34116  RISE       1
Dta(7)/fb                      iocell43       7644  38604  -34116  RISE       1
\RCM:sts:sts_reg\/status_7     statuscell1    7790  46394  -34063  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCM:sts:sts_reg\/clock                                     statuscell1         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_2
Path End       : \RCM:sts:sts_reg\/status_2
Capture Clock  : \RCM:sts:sts_reg\/clock
Path slack     : -33884p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46215
-------------------------------------   ----- 
End-of-path arrival time (ps)           46215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_2  controlcell4   1435   1435  -33884  RISE       1
Net_414_2/main_4               macrocell29    5860   7295  -33884  RISE       1
Net_414_2/q                    macrocell29    2345   9640  -33884  RISE       1
Dta(2)/pin_input               iocell38       6223  15863  -33884  RISE       1
Dta(2)/pad_out                 iocell38      15459  31322  -33884  RISE       1
Dta(2)/pad_in                  iocell38          0  31322  -33884  RISE       1
Dta(2)/fb                      iocell38       7950  39272  -33884  RISE       1
\RCM:sts:sts_reg\/status_2     statuscell1    6943  46215  -33884  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCM:sts:sts_reg\/clock                                     statuscell1         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_2
Path End       : \ROD:sts:sts_reg\/status_2
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : -33882p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46213
-------------------------------------   ----- 
End-of-path arrival time (ps)           46213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_2  controlcell4   1435   1435  -33884  RISE       1
Net_414_2/main_4               macrocell29    5860   7295  -33884  RISE       1
Net_414_2/q                    macrocell29    2345   9640  -33884  RISE       1
Dta(2)/pin_input               iocell38       6223  15863  -33884  RISE       1
Dta(2)/pad_out                 iocell38      15459  31322  -33884  RISE       1
Dta(2)/pad_in                  iocell38          0  31322  -33884  RISE       1
Dta(2)/fb                      iocell38       7950  39272  -33884  RISE       1
\ROD:sts:sts_reg\/status_2     statuscell3    6941  46213  -33882  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_4
Path End       : Net_602_4/main_0
Capture Clock  : Net_602_4/clock_0
Path slack     : -33844p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44068
-------------------------------------   ----- 
End-of-path arrival time (ps)           44068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_4  controlcell4   1435   1435  -33844  RISE       1
Net_414_4/main_4               macrocell27    5657   7092  -33844  RISE       1
Net_414_4/q                    macrocell27    2345   9437  -33844  RISE       1
Dta(4)/pin_input               iocell40       6422  15859  -33844  RISE       1
Dta(4)/pad_out                 iocell40      14880  30739  -33844  RISE       1
Dta(4)/pad_in                  iocell40          0  30739  -33844  RISE       1
Dta(4)/fb                      iocell40       7563  38302  -33844  RISE       1
Net_602_4/main_0               macrocell63    5766  44068  -33844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_4/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_6
Path End       : \ROD:sts:sts_reg\/status_6
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : -33823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46154
-------------------------------------   ----- 
End-of-path arrival time (ps)           46154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_6  controlcell3   1435   1435  -33823  RISE       1
Net_414_6/main_1               macrocell25    5830   7265  -33823  RISE       1
Net_414_6/q                    macrocell25    2345   9610  -33823  RISE       1
Dta(6)/pin_input               iocell42       6238  15848  -33823  RISE       1
Dta(6)/pad_out                 iocell42      15561  31409  -33823  RISE       1
Dta(6)/pad_in                  iocell42          0  31409  -33823  RISE       1
Dta(6)/fb                      iocell42       7354  38763  -33823  RISE       1
\ROD:sts:sts_reg\/status_6     statuscell3    7391  46154  -33823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_6
Path End       : \RCM:sts:sts_reg\/status_6
Capture Clock  : \RCM:sts:sts_reg\/clock
Path slack     : -33821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46152
-------------------------------------   ----- 
End-of-path arrival time (ps)           46152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_6  controlcell3   1435   1435  -33823  RISE       1
Net_414_6/main_1               macrocell25    5830   7265  -33823  RISE       1
Net_414_6/q                    macrocell25    2345   9610  -33823  RISE       1
Dta(6)/pin_input               iocell42       6238  15848  -33823  RISE       1
Dta(6)/pad_out                 iocell42      15561  31409  -33823  RISE       1
Dta(6)/pad_in                  iocell42          0  31409  -33823  RISE       1
Dta(6)/fb                      iocell42       7354  38763  -33823  RISE       1
\RCM:sts:sts_reg\/status_6     statuscell1    7389  46152  -33821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCM:sts:sts_reg\/clock                                     statuscell1         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_7
Path End       : Net_602_7/main_0
Capture Clock  : Net_602_7/clock_0
Path slack     : -33749p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43974
-------------------------------------   ----- 
End-of-path arrival time (ps)           43974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_7  controlcell3   1435   1435  -33749  RISE       1
Net_414_7/main_1               macrocell24    4436   5871  -33749  RISE       1
Net_414_7/q                    macrocell24    2345   8216  -33749  RISE       1
Dta(7)/pin_input               iocell43       7249  15465  -33749  RISE       1
Dta(7)/pad_out                 iocell43      15495  30960  -33749  RISE       1
Dta(7)/pad_in                  iocell43          0  30960  -33749  RISE       1
Dta(7)/fb                      iocell43       7644  38604  -33749  RISE       1
Net_602_7/main_0               macrocell60    5370  43974  -33749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_7/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_4
Path End       : \ROD:sts:sts_reg\/status_4
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : -33471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45802
-------------------------------------   ----- 
End-of-path arrival time (ps)           45802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_4  controlcell4   1435   1435  -33471  RISE       1
Net_414_4/main_4               macrocell27    5657   7092  -33471  RISE       1
Net_414_4/q                    macrocell27    2345   9437  -33471  RISE       1
Dta(4)/pin_input               iocell40       6422  15859  -33471  RISE       1
Dta(4)/pad_out                 iocell40      14880  30739  -33471  RISE       1
Dta(4)/pad_in                  iocell40          0  30739  -33471  RISE       1
Dta(4)/fb                      iocell40       7563  38302  -33471  RISE       1
\ROD:sts:sts_reg\/status_4     statuscell3    7500  45802  -33471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_4
Path End       : \RCM:sts:sts_reg\/status_4
Capture Clock  : \RCM:sts:sts_reg\/clock
Path slack     : -33422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45753
-------------------------------------   ----- 
End-of-path arrival time (ps)           45753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_4  controlcell4   1435   1435  -33471  RISE       1
Net_414_4/main_4               macrocell27    5657   7092  -33471  RISE       1
Net_414_4/q                    macrocell27    2345   9437  -33471  RISE       1
Dta(4)/pin_input               iocell40       6422  15859  -33471  RISE       1
Dta(4)/pad_out                 iocell40      14880  30739  -33471  RISE       1
Dta(4)/pad_in                  iocell40          0  30739  -33471  RISE       1
Dta(4)/fb                      iocell40       7563  38302  -33471  RISE       1
\RCM:sts:sts_reg\/status_4     statuscell1    7451  45753  -33422  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCM:sts:sts_reg\/clock                                     statuscell1         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_5
Path End       : \RST:sts:sts_reg\/status_5
Capture Clock  : \RST:sts:sts_reg\/clock
Path slack     : -33417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45748
-------------------------------------   ----- 
End-of-path arrival time (ps)           45748
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_5  controlcell4   1435   1435  -34481  RISE       1
Net_414_5/main_4               macrocell26    6389   7824  -34481  RISE       1
Net_414_5/q                    macrocell26    2345  10169  -34481  RISE       1
Dta(5)/pin_input               iocell41       6198  16367  -34481  RISE       1
Dta(5)/pad_out                 iocell41      15023  31390  -34481  RISE       1
Dta(5)/pad_in                  iocell41          0  31390  -34481  RISE       1
Dta(5)/fb                      iocell41       8264  39654  -34481  RISE       1
\RST:sts:sts_reg\/status_5     statuscell4    6094  45748  -33417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RST:sts:sts_reg\/clock                                     statuscell4         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_5
Path End       : \RCU:sts:sts_reg\/status_5
Capture Clock  : \RCU:sts:sts_reg\/clock
Path slack     : -33413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45744
-------------------------------------   ----- 
End-of-path arrival time (ps)           45744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_5  controlcell4   1435   1435  -34481  RISE       1
Net_414_5/main_4               macrocell26    6389   7824  -34481  RISE       1
Net_414_5/q                    macrocell26    2345  10169  -34481  RISE       1
Dta(5)/pin_input               iocell41       6198  16367  -34481  RISE       1
Dta(5)/pad_out                 iocell41      15023  31390  -34481  RISE       1
Dta(5)/pad_in                  iocell41          0  31390  -34481  RISE       1
Dta(5)/fb                      iocell41       8264  39654  -34481  RISE       1
\RCU:sts:sts_reg\/status_5     statuscell2    6090  45744  -33413  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCU:sts:sts_reg\/clock                                     statuscell2         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BusDta:Sync:ctrl_reg\/control_0
Path End       : \RST:sts:sts_reg\/status_0
Capture Clock  : \RST:sts:sts_reg\/clock
Path slack     : -33325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45656
-------------------------------------   ----- 
End-of-path arrival time (ps)           45656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BusDta:Sync:ctrl_reg\/busclk                               controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\BusDta:Sync:ctrl_reg\/control_0  controlcell6   1435   1435  -34695  RISE       1
Net_414_0/main_6                  macrocell31    6366   7801  -34695  RISE       1
Net_414_0/q                       macrocell31    2345  10146  -34695  RISE       1
Dta(0)/pin_input                  iocell36       6429  16575  -34695  RISE       1
Dta(0)/pad_out                    iocell36      15251  31826  -34695  RISE       1
Dta(0)/pad_in                     iocell36          0  31826  -34695  RISE       1
Dta(0)/fb                         iocell36       7922  39748  -34695  RISE       1
\RST:sts:sts_reg\/status_0        statuscell4    5908  45656  -33325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RST:sts:sts_reg\/clock                                     statuscell4         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_2
Path End       : \RST:sts:sts_reg\/status_2
Capture Clock  : \RST:sts:sts_reg\/clock
Path slack     : -33248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45579
-------------------------------------   ----- 
End-of-path arrival time (ps)           45579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_2  controlcell4   1435   1435  -33884  RISE       1
Net_414_2/main_4               macrocell29    5860   7295  -33884  RISE       1
Net_414_2/q                    macrocell29    2345   9640  -33884  RISE       1
Dta(2)/pin_input               iocell38       6223  15863  -33884  RISE       1
Dta(2)/pad_out                 iocell38      15459  31322  -33884  RISE       1
Dta(2)/pad_in                  iocell38          0  31322  -33884  RISE       1
Dta(2)/fb                      iocell38       7950  39272  -33884  RISE       1
\RST:sts:sts_reg\/status_2     statuscell4    6307  45579  -33248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RST:sts:sts_reg\/clock                                     statuscell4         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_2
Path End       : \RCU:sts:sts_reg\/status_2
Capture Clock  : \RCU:sts:sts_reg\/clock
Path slack     : -33248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45579
-------------------------------------   ----- 
End-of-path arrival time (ps)           45579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_2  controlcell4   1435   1435  -33884  RISE       1
Net_414_2/main_4               macrocell29    5860   7295  -33884  RISE       1
Net_414_2/q                    macrocell29    2345   9640  -33884  RISE       1
Dta(2)/pin_input               iocell38       6223  15863  -33884  RISE       1
Dta(2)/pad_out                 iocell38      15459  31322  -33884  RISE       1
Dta(2)/pad_in                  iocell38          0  31322  -33884  RISE       1
Dta(2)/fb                      iocell38       7950  39272  -33884  RISE       1
\RCU:sts:sts_reg\/status_2     statuscell2    6307  45579  -33248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCU:sts:sts_reg\/clock                                     statuscell2         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_1
Path End       : \RST:sts:sts_reg\/status_1
Capture Clock  : \RST:sts:sts_reg\/clock
Path slack     : -33106p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45437
-------------------------------------   ----- 
End-of-path arrival time (ps)           45437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_1  controlcell3   1435   1435  -34540  RISE       1
Net_414_1/main_1               macrocell30    6003   7438  -34540  RISE       1
Net_414_1/q                    macrocell30    2345   9783  -34540  RISE       1
Dta(1)/pin_input               iocell37       6166  15949  -34540  RISE       1
Dta(1)/pad_out                 iocell37      15802  31751  -34540  RISE       1
Dta(1)/pad_in                  iocell37          0  31751  -34540  RISE       1
Dta(1)/fb                      iocell37       7962  39713  -34540  RISE       1
\RST:sts:sts_reg\/status_1     statuscell4    5724  45437  -33106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RST:sts:sts_reg\/clock                                     statuscell4         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_1
Path End       : \RCU:sts:sts_reg\/status_1
Capture Clock  : \RCU:sts:sts_reg\/clock
Path slack     : -33105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45436
-------------------------------------   ----- 
End-of-path arrival time (ps)           45436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_1  controlcell3   1435   1435  -34540  RISE       1
Net_414_1/main_1               macrocell30    6003   7438  -34540  RISE       1
Net_414_1/q                    macrocell30    2345   9783  -34540  RISE       1
Dta(1)/pin_input               iocell37       6166  15949  -34540  RISE       1
Dta(1)/pad_out                 iocell37      15802  31751  -34540  RISE       1
Dta(1)/pad_in                  iocell37          0  31751  -34540  RISE       1
Dta(1)/fb                      iocell37       7962  39713  -34540  RISE       1
\RCU:sts:sts_reg\/status_1     statuscell2    5723  45436  -33105  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCU:sts:sts_reg\/clock                                     statuscell2         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BusDta:Sync:ctrl_reg\/control_0
Path End       : \RCU:sts:sts_reg\/status_0
Capture Clock  : \RCU:sts:sts_reg\/clock
Path slack     : -32953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45284
-------------------------------------   ----- 
End-of-path arrival time (ps)           45284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BusDta:Sync:ctrl_reg\/busclk                               controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\BusDta:Sync:ctrl_reg\/control_0  controlcell6   1435   1435  -34695  RISE       1
Net_414_0/main_6                  macrocell31    6366   7801  -34695  RISE       1
Net_414_0/q                       macrocell31    2345  10146  -34695  RISE       1
Dta(0)/pin_input                  iocell36       6429  16575  -34695  RISE       1
Dta(0)/pad_out                    iocell36      15251  31826  -34695  RISE       1
Dta(0)/pad_in                     iocell36          0  31826  -34695  RISE       1
Dta(0)/fb                         iocell36       7922  39748  -34695  RISE       1
\RCU:sts:sts_reg\/status_0        statuscell2    5536  45284  -32953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCU:sts:sts_reg\/clock                                     statuscell2         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SRAM_Ctl:Sync:ctrl_reg\/control_4
Path End       : \ROD:sts:sts_reg\/status_3
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : -32435p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44766
-------------------------------------   ----- 
End-of-path arrival time (ps)           44766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SRAM_Ctl:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SRAM_Ctl:Sync:ctrl_reg\/control_4  controlcell2   1435   1435  -33272  RISE       1
Net_414_3/main_0                    macrocell28    3546   4981  -32435  RISE       1
Net_414_3/q                         macrocell28    2345   7326  -32435  RISE       1
Dta(3)/pin_input                    iocell39       6166  13492  -32435  RISE       1
Dta(3)/pad_out                      iocell39      15744  29236  -32435  RISE       1
Dta(3)/pad_in                       iocell39          0  29236  -32435  RISE       1
Dta(3)/fb                           iocell39       7958  37194  -32435  RISE       1
\ROD:sts:sts_reg\/status_3          statuscell3    7572  44766  -32435  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SRAM_Ctl:Sync:ctrl_reg\/control_4
Path End       : \RCM:sts:sts_reg\/status_3
Capture Clock  : \RCM:sts:sts_reg\/clock
Path slack     : -32388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44719
-------------------------------------   ----- 
End-of-path arrival time (ps)           44719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SRAM_Ctl:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SRAM_Ctl:Sync:ctrl_reg\/control_4  controlcell2   1435   1435  -33272  RISE       1
Net_414_3/main_0                    macrocell28    3546   4981  -32435  RISE       1
Net_414_3/q                         macrocell28    2345   7326  -32435  RISE       1
Dta(3)/pin_input                    iocell39       6166  13492  -32435  RISE       1
Dta(3)/pad_out                      iocell39      15744  29236  -32435  RISE       1
Dta(3)/pad_in                       iocell39          0  29236  -32435  RISE       1
Dta(3)/fb                           iocell39       7958  37194  -32435  RISE       1
\RCM:sts:sts_reg\/status_3          statuscell1    7525  44719  -32388  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCM:sts:sts_reg\/clock                                     statuscell1         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_7
Path End       : \RST:sts:sts_reg\/status_7
Capture Clock  : \RST:sts:sts_reg\/clock
Path slack     : -32355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44686
-------------------------------------   ----- 
End-of-path arrival time (ps)           44686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_7  controlcell3   1435   1435  -34116  RISE       1
Net_414_7/main_1               macrocell24    4436   5871  -34116  RISE       1
Net_414_7/q                    macrocell24    2345   8216  -34116  RISE       1
Dta(7)/pin_input               iocell43       7249  15465  -34116  RISE       1
Dta(7)/pad_out                 iocell43      15495  30960  -34116  RISE       1
Dta(7)/pad_in                  iocell43          0  30960  -34116  RISE       1
Dta(7)/fb                      iocell43       7644  38604  -34116  RISE       1
\RST:sts:sts_reg\/status_7     statuscell4    6082  44686  -32355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RST:sts:sts_reg\/clock                                     statuscell4         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_7
Path End       : \RCU:sts:sts_reg\/status_7
Capture Clock  : \RCU:sts:sts_reg\/clock
Path slack     : -32347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44678
-------------------------------------   ----- 
End-of-path arrival time (ps)           44678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_7  controlcell3   1435   1435  -34116  RISE       1
Net_414_7/main_1               macrocell24    4436   5871  -34116  RISE       1
Net_414_7/q                    macrocell24    2345   8216  -34116  RISE       1
Dta(7)/pin_input               iocell43       7249  15465  -34116  RISE       1
Dta(7)/pad_out                 iocell43      15495  30960  -34116  RISE       1
Dta(7)/pad_in                  iocell43          0  30960  -34116  RISE       1
Dta(7)/fb                      iocell43       7644  38604  -34116  RISE       1
\RCU:sts:sts_reg\/status_7     statuscell2    6074  44678  -32347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCU:sts:sts_reg\/clock                                     statuscell2         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_6
Path End       : \RST:sts:sts_reg\/status_6
Capture Clock  : \RST:sts:sts_reg\/clock
Path slack     : -32275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44606
-------------------------------------   ----- 
End-of-path arrival time (ps)           44606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_6  controlcell3   1435   1435  -33823  RISE       1
Net_414_6/main_1               macrocell25    5830   7265  -33823  RISE       1
Net_414_6/q                    macrocell25    2345   9610  -33823  RISE       1
Dta(6)/pin_input               iocell42       6238  15848  -33823  RISE       1
Dta(6)/pad_out                 iocell42      15561  31409  -33823  RISE       1
Dta(6)/pad_in                  iocell42          0  31409  -33823  RISE       1
Dta(6)/fb                      iocell42       7354  38763  -33823  RISE       1
\RST:sts:sts_reg\/status_6     statuscell4    5843  44606  -32275  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RST:sts:sts_reg\/clock                                     statuscell4         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSM:Sync:ctrl_reg\/control_6
Path End       : \RCU:sts:sts_reg\/status_6
Capture Clock  : \RCU:sts:sts_reg\/clock
Path slack     : -32114p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44445
-------------------------------------   ----- 
End-of-path arrival time (ps)           44445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSM:Sync:ctrl_reg\/busclk                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSM:Sync:ctrl_reg\/control_6  controlcell3   1435   1435  -33823  RISE       1
Net_414_6/main_1               macrocell25    5830   7265  -33823  RISE       1
Net_414_6/q                    macrocell25    2345   9610  -33823  RISE       1
Dta(6)/pin_input               iocell42       6238  15848  -33823  RISE       1
Dta(6)/pad_out                 iocell42      15561  31409  -33823  RISE       1
Dta(6)/pad_in                  iocell42          0  31409  -33823  RISE       1
Dta(6)/fb                      iocell42       7354  38763  -33823  RISE       1
\RCU:sts:sts_reg\/status_6     statuscell2    5682  44445  -32114  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCU:sts:sts_reg\/clock                                     statuscell2         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SRAM_Ctl:Sync:ctrl_reg\/control_4
Path End       : Net_602_3/main_0
Capture Clock  : Net_602_3/clock_0
Path slack     : -32052p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. Clock_1:R#2)   12681
- Setup time                                      -2457
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42276
-------------------------------------   ----- 
End-of-path arrival time (ps)           42276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SRAM_Ctl:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SRAM_Ctl:Sync:ctrl_reg\/control_4  controlcell2   1435   1435  -33524  RISE       1
Net_414_3/main_0                    macrocell28    3546   4981  -32052  RISE       1
Net_414_3/q                         macrocell28    2345   7326  -32052  RISE       1
Dta(3)/pin_input                    iocell39       6166  13492  -32052  RISE       1
Dta(3)/pad_out                      iocell39      15744  29236  -32052  RISE       1
Dta(3)/pad_in                       iocell39          0  29236  -32052  RISE       1
Dta(3)/fb                           iocell39       7958  37194  -32052  RISE       1
Net_602_3/main_0                    macrocell64    5082  42276  -32052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_3/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_4
Path End       : \RCU:sts:sts_reg\/status_4
Capture Clock  : \RCU:sts:sts_reg\/clock
Path slack     : -31962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44293
-------------------------------------   ----- 
End-of-path arrival time (ps)           44293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_4  controlcell4   1435   1435  -33471  RISE       1
Net_414_4/main_4               macrocell27    5657   7092  -33471  RISE       1
Net_414_4/q                    macrocell27    2345   9437  -33471  RISE       1
Dta(4)/pin_input               iocell40       6422  15859  -33471  RISE       1
Dta(4)/pad_out                 iocell40      14880  30739  -33471  RISE       1
Dta(4)/pad_in                  iocell40          0  30739  -33471  RISE       1
Dta(4)/fb                      iocell40       7563  38302  -33471  RISE       1
\RCU:sts:sts_reg\/status_4     statuscell2    5991  44293  -31962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCU:sts:sts_reg\/clock                                     statuscell2         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RSU:Sync:ctrl_reg\/control_4
Path End       : \RST:sts:sts_reg\/status_4
Capture Clock  : \RST:sts:sts_reg\/clock
Path slack     : -31962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44293
-------------------------------------   ----- 
End-of-path arrival time (ps)           44293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RSU:Sync:ctrl_reg\/busclk                                  controlcell4        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\RSU:Sync:ctrl_reg\/control_4  controlcell4   1435   1435  -33471  RISE       1
Net_414_4/main_4               macrocell27    5657   7092  -33471  RISE       1
Net_414_4/q                    macrocell27    2345   9437  -33471  RISE       1
Dta(4)/pin_input               iocell40       6422  15859  -33471  RISE       1
Dta(4)/pad_out                 iocell40      14880  30739  -33471  RISE       1
Dta(4)/pad_in                  iocell40          0  30739  -33471  RISE       1
Dta(4)/fb                      iocell40       7563  38302  -33471  RISE       1
\RST:sts:sts_reg\/status_4     statuscell4    5991  44293  -31962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RST:sts:sts_reg\/clock                                     statuscell4         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SRAM_Ctl:Sync:ctrl_reg\/control_4
Path End       : \RCU:sts:sts_reg\/status_3
Capture Clock  : \RCU:sts:sts_reg\/clock
Path slack     : -30865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43196
-------------------------------------   ----- 
End-of-path arrival time (ps)           43196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SRAM_Ctl:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SRAM_Ctl:Sync:ctrl_reg\/control_4  controlcell2   1435   1435  -33272  RISE       1
Net_414_3/main_0                    macrocell28    3546   4981  -32435  RISE       1
Net_414_3/q                         macrocell28    2345   7326  -32435  RISE       1
Dta(3)/pin_input                    iocell39       6166  13492  -32435  RISE       1
Dta(3)/pad_out                      iocell39      15744  29236  -32435  RISE       1
Dta(3)/pad_in                       iocell39          0  29236  -32435  RISE       1
Dta(3)/fb                           iocell39       7958  37194  -32435  RISE       1
\RCU:sts:sts_reg\/status_3          statuscell2    6002  43196  -30865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCU:sts:sts_reg\/clock                                     statuscell2         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SRAM_Ctl:Sync:ctrl_reg\/control_4
Path End       : \RST:sts:sts_reg\/status_3
Capture Clock  : \RST:sts:sts_reg\/clock
Path slack     : -30861p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     12331

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43192
-------------------------------------   ----- 
End-of-path arrival time (ps)           43192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SRAM_Ctl:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SRAM_Ctl:Sync:ctrl_reg\/control_4  controlcell2   1435   1435  -33272  RISE       1
Net_414_3/main_0                    macrocell28    3546   4981  -32435  RISE       1
Net_414_3/q                         macrocell28    2345   7326  -32435  RISE       1
Dta(3)/pin_input                    iocell39       6166  13492  -32435  RISE       1
Dta(3)/pad_out                      iocell39      15744  29236  -32435  RISE       1
Dta(3)/pad_in                       iocell39          0  29236  -32435  RISE       1
Dta(3)/fb                           iocell39       7958  37194  -32435  RISE       1
\RST:sts:sts_reg\/status_3          statuscell4    5998  43192  -30861  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RST:sts:sts_reg\/clock                                     statuscell4         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MR(0)_PAD:in
Path End       : cydff_4/main_0
Capture Clock  : cydff_4/clock_0
Path slack     : -16328p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (MR(0)_PAD:F#736 vs. Clock_1:R#59)    5072
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2615

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       13944
-------------------------------------   ----- 
End-of-path arrival time (ps)           18944
 
Data path
pin name        model name     delay     AT   slack  edge  Fanout
--------------  -------------  -----  -----  ------  ----  ------
MR(0)_PAD:in    \DTR-1 v2 HW\      0   5000    COMP  FALL       1
MR(0)/pad_in    iocell9            0   5000    COMP  FALL       1
MR(0)/fb        iocell9         7843  12843    COMP  FALL       1
cydff_4/main_0  macrocell84     6101  18944  -16328  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                            macrocell84         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1(0)_PAD
Path End       : cydff_4/main_1
Capture Clock  : cydff_4/clock_0
Path slack     : -13464p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (M1(0)_PAD:F#736 vs. Clock_1:R#59)    5072
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                       2615

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           16079
 
Data path
pin name        model name     delay     AT   slack  edge  Fanout
--------------  -------------  -----  -----  ------  ----  ------
M1(0)_PAD       \DTR-1 v2 HW\      0   5000    COMP  FALL       1
M1(0)/pad_in    iocell45           0   5000    COMP  FALL       1
M1(0)/fb        iocell45        5947  10947    COMP  FALL       1
cydff_4/main_1  macrocell84     5132  16079  -13464  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                            macrocell84         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_markspace_pre\/main_5
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : -6453p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16678
-------------------------------------   ----- 
End-of-path arrival time (ps)           16678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                        synccell       710    710  -6453  RISE       1
\UART:BUART:rx_postpoll\/main_2       macrocell7    7220   7930  -6453  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell7    2345  10275  -6453  RISE       1
\UART:BUART:rx_markspace_pre\/main_5  macrocell53   6403  16678  -6453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : -6453p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16678
-------------------------------------   ----- 
End-of-path arrival time (ps)           16678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                     synccell       710    710  -6453  RISE       1
\UART:BUART:rx_postpoll\/main_2    macrocell7    7220   7930  -6453  RISE       1
\UART:BUART:rx_postpoll\/q         macrocell7    2345  10275  -6453  RISE       1
\UART:BUART:rx_parity_bit\/main_5  macrocell56   6403  16678  -6453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : -6393p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16617
-------------------------------------   ----- 
End-of-path arrival time (ps)           16617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                   synccell       710    710  -6453  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell7    7220   7930  -6453  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell7    2345  10275  -6453  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell43   6342  16617  -6393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : -6393p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16617
-------------------------------------   ----- 
End-of-path arrival time (ps)           16617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                   synccell       710    710  -6453  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell7    7220   7930  -6453  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell7    2345  10275  -6453  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell52   6342  16617  -6393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -5853p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2430
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10251

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16105
-------------------------------------   ----- 
End-of-path arrival time (ps)           16105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                          synccell         710    710  -6453  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell7      7220   7930  -6453  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      2345  10275  -6453  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   5830  16105  -5853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : -2700p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12925
-------------------------------------   ----- 
End-of-path arrival time (ps)           12925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                           synccell       710    710  -6453  RISE       1
\UART:BUART:rx_postpoll\/main_2          macrocell7    7220   7930  -6453  RISE       1
\UART:BUART:rx_postpoll\/q               macrocell7    2345  10275  -6453  RISE       1
\UART:BUART:rx_parity_error_pre\/main_5  macrocell54   2650  12925  -2700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1739p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8485
-------------------------------------   ---- 
End-of-path arrival time (ps)           8485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                   synccell       710    710  -6453  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell49   7775   8485   1739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1739p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8485
-------------------------------------   ---- 
End-of-path arrival time (ps)           8485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                   synccell       710    710  -6453  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell50   7775   8485   1739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 2824p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out               synccell       710    710  -6453  RISE       1
\UART:BUART:rx_last\/main_0  macrocell55   6690   7400   2824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_498__SYNC/out
Path End       : \RCU:sts:sts_reg\/clk_en
Capture Clock  : \RCU:sts:sts_reg\/clock
Path slack     : 4671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     11211

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_498__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
Net_498__SYNC/out         synccell       710    710   4671  RISE       1
\RCU:sts:sts_reg\/clk_en  statuscell2   5830   6540   4671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCU:sts:sts_reg\/clock                                     statuscell2         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_450__SYNC/out
Path End       : \ROD:sts:sts_reg\/clk_en
Capture Clock  : \ROD:sts:sts_reg\/clock
Path slack     : 5225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     11211

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_450__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
Net_450__SYNC/out         synccell       710    710   5225  RISE       1
\ROD:sts:sts_reg\/clk_en  statuscell3   5276   5986   5225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ROD:sts:sts_reg\/clock                                     statuscell3         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_464__SYNC/out
Path End       : \RST:sts:sts_reg\/clk_en
Capture Clock  : \RST:sts:sts_reg\/clock
Path slack     : 6817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     11211

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_464__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
Net_464__SYNC/out         synccell       710    710   6817  RISE       1
\RST:sts:sts_reg\/clk_en  statuscell4   3684   4394   6817  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RST:sts:sts_reg\/clock                                     statuscell4         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 7207p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#86 vs. UART_IntClock:R#2)   12681
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10224

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3018
-------------------------------------   ---- 
End-of-path arrival time (ps)           3018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)_SYNC/out                   synccell       710    710  -6453  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell46   2308   3018   7207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_428__SYNC/out
Path End       : \RCM:sts:sts_reg\/clk_en
Capture Clock  : \RCM:sts:sts_reg\/clock
Path slack     : 8194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     11211

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3017
-------------------------------------   ---- 
End-of-path arrival time (ps)           3017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_428__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
Net_428__SYNC/out         synccell       710    710   8194  RISE       1
\RCM:sts:sts_reg\/clk_en  statuscell1   2307   3017   8194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RCM:sts:sts_reg\/clock                                     statuscell1         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:count_stored_i\/q
Path End       : \Millis:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     35083

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25326
-------------------------------------   ----- 
End-of-path arrival time (ps)           25326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:count_stored_i\/q             macrocell59      875    875   9757  RISE       1
\Millis:CounterUDB:count_enable\/main_0          macrocell12     7008   7883   9757  RISE       1
\Millis:CounterUDB:count_enable\/q               macrocell12     2345  10228   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell4   6888  17116   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell4   3590  20706   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ci         datapathcell5      0  20706   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell5   2310  23016   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ci         datapathcell6      0  23016   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell6   2310  25326   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ci         datapathcell7      0  25326   9757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:count_stored_i\/q
Path End       : \Millis:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 12067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     35083

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23016
-------------------------------------   ----- 
End-of-path arrival time (ps)           23016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:count_stored_i\/q             macrocell59      875    875   9757  RISE       1
\Millis:CounterUDB:count_enable\/main_0          macrocell12     7008   7883   9757  RISE       1
\Millis:CounterUDB:count_enable\/q               macrocell12     2345  10228   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell4   6888  17116   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell4   3590  20706   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ci         datapathcell5      0  20706   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell5   2310  23016   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ci         datapathcell6      0  23016  12067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:count_stored_i\/q
Path End       : \Millis:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 14377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     35083

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20706
-------------------------------------   ----- 
End-of-path arrival time (ps)           20706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:count_stored_i\/q             macrocell59      875    875   9757  RISE       1
\Millis:CounterUDB:count_enable\/main_0          macrocell12     7008   7883   9757  RISE       1
\Millis:CounterUDB:count_enable\/q               macrocell12     2345  10228   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell4   6888  17116   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell4   3590  20706   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ci         datapathcell5      0  20706  14377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:count_stored_i\/q
Path End       : \Millis:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 15148p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     33713

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18566
-------------------------------------   ----- 
End-of-path arrival time (ps)           18566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:count_stored_i\/q             macrocell59      875    875   9757  RISE       1
\Millis:CounterUDB:count_enable\/main_0          macrocell12     7008   7883   9757  RISE       1
\Millis:CounterUDB:count_enable\/q               macrocell12     2345  10228   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell6   8337  18566  15148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:count_stored_i\/q
Path End       : \Millis:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 16067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     33713

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17647
-------------------------------------   ----- 
End-of-path arrival time (ps)           17647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:count_stored_i\/q             macrocell59      875    875   9757  RISE       1
\Millis:CounterUDB:count_enable\/main_0          macrocell12     7008   7883   9757  RISE       1
\Millis:CounterUDB:count_enable\/q               macrocell12     2345  10228   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell5   7418  17647  16067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:count_stored_i\/q
Path End       : \Millis:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 16597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     33713

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17116
-------------------------------------   ----- 
End-of-path arrival time (ps)           17116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:count_stored_i\/q             macrocell59      875    875   9757  RISE       1
\Millis:CounterUDB:count_enable\/main_0          macrocell12     7008   7883   9757  RISE       1
\Millis:CounterUDB:count_enable\/q               macrocell12     2345  10228   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell4   6888  17116  16597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:count_stored_i\/q
Path End       : \Millis:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 18341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     33713

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15373
-------------------------------------   ----- 
End-of-path arrival time (ps)           15373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:count_stored_i\/q             macrocell59      875    875   9757  RISE       1
\Millis:CounterUDB:count_enable\/main_0          macrocell12     7008   7883   9757  RISE       1
\Millis:CounterUDB:count_enable\/q               macrocell12     2345  10228   9757  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell7   5144  15373  18341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 23729p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     33713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell4    870    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell5      0    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell5    850   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell6      0   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell6    850   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell7      0   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell7   1590   4160  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell6   5825   9985  23729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Millis:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 24148p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     37693

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13546
-------------------------------------   ----- 
End-of-path arrival time (ps)           13546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell4    870    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell5      0    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell5    850   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell6      0   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell6    850   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell7      0   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell7   1590   4160  18327  RISE       1
\Millis:CounterUDB:status_2\/main_0             macrocell11     4137   8297  24148  RISE       1
\Millis:CounterUDB:status_2\/q                  macrocell11     2345  10642  24148  RISE       1
\Millis:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3    2904  13546  24148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sSTSReg:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 24647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     33713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell4    870    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell5      0    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell5    850   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell6      0   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell6    850   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell7      0   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell7   1590   4160  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell5   4907   9067  24647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 25167p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     33713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell4    870    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell5      0    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell5    850   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell6      0   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell6    850   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell7      0   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell7   1590   4160  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell4   4386   8546  25167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Millis:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Millis:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     37693

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12102
-------------------------------------   ----- 
End-of-path arrival time (ps)           12102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell4   1120   1120  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell5      0   1120  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell5    900   2020  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell6      0   2020  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell6    900   2920  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell7      0   2920  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell7   1590   4510  25591  RISE       1
\Millis:CounterUDB:status_0\/main_0             macrocell10     2311   6821  25591  RISE       1
\Millis:CounterUDB:status_0\/q                  macrocell10     2345   9166  25591  RISE       1
\Millis:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2937  12102  25591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sSTSReg:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Millis:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 26925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -4330
------------------------------------------------   ----- 
End-of-path required time (ps)                     33713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell4    870    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell5      0    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell5    850   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell6      0   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell6    850   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell7      0   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell7   1590   4160  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell7   2628   6788  26925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_Millis:genblk1[0]:INST\/out
Path End       : \Millis:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Millis:CounterUDB:count_stored_i\/clock_0
Path slack     : 27187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     35586

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_Millis:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_Millis:genblk1[0]:INST\/out          synccell       710    710  10297  RISE       1
\Millis:CounterUDB:count_stored_i\/main_0  macrocell59   7689   8399  27187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:count_stored_i\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Millis:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 27290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     35586

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell4    870    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell5      0    870  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell5    850   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell6      0   1720  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell6    850   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell7      0   2570  18327  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell7   1590   4160  18327  RISE       1
\Millis:CounterUDB:overflow_reg_i\/main_0       macrocell57     4137   8297  27290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:overflow_reg_i\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Millis:CounterUDB:prevCompare\/main_0
Capture Clock  : \Millis:CounterUDB:prevCompare\/clock_0
Path slack     : 28766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     35586

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell4   1120   1120  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell5      0   1120  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell5    900   2020  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell6      0   2020  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell6    900   2920  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell7      0   2920  25591  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell7   1590   4510  25591  RISE       1
\Millis:CounterUDB:prevCompare\/main_0          macrocell58     2311   6821  28766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:prevCompare\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Millis:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Millis:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29023p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clk_24MHz:R#1 vs. Clk_24MHz:R#2)   38043
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     37693

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8670
-------------------------------------   ---- 
End-of-path arrival time (ps)           8670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sC32:counterdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis:CounterUDB:sC32:counterdp:u0\/z0       datapathcell4    530    530  29023  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell5      0    530  29023  RISE       1
\Millis:CounterUDB:sC32:counterdp:u1\/z0       datapathcell5    850   1380  29023  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell6      0   1380  29023  RISE       1
\Millis:CounterUDB:sC32:counterdp:u2\/z0       datapathcell6    850   2230  29023  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell7      0   2230  29023  RISE       1
\Millis:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell7   1920   4150  29023  RISE       1
\Millis:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4520   8670  29023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Millis:CounterUDB:sSTSReg:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_691/q
Path End       : Net_602_2/clk_en
Capture Clock  : Net_602_2/clock_0
Path slack     : 118924p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -1470
--------------------------------------------   ------ 
End-of-path required time (ps)                 125342

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_691/q         macrocell85    875    875  118924  RISE       1
Net_602_2/clk_en  macrocell65   5543   6418  118924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_2/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_691/q
Path End       : Net_602_0/clk_en
Capture Clock  : Net_602_0/clock_0
Path slack     : 118924p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -1470
--------------------------------------------   ------ 
End-of-path required time (ps)                 125342

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_691/q         macrocell85    875    875  118924  RISE       1
Net_602_0/clk_en  macrocell67   5543   6418  118924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_0/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_691/q
Path End       : Net_602_7/clk_en
Capture Clock  : Net_602_7/clock_0
Path slack     : 119851p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -1470
--------------------------------------------   ------ 
End-of-path required time (ps)                 125342

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_691/q         macrocell85    875    875  118924  RISE       1
Net_602_7/clk_en  macrocell60   4616   5491  119851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_7/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_691/q
Path End       : Net_602_3/clk_en
Capture Clock  : Net_602_3/clock_0
Path slack     : 119851p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -1470
--------------------------------------------   ------ 
End-of-path required time (ps)                 125342

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_691/q         macrocell85    875    875  118924  RISE       1
Net_602_3/clk_en  macrocell64   4616   5491  119851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_3/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_691/q
Path End       : Net_602_1/clk_en
Capture Clock  : Net_602_1/clock_0
Path slack     : 119851p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -1470
--------------------------------------------   ------ 
End-of-path required time (ps)                 125342

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_691/q         macrocell85    875    875  118924  RISE       1
Net_602_1/clk_en  macrocell66   4616   5491  119851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_1/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_691/q
Path End       : Net_602_6/clk_en
Capture Clock  : Net_602_6/clock_0
Path slack     : 120779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -1470
--------------------------------------------   ------ 
End-of-path required time (ps)                 125342

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_691/q         macrocell85    875    875  118924  RISE       1
Net_602_6/clk_en  macrocell61   3688   4563  120779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_6/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_691/q
Path End       : Net_602_5/clk_en
Capture Clock  : Net_602_5/clock_0
Path slack     : 120779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -1470
--------------------------------------------   ------ 
End-of-path required time (ps)                 125342

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_691/q         macrocell85    875    875  118924  RISE       1
Net_602_5/clk_en  macrocell62   3688   4563  120779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_5/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_691/q
Path End       : Net_602_4/clk_en
Capture Clock  : Net_602_4/clock_0
Path slack     : 120779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -1470
--------------------------------------------   ------ 
End-of-path required time (ps)                 125342

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_691/q         macrocell85    875    875  118924  RISE       1
Net_602_4/clk_en  macrocell63   3688   4563  120779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_602_4/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_4/q
Path End       : Net_691/main_0
Capture Clock  : Net_691/clock_0
Path slack     : 121195p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   126812
- Setup time                                    -2457
--------------------------------------------   ------ 
End-of-path required time (ps)                 124355

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3159
-------------------------------------   ---- 
End-of-path arrival time (ps)           3159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cydff_4/clock_0                                            macrocell84         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
cydff_4/q       macrocell84    875    875  121195  RISE       1
Net_691/main_0  macrocell85   2284   3159  121195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell85         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17920
-------------------------------------   ----- 
End-of-path arrival time (ps)           17920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q       macrocell38    875    875  1070203  RISE       1
\UART:BUART:txn_split\/main_8  macrocell1   10286  11161  1070203  RISE       1
\UART:BUART:txn_split\/q       macrocell1    2345  13506  1070203  RISE       1
\UART:BUART:txn\/main_4        macrocell34   4413  17920  1070203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1072117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                  -350
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090230

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18113
-------------------------------------   ----- 
End-of-path arrival time (ps)           18113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q      macrocell44     875    875  1072117  RISE       1
\UART:BUART:rx_status_4\/main_0  macrocell8     8466   9341  1072117  RISE       1
\UART:BUART:rx_status_4\/q       macrocell8     2345  11686  1072117  RISE       1
\UART:BUART:sRX:RxSts\/status_4  statusicell2   6427  18113  1072117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1073836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -4330
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1086250

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell36      875    875  1073836  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      6881   7756  1073836  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      2345  10101  1073836  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2312  12414  1073836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076241p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           11882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:tx_state_0\/main_0              macrocell36   11035  11882  1076241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076249p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:tx_state_0\/main_1              macrocell36   11027  11874  1076249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1076300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                  -350
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090230

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13930
-------------------------------------   ----- 
End-of-path arrival time (ps)           13930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q        macrocell37     875    875  1070954  RISE       1
\UART:BUART:tx_status_0\/main_4  macrocell4     7798   8673  1076300  RISE       1
\UART:BUART:tx_status_0\/q       macrocell4     2345  11018  1076300  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell1   2912  13930  1076300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1076783p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -3760
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1086820

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10036
-------------------------------------   ----- 
End-of-path arrival time (ps)           10036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell6    4503   5378  1076783  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    2345   7723  1076783  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  10036  1076783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_markspace_pre\/main_1
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 1077101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11022
-------------------------------------   ----- 
End-of-path arrival time (ps)           11022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:rx_markspace_pre\/main_1        macrocell53   10175  11022  1077101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1077101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11022
-------------------------------------   ----- 
End-of-path arrival time (ps)           11022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:rx_parity_bit\/main_1           macrocell56   10175  11022  1077101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1077175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1086370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  1076656  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   9064   9194  1077175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1077337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1086370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9033
-------------------------------------   ---- 
End-of-path arrival time (ps)           9033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell35      875    875  1071817  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   8158   9033  1077337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1077392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10731
-------------------------------------   ----- 
End-of-path arrival time (ps)           10731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q                 macrocell34    875    875  1073520  RISE       1
\UART:BUART:tx_parity_bit\/main_2  macrocell41   9856  10731  1077392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1077494p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:rx_load_fifo\/main_0            macrocell44    9782  10629  1077494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1077494p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:rx_state_2\/main_0              macrocell46    9782  10629  1077494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1077580p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10543
-------------------------------------   ----- 
End-of-path arrival time (ps)           10543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:rx_load_fifo\/main_1            macrocell44    9696  10543  1077580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1077580p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10543
-------------------------------------   ----- 
End-of-path arrival time (ps)           10543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:rx_state_2\/main_1              macrocell46    9696  10543  1077580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_8
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1077809p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10314
-------------------------------------   ----- 
End-of-path arrival time (ps)           10314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell38    875    875  1070203  RISE       1
\UART:BUART:tx_state_0\/main_8  macrocell36   9439  10314  1077809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1077894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10229
-------------------------------------   ----- 
End-of-path arrival time (ps)           10229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell38    875    875  1070203  RISE       1
\UART:BUART:txn\/main_3   macrocell34   9354  10229  1077894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1078104p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell37    875    875  1070954  RISE       1
\UART:BUART:txn\/main_2    macrocell34   9143  10018  1078104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1078284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9839
-------------------------------------   ---- 
End-of-path arrival time (ps)           9839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:tx_state_1\/main_1              macrocell35    8992   9839  1078284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1078284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9839
-------------------------------------   ---- 
End-of-path arrival time (ps)           9839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:tx_state_2\/main_1              macrocell37    8992   9839  1078284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_mark\/main_1
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1078284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9839
-------------------------------------   ---- 
End-of-path arrival time (ps)           9839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:tx_mark\/main_1                 macrocell40    8992   9839  1078284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_markspace_pre\/main_0
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 1078425p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9698
-------------------------------------   ---- 
End-of-path arrival time (ps)           9698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:rx_markspace_pre\/main_0        macrocell53    8851   9698  1078425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1078425p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9698
-------------------------------------   ---- 
End-of-path arrival time (ps)           9698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:rx_parity_bit\/main_0           macrocell56    8851   9698  1078425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_parity_bit\/main_6
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1078564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9558
-------------------------------------   ---- 
End-of-path arrival time (ps)           9558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q           macrocell38    875    875  1070203  RISE       1
\UART:BUART:tx_parity_bit\/main_6  macrocell41   8683   9558  1078564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1078681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088390

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell44      875    875  1072117  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   8834   9709  1078681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1078705p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9417
-------------------------------------   ---- 
End-of-path arrival time (ps)           9417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q          macrocell36    875    875  1073836  RISE       1
\UART:BUART:tx_parity_bit\/main_4  macrocell41   8542   9417  1078705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1078744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1086370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell47      875    875  1078744  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6751   7626  1078744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_2\/main_5
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1078998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_status_2\/main_5  macrocell51   8250   9125  1078998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1078998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q                macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_parity_error_pre\/main_6  macrocell54   8250   9125  1078998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1079083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9040
-------------------------------------   ---- 
End-of-path arrival time (ps)           9040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell35    875    875  1071817  RISE       1
\UART:BUART:txn\/main_1    macrocell34   8165   9040  1079083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1079342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:tx_state_1\/main_0              macrocell35    7933   8780  1079342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1079342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:tx_state_2\/main_0              macrocell37    7933   8780  1079342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_mark\/main_0
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1079342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:tx_mark\/main_0                 macrocell40    7933   8780  1079342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1079386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell47    875    875  1078744  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell44   7861   8736  1079386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1079386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  1078744  RISE       1
\UART:BUART:rx_state_2\/main_4   macrocell46   7861   8736  1079386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1079395p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  1078744  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell43   7853   8728  1079395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1079395p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  1078744  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell45   7853   8728  1079395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1079395p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  1078744  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell52   7853   8728  1079395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_6
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1079450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell37    875    875  1070954  RISE       1
\UART:BUART:tx_state_0\/main_6  macrocell36   7798   8673  1079450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1079807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  1076656  RISE       1
\UART:BUART:tx_state_0\/main_4               macrocell36     8186   8316  1079807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_0\/main_7
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1080014p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  1072603  RISE       1
\UART:BUART:tx_state_0\/main_7               macrocell36     7979   8109  1080014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_2\/main_6
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1080169p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_status_2\/main_6  macrocell51   7078   7953  1080169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1080169p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q                macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_parity_error_pre\/main_7  macrocell54   7078   7953  1080169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1080174p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7948
-------------------------------------   ---- 
End-of-path arrival time (ps)           7948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell35    875    875  1071817  RISE       1
\UART:BUART:tx_state_0\/main_2  macrocell36   7073   7948  1080174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1080349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell36    875    875  1073836  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell35   6898   7773  1080349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1080349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell36    875    875  1073836  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell37   6898   7773  1080349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_mark\/main_4
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1080349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q    macrocell36    875    875  1073836  RISE       1
\UART:BUART:tx_mark\/main_4  macrocell40   6898   7773  1080349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1080366p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell36    875    875  1073836  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell38   6881   7756  1080366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1080445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7678
-------------------------------------   ---- 
End-of-path arrival time (ps)           7678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q           macrocell55    875    875  1080445  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell46   6803   7678  1080445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_4
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 1080489p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q       macrocell47    875    875  1078744  RISE       1
\UART:BUART:rx_markspace_pre\/main_4  macrocell53   6758   7633  1080489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1080489p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q    macrocell47    875    875  1078744  RISE       1
\UART:BUART:rx_parity_bit\/main_4  macrocell56   6758   7633  1080489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1080606p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7517
-------------------------------------   ---- 
End-of-path arrival time (ps)           7517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q          macrocell37    875    875  1070954  RISE       1
\UART:BUART:tx_parity_bit\/main_5  macrocell41   6642   7517  1080606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1086370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell36      875    875  1073836  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4580   5455  1080915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_9
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1080935p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_parity_bit\/q             macrocell56    875    875  1080935  RISE       1
\UART:BUART:rx_parity_error_pre\/main_9  macrocell54   6313   7188  1080935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_2\/main_3
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1081166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_status_2\/main_3  macrocell51   6082   6957  1081166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1081166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_parity_error_pre\/main_3  macrocell54   6082   6957  1081166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1081252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:tx_parity_bit\/main_0           macrocell41    6023   6870  1081252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_7
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1081256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell38    875    875  1070203  RISE       1
\UART:BUART:tx_state_1\/main_7  macrocell35   5991   6866  1081256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_7
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1081256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell38    875    875  1070203  RISE       1
\UART:BUART:tx_state_2\/main_7  macrocell37   5991   6866  1081256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_mark\/main_7
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1081256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q     macrocell38    875    875  1070203  RISE       1
\UART:BUART:tx_mark\/main_7  macrocell40   5991   6866  1081256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART:BUART:tx_mark\/main_2
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1081404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell1    847    847  1081404  RISE       1
\UART:BUART:tx_mark\/main_2                 macrocell40    5872   6719  1081404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1081408p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell48   5840   6715  1081408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_6
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 1081408p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q             macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_markspace_pre\/main_6  macrocell53   5840   6715  1081408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1081408p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q          macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_parity_bit\/main_6  macrocell56   5840   6715  1081408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1081414p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6709
-------------------------------------   ---- 
End-of-path arrival time (ps)           6709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell49    875    875  1074052  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell49   5834   6709  1081414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1081455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  1078304  RISE       1
\UART:BUART:tx_state_0\/main_5                  macrocell36     4158   6668  1081455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1081464p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  1076656  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell35     6529   6659  1081464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1081464p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  1076656  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell37     6529   6659  1081464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_parity_bit\/q
Path End       : \UART:BUART:tx_parity_bit\/main_7
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1081551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_parity_bit\/q       macrocell41    875    875  1072944  RISE       1
\UART:BUART:tx_parity_bit\/main_7  macrocell41   5697   6572  1081551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_6
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1081611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  1072603  RISE       1
\UART:BUART:tx_state_1\/main_6               macrocell35     6382   6512  1081611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_6
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1081611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  1072603  RISE       1
\UART:BUART:tx_state_2\/main_6               macrocell37     6382   6512  1081611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_mark\/main_6
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1081611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  1072603  RISE       1
\UART:BUART:tx_mark\/main_6                  macrocell40     6382   6512  1081611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1081626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1081626  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell47   5137   6497  1081626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1081626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1081626  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell49   5137   6497  1081626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1081626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  1081626  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell50   5137   6497  1081626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1081626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1081626  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell47   5136   6496  1081626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1081626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1081626  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell49   5136   6496  1081626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1081626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  1081626  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell50   5136   6496  1081626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1081642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  1081642  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell47   5121   6481  1081642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_0
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 1081801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_0       macrocell39    5475   6322  1081801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1081819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1086370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell43      875    875  1078701  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3676   4551  1081819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1082006p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q          macrocell35    875    875  1071817  RISE       1
\UART:BUART:tx_parity_bit\/main_3  macrocell41   5242   6117  1082006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1082191p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell43   5056   5931  1082191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1082191p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell45   5056   5931  1082191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1082191p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell52   5056   5931  1082191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_status_2\/main_0
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1082242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:rx_status_2\/main_0             macrocell51    5034   5881  1082242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1082242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell1    847    847  1071845  RISE       1
\UART:BUART:rx_parity_error_pre\/main_0     macrocell54    5034   5881  1082242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_2\/main_2
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1082253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_status_2\/main_2  macrocell51   4994   5869  1082253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1082253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_parity_error_pre\/main_2  macrocell54   4994   5869  1082253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_1
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 1082513p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_1       macrocell39    4762   5609  1082513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1082544p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1082544  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell44   4218   5578  1082544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1082544p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1082544  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell46   4218   5578  1082544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1082744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_load_fifo\/main_5  macrocell44   4503   5378  1082744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1082744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45    875    875  1076783  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell46   4503   5378  1082744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1082906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -4210
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1086370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell42      875    875  1077607  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2589   3464  1082906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1082973p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell35    875    875  1071817  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell35   4275   5150  1082973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1082973p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell35    875    875  1071817  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell37   4275   5150  1082973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_mark\/main_3
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1082973p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q    macrocell35    875    875  1071817  RISE       1
\UART:BUART:tx_mark\/main_3  macrocell40   4275   5150  1082973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_2
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 1083069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell1    847    847  1081404  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_2       macrocell39    4207   5054  1083069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_2\/main_4
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1083073p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  1078744  RISE       1
\UART:BUART:rx_status_2\/main_4  macrocell51   4175   5050  1083073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1083073p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell47    875    875  1078744  RISE       1
\UART:BUART:rx_parity_error_pre\/main_4  macrocell54   4175   5050  1083073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1083104p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1082544  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell43   3658   5018  1083104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1083104p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  1082544  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell45   3658   5018  1083104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:tx_mark\/main_8
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1083107p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell39    875    875  1083107  RISE       1
\UART:BUART:tx_mark\/main_8       macrocell40   4140   5015  1083107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083110p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell48   4138   5013  1083110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_7
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 1083110p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q             macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_markspace_pre\/main_7  macrocell53   4138   5013  1083110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_bit\/main_7
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1083110p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q          macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_parity_bit\/main_7  macrocell56   4138   5013  1083110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1083126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell37    875    875  1070954  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell35   4122   4997  1083126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1083126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell37    875    875  1070954  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell37   4122   4997  1083126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_mark\/main_5
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1083126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q    macrocell37    875    875  1070954  RISE       1
\UART:BUART:tx_mark\/main_5  macrocell40   4122   4997  1083126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1083151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell37    875    875  1070954  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell38   4096   4971  1083151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1083189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:tx_parity_bit\/main_1           macrocell41    4087   4934  1083189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_status_2\/main_1
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1083206p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:rx_status_2\/main_1             macrocell51    4070   4917  1083206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1083206p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell1    847    847  1072978  RISE       1
\UART:BUART:rx_parity_error_pre\/main_1     macrocell54    4070   4917  1083206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1083477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell34         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell34    875    875  1073520  RISE       1
\UART:BUART:txn\/main_0  macrocell34   3771   4646  1083477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1083569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q         macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell44   3679   4554  1083569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1083569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell46   3679   4554  1083569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell48   3670   4545  1083578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_3
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 1083578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q             macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_markspace_pre\/main_3  macrocell53   3670   4545  1083578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1083578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q          macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_parity_bit\/main_3  macrocell56   3670   4545  1083578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1083581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell43   3667   4542  1083581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1083581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_state_3\/main_0  macrocell45   3667   4542  1083581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1083581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell52   3667   4542  1083581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1083655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell35    875    875  1071817  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell38   3592   4467  1083655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1083742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_load_fifo\/main_6  macrocell44   3506   4381  1083742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1083742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_state_2\/main_6  macrocell46   3506   4381  1083742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_9
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1083942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1083942  RISE       1
\UART:BUART:rx_load_fifo\/main_9       macrocell44   2821   4181  1083942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1083942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1083942  RISE       1
\UART:BUART:rx_state_2\/main_9         macrocell46   2821   4181  1083942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1083945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1083942  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell43   2818   4178  1083945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1083945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  1083942  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell45   2818   4178  1083945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1083966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1083966  RISE       1
\UART:BUART:rx_load_fifo\/main_8       macrocell44   2797   4157  1083966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1083966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1083966  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell46   2797   4157  1083966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1083969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1083966  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell43   2794   4154  1083969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1083969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  1083966  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell45   2794   4154  1083969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1083992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell36    875    875  1073836  RISE       1
\UART:BUART:tx_state_0\/main_3  macrocell36   3255   4130  1083992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1084026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell43   3222   4097  1084026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1084026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell45   3222   4097  1084026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1084026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell46    875    875  1077781  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell52   3222   4097  1084026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_bit\/main_8
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1084037p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_parity_bit\/q       macrocell56    875    875  1080935  RISE       1
\UART:BUART:rx_parity_bit\/main_8  macrocell56   3210   4085  1084037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1084038p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  1076656  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell38     3954   4084  1084038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1084453p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50    875    875  1075693  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell49   2795   3670  1084453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1084453p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50    875    875  1075693  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell50   2795   3670  1084453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_3
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 1084613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q       macrocell39    875    875  1083107  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_3  macrocell39   2635   3510  1084613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_mark\/q
Path End       : \UART:BUART:tx_mark\/main_9
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 1084629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_mark\/q       macrocell40    875    875  1073210  RISE       1
\UART:BUART:tx_mark\/main_9  macrocell40   2619   3494  1084629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1084662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell44   2586   3461  1084662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1084662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell46   2586   3461  1084662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1084663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell43   2585   3460  1084663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1084663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell45   2585   3460  1084663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1084663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell43    875    875  1078701  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell52   2585   3460  1084663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1084665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           3458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q               macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell48   2583   3458  1084665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_2
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 1084665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           3458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q             macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_markspace_pre\/main_2  macrocell53   2583   3458  1084665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1084665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           3458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_1\/q          macrocell42    875    875  1077607  RISE       1
\UART:BUART:rx_parity_bit\/main_2  macrocell56   2583   3458  1084665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_status_2\/main_7
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1084930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_parity_error_pre\/q  macrocell54    875    875  1084930  RISE       1
\UART:BUART:rx_status_2\/main_7     macrocell51   2318   3193  1084930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_8
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1084930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_parity_error_pre\/q       macrocell54    875    875  1084930  RISE       1
\UART:BUART:rx_parity_error_pre\/main_8  macrocell54   2318   3193  1084930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_markspace_pre\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_8
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 1084934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                 -2457
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1088123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_markspace_pre\/q       macrocell53    875    875  1084934  RISE       1
\UART:BUART:rx_markspace_pre\/main_8  macrocell53   2314   3189  1084934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_2\/q
Path End       : \UART:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1084970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                  -350
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090230

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_2\/q       macrocell51     875    875  1084970  RISE       1
\UART:BUART:sRX:RxSts\/status_2  statusicell2   4385   5260  1084970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1086430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1090580
- Setup time                                                  -350
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090230

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell52     875    875  1086430  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2924   3799  1086430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

