{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727768600537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727768600538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 01:43:20 2024 " "Processing started: Tue Oct  1 01:43:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727768600538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727768600538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727768600538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727768600943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727768600943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/BinaryToBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768610727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768610727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdFPGA " "Found entity 1: bcdFPGA" {  } { { "bcdFPGA.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/bcdFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768610728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768610728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Conversion " "Found entity 1: Conversion" {  } { { "Conversion.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/Conversion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768610730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768610730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topcontador.sv 1 1 " "Found 1 design units, including 1 entities, in source file topcontador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopContador " "Found entity 1: TopContador" {  } { { "TopContador.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768610731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768610731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768610733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768610733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "binary DisplayController.sv(11) " "Verilog HDL Implicit Net warning at DisplayController.sv(11): created implicit net for \"binary\"" {  } { { "DisplayController.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727768610733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopContador " "Elaborating entity \"TopContador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727768610760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopContador.sv(38) " "Verilog HDL assignment warning at TopContador.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "TopContador.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727768610762 "|TopContador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopContador.sv(48) " "Verilog HDL assignment warning at TopContador.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "TopContador.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727768610762 "|TopContador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopContador.sv(53) " "Verilog HDL assignment warning at TopContador.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "TopContador.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727768610762 "|TopContador"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[0\].u Contador " "Node instance \"counter_chain\[0\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[0\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610913 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[1\].u Contador " "Node instance \"counter_chain\[1\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[1\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[2\].u Contador " "Node instance \"counter_chain\[2\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[2\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[3\].u Contador " "Node instance \"counter_chain\[3\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[3\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[4\].u Contador " "Node instance \"counter_chain\[4\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[4\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[5\].u Contador " "Node instance \"counter_chain\[5\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[5\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[6\].u Contador " "Node instance \"counter_chain\[6\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[6\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[7\].u Contador " "Node instance \"counter_chain\[7\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[7\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[8\].u Contador " "Node instance \"counter_chain\[8\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[8\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[9\].u Contador " "Node instance \"counter_chain\[9\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[9\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[10\].u Contador " "Node instance \"counter_chain\[10\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[10\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[11\].u Contador " "Node instance \"counter_chain\[11\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[11\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[12\].u Contador " "Node instance \"counter_chain\[12\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[12\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[13\].u Contador " "Node instance \"counter_chain\[13\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[13\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[14\].u Contador " "Node instance \"counter_chain\[14\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[14\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_chain\[15\].u Contador " "Node instance \"counter_chain\[15\].u\" instantiates undefined entity \"Contador\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TopContador.sv" "counter_chain\[15\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1727768610914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 16 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 16 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727768610950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  1 01:43:30 2024 " "Processing ended: Tue Oct  1 01:43:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727768610950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727768610950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727768610950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727768610950 ""}
