{"vcs1":{"timestamp_begin":1680777297.746683155, "rt":1.32, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1680777299.092663676, "rt":1.25, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680777300.540579457, "rt":1.11, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680777297.474652153}
{"VCS_COMP_START_TIME": 1680777297.474652153}
{"VCS_COMP_END_TIME": 1680777302.519664605}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339560}}
{"stitch_vcselab": {"peak_mem": 222620}}
