GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
822f15b1c78ef12e1df7e816e9d3e692  /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/transpose
Extracting PTX file and ptxas options    1: transpose.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/transpose
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/transpose
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/transpose
Running md5sum using "md5sum /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/transpose "
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda10-transpose/input-repeat1-dimx64-dimy64/transpose
Extracting specific PTX file named transpose.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z22transposeCoarseGrainedPfS_ii : hostFun 0x0x55c6dfe03420, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing transpose.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z4copyPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13copySharedMemPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13copySharedMemPfS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14transposeNaivePfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18transposeCoalescedPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18transposeCoalescedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24transposeNoBankConflictsPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24transposeNoBankConflictsPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17transposeDiagonalPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17transposeDiagonalPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20transposeFineGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20transposeFineGrainedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22transposeCoarseGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22transposeCoarseGrainedPfS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file transpose.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from transpose.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z22transposeCoarseGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z20transposeFineGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z17transposeDiagonalPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z24transposeNoBankConflictsPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z18transposeCoalescedPfS_ii' : regs=10, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z14transposeNaivePfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z13copySharedMemPfS_ii' : regs=9, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z4copyPfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: __cudaRegisterFunction _Z20transposeFineGrainedPfS_ii : hostFun 0x0x55c6dfe03286, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17transposeDiagonalPfS_ii : hostFun 0x0x55c6dfe030ec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24transposeNoBankConflictsPfS_ii : hostFun 0x0x55c6dfe02f52, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18transposeCoalescedPfS_ii : hostFun 0x0x55c6dfe02db8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14transposeNaivePfS_ii : hostFun 0x0x55c6dfe02c1e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13copySharedMemPfS_ii : hostFun 0x0x55c6dfe02a84, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4copyPfS_ii : hostFun 0x0x55c6dfe028ea, fat_cubin_handle = 1
Transpose Starting...

GPU Device 0: "Volta" with compute capability 7.0

> Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 "
> SM Capability 7.0 detected:
> [GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 ] has 20 MP(s) x 64 (Cores/MP) = 1280 (Cores)
> Compute performance scaling factor = 1.00
> MatrixSize X = 64
> MatrixSize Y = 64

Matrix size: 64x64 (4x4 tiles), tile size: 16x16, block size: 16x16

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe028ea (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4copyPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4copyPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4copyPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1564
gpu_sim_insn = 81920
gpu_ipc =      52.3785
gpu_tot_sim_cycle = 1564
gpu_tot_sim_insn = 81920
gpu_tot_ipc =      52.3785
gpu_tot_issued_cta = 16
gpu_occupancy = 12.1450% 
gpu_tot_occupancy = 12.1450% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 593
partiton_level_parallism =       0.3581
partiton_level_parallism_total  =       0.3581
partiton_level_parallism_util =       3.4568
partiton_level_parallism_util_total  =       3.4568
L2_BW  =      18.4127 GB/Sec
L2_BW_total  =      18.4127 GB/Sec
gpu_total_sim_rate=81920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1280
	L1I_total_cache_misses = 256
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 384
	L1C_total_cache_misses = 384
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 224
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 81920
gpgpu_n_tot_w_icount = 2560
gpgpu_n_stall_shd_mem = 256
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 16
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:224	W0_Idle:29668	W0_Scoreboard:14536	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2560
single_issue_nums: WS0:896	WS1:896	
dual_issue_nums: WS0:192	WS1:192	
traffic_breakdown_coretomem[CONST_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1152 {72:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmflatency = 418 
max_icnt2mem_latency = 38 
maxmrqlatency = 162 
max_icnt2sh_latency = 70 
averagemflatency = 236 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 63 
avg_icnt2sh_latency = 20 
mrq_lat_table:28 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	277 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	356 	200 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	290 	132 	96 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 387/19 = 20.368422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 524
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        170       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        126       132    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        123       124    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        111       112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        119       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        119       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        122       128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        122       127    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2432 n_nop=2284 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1151
n_activity=587 dram_eff=0.477
bk0: 40a 2006i bk1: 36a 2010i bk2: 0a 2430i bk3: 0a 2432i bk4: 0a 2432i bk5: 0a 2432i bk6: 0a 2432i bk7: 0a 2432i bk8: 0a 2432i bk9: 0a 2432i bk10: 0a 2432i bk11: 0a 2432i bk12: 0a 2432i bk13: 0a 2432i bk14: 0a 2432i bk15: 0a 2433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.115132 
total_CMD = 2432 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 1914 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2432 
n_nop = 2284 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.003289 
CoL_Bus_Util = 0.057566 
Either_Row_CoL_Bus_Util = 0.060855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.102385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=2.10238
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2432 n_nop=2302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1053
n_activity=443 dram_eff=0.5779
bk0: 32a 2076i bk1: 32a 2041i bk2: 0a 2431i bk3: 0a 2432i bk4: 0a 2432i bk5: 0a 2432i bk6: 0a 2432i bk7: 0a 2432i bk8: 0a 2432i bk9: 0a 2432i bk10: 0a 2432i bk11: 0a 2432i bk12: 0a 2432i bk13: 0a 2432i bk14: 0a 2432i bk15: 0a 2432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.836028
Bank_Level_Parallism_Col = 1.835648
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.105263 
total_CMD = 2432 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 1998 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 2432 
n_nop = 2302 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.052632 
Either_Row_CoL_Bus_Util = 0.053454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.881579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.88158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2432 n_nop=2302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1053
n_activity=443 dram_eff=0.5779
bk0: 32a 2071i bk1: 32a 2041i bk2: 0a 2431i bk3: 0a 2432i bk4: 0a 2432i bk5: 0a 2432i bk6: 0a 2432i bk7: 0a 2432i bk8: 0a 2432i bk9: 0a 2432i bk10: 0a 2432i bk11: 0a 2432i bk12: 0a 2432i bk13: 0a 2432i bk14: 0a 2432i bk15: 0a 2432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847575
Bank_Level_Parallism_Col = 1.847222
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.527778
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.105263 
total_CMD = 2432 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 1998 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2432 
n_nop = 2302 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.052632 
Either_Row_CoL_Bus_Util = 0.053454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.187911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.18791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2432 n_nop=2302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1053
n_activity=443 dram_eff=0.5779
bk0: 32a 2071i bk1: 32a 2042i bk2: 0a 2431i bk3: 0a 2432i bk4: 0a 2432i bk5: 0a 2432i bk6: 0a 2432i bk7: 0a 2432i bk8: 0a 2432i bk9: 0a 2432i bk10: 0a 2432i bk11: 0a 2432i bk12: 0a 2432i bk13: 0a 2432i bk14: 0a 2432i bk15: 0a 2432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.845266
Bank_Level_Parallism_Col = 1.844907
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.526620
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.105263 
total_CMD = 2432 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 1998 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 2432 
n_nop = 2302 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.052632 
Either_Row_CoL_Bus_Util = 0.053454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.175987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.17599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2432 n_nop=2302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1053
n_activity=443 dram_eff=0.5779
bk0: 32a 2062i bk1: 32a 2042i bk2: 0a 2431i bk3: 0a 2432i bk4: 0a 2432i bk5: 0a 2432i bk6: 0a 2432i bk7: 0a 2432i bk8: 0a 2432i bk9: 0a 2432i bk10: 0a 2432i bk11: 0a 2432i bk12: 0a 2432i bk13: 0a 2432i bk14: 0a 2432i bk15: 0a 2432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.866051
Bank_Level_Parallism_Col = 1.865741
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.105263 
total_CMD = 2432 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 1998 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2432 
n_nop = 2302 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.052632 
Either_Row_CoL_Bus_Util = 0.053454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.088405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.0884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2432 n_nop=2302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1053
n_activity=443 dram_eff=0.5779
bk0: 32a 2062i bk1: 32a 2041i bk2: 0a 2431i bk3: 0a 2432i bk4: 0a 2432i bk5: 0a 2432i bk6: 0a 2432i bk7: 0a 2432i bk8: 0a 2432i bk9: 0a 2432i bk10: 0a 2432i bk11: 0a 2432i bk12: 0a 2432i bk13: 0a 2432i bk14: 0a 2432i bk15: 0a 2432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.105263 
total_CMD = 2432 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 1998 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2432 
n_nop = 2302 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.052632 
Either_Row_CoL_Bus_Util = 0.053454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.092928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.09293
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2432 n_nop=2302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1053
n_activity=443 dram_eff=0.5779
bk0: 32a 2066i bk1: 32a 2042i bk2: 0a 2431i bk3: 0a 2432i bk4: 0a 2432i bk5: 0a 2432i bk6: 0a 2432i bk7: 0a 2432i bk8: 0a 2432i bk9: 0a 2432i bk10: 0a 2432i bk11: 0a 2432i bk12: 0a 2432i bk13: 0a 2432i bk14: 0a 2432i bk15: 0a 2432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.105263 
total_CMD = 2432 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 1998 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2432 
n_nop = 2302 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.052632 
Either_Row_CoL_Bus_Util = 0.053454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.472862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.47286
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2432 n_nop=2302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1053
n_activity=443 dram_eff=0.5779
bk0: 32a 2066i bk1: 32a 2042i bk2: 0a 2431i bk3: 0a 2432i bk4: 0a 2432i bk5: 0a 2432i bk6: 0a 2432i bk7: 0a 2432i bk8: 0a 2432i bk9: 0a 2432i bk10: 0a 2432i bk11: 0a 2432i bk12: 0a 2432i bk13: 0a 2432i bk14: 0a 2432i bk15: 0a 2432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.105263 
total_CMD = 2432 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 1998 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2432 
n_nop = 2302 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.052632 
Either_Row_CoL_Bus_Util = 0.053454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.476974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.47697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 10, Miss_rate = 0.156, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 9, Miss_rate = 0.188, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 560
L2_total_cache_misses = 131
L2_total_cache_miss_rate = 0.2339
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1232
icnt_total_pkts_simt_to_mem=1072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8893
	minimum = 6
	maximum = 68
Network latency average = 12.717
	minimum = 6
	maximum = 62
Slowest packet = 413
Flit latency average = 12.0681
	minimum = 6
	maximum = 60
Slowest flit = 695
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0143223
	minimum = 0 (at node 16)
	maximum = 0.0409207 (at node 20)
Accepted packet rate average = 0.0143223
	minimum = 0 (at node 16)
	maximum = 0.0409207 (at node 20)
Injected flit rate average = 0.0294629
	minimum = 0 (at node 16)
	maximum = 0.122762 (at node 20)
Accepted flit rate average= 0.0294629
	minimum = 0 (at node 16)
	maximum = 0.0613811 (at node 20)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8893 (1 samples)
	minimum = 6 (1 samples)
	maximum = 68 (1 samples)
Network latency average = 12.717 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Flit latency average = 12.0681 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0143223 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0409207 (1 samples)
Accepted packet rate average = 0.0143223 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0409207 (1 samples)
Injected flit rate average = 0.0294629 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.122762 (1 samples)
Accepted flit rate average = 0.0294629 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0613811 (1 samples)
Injected packet size average = 2.05714 (1 samples)
Accepted packet size average = 2.05714 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 81920 (inst/sec)
gpgpu_simulation_rate = 1564 (cycle/sec)
gpgpu_silicon_slowdown = 1027493x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe028ea (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 860
gpu_sim_insn = 81920
gpu_ipc =      95.2558
gpu_tot_sim_cycle = 2424
gpu_tot_sim_insn = 163840
gpu_tot_ipc =      67.5908
gpu_tot_issued_cta = 32
gpu_occupancy = 11.8351% 
gpu_tot_occupancy = 12.0598% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 986
partiton_level_parallism =       0.6093
partiton_level_parallism_total  =       0.4472
partiton_level_parallism_util =       3.8529
partiton_level_parallism_util_total  =       3.6376
L2_BW  =      31.3328 GB/Sec
L2_BW_total  =      22.9965 GB/Sec
gpu_total_sim_rate=163840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2560
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.1250
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 768
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.6250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2560

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
46, 46, 46, 46, 46, 46, 46, 46, 
gpgpu_n_tot_thrd_icount = 163840
gpgpu_n_tot_w_icount = 5120
gpgpu_n_stall_shd_mem = 512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:515	W0_Idle:37140	W0_Scoreboard:22281	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5120
single_issue_nums: WS0:1792	WS1:1792	
dual_issue_nums: WS0:384	WS1:384	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36864 {72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 418 
max_icnt2mem_latency = 38 
maxmrqlatency = 162 
max_icnt2sh_latency = 70 
averagemflatency = 208 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 63 
avg_icnt2sh_latency = 20 
mrq_lat_table:28 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	793 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	419 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	583 	283 	168 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 387/19 = 20.368422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 524
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        246       198    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        202       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        200       201    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        187       188    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        199       205    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        197       203    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        200       206    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        200       205    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3769 n_nop=3621 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.07429
n_activity=587 dram_eff=0.477
bk0: 40a 3343i bk1: 36a 3347i bk2: 0a 3767i bk3: 0a 3769i bk4: 0a 3769i bk5: 0a 3769i bk6: 0a 3769i bk7: 0a 3769i bk8: 0a 3769i bk9: 0a 3769i bk10: 0a 3769i bk11: 0a 3769i bk12: 0a 3769i bk13: 0a 3769i bk14: 0a 3769i bk15: 0a 3770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.074290 
total_CMD = 3769 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 3251 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3769 
n_nop = 3621 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.002123 
CoL_Bus_Util = 0.037145 
Either_Row_CoL_Bus_Util = 0.039268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.356593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.35659
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3769 n_nop=3639 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06792
n_activity=443 dram_eff=0.5779
bk0: 32a 3413i bk1: 32a 3378i bk2: 0a 3768i bk3: 0a 3769i bk4: 0a 3769i bk5: 0a 3769i bk6: 0a 3769i bk7: 0a 3769i bk8: 0a 3769i bk9: 0a 3769i bk10: 0a 3769i bk11: 0a 3769i bk12: 0a 3769i bk13: 0a 3769i bk14: 0a 3769i bk15: 0a 3769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.836028
Bank_Level_Parallism_Col = 1.835648
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067923 
total_CMD = 3769 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 3335 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 3769 
n_nop = 3639 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000531 
CoL_Bus_Util = 0.033961 
Either_Row_CoL_Bus_Util = 0.034492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.214115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.21412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3769 n_nop=3639 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06792
n_activity=443 dram_eff=0.5779
bk0: 32a 3408i bk1: 32a 3378i bk2: 0a 3768i bk3: 0a 3769i bk4: 0a 3769i bk5: 0a 3769i bk6: 0a 3769i bk7: 0a 3769i bk8: 0a 3769i bk9: 0a 3769i bk10: 0a 3769i bk11: 0a 3769i bk12: 0a 3769i bk13: 0a 3769i bk14: 0a 3769i bk15: 0a 3769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847575
Bank_Level_Parallism_Col = 1.847222
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.527778
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067923 
total_CMD = 3769 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 3335 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3769 
n_nop = 3639 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000531 
CoL_Bus_Util = 0.033961 
Either_Row_CoL_Bus_Util = 0.034492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.766516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.766516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3769 n_nop=3639 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06792
n_activity=443 dram_eff=0.5779
bk0: 32a 3408i bk1: 32a 3379i bk2: 0a 3768i bk3: 0a 3769i bk4: 0a 3769i bk5: 0a 3769i bk6: 0a 3769i bk7: 0a 3769i bk8: 0a 3769i bk9: 0a 3769i bk10: 0a 3769i bk11: 0a 3769i bk12: 0a 3769i bk13: 0a 3769i bk14: 0a 3769i bk15: 0a 3769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.845266
Bank_Level_Parallism_Col = 1.844907
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.526620
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067923 
total_CMD = 3769 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 3335 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 3769 
n_nop = 3639 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000531 
CoL_Bus_Util = 0.033961 
Either_Row_CoL_Bus_Util = 0.034492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.758822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.758822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3769 n_nop=3639 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06792
n_activity=443 dram_eff=0.5779
bk0: 32a 3399i bk1: 32a 3379i bk2: 0a 3768i bk3: 0a 3769i bk4: 0a 3769i bk5: 0a 3769i bk6: 0a 3769i bk7: 0a 3769i bk8: 0a 3769i bk9: 0a 3769i bk10: 0a 3769i bk11: 0a 3769i bk12: 0a 3769i bk13: 0a 3769i bk14: 0a 3769i bk15: 0a 3769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.866051
Bank_Level_Parallism_Col = 1.865741
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067923 
total_CMD = 3769 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 3335 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3769 
n_nop = 3639 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000531 
CoL_Bus_Util = 0.033961 
Either_Row_CoL_Bus_Util = 0.034492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.347572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.34757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3769 n_nop=3639 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06792
n_activity=443 dram_eff=0.5779
bk0: 32a 3399i bk1: 32a 3378i bk2: 0a 3768i bk3: 0a 3769i bk4: 0a 3769i bk5: 0a 3769i bk6: 0a 3769i bk7: 0a 3769i bk8: 0a 3769i bk9: 0a 3769i bk10: 0a 3769i bk11: 0a 3769i bk12: 0a 3769i bk13: 0a 3769i bk14: 0a 3769i bk15: 0a 3769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067923 
total_CMD = 3769 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 3335 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3769 
n_nop = 3639 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000531 
CoL_Bus_Util = 0.033961 
Either_Row_CoL_Bus_Util = 0.034492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.350491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.35049
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3769 n_nop=3639 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06792
n_activity=443 dram_eff=0.5779
bk0: 32a 3403i bk1: 32a 3379i bk2: 0a 3768i bk3: 0a 3769i bk4: 0a 3769i bk5: 0a 3769i bk6: 0a 3769i bk7: 0a 3769i bk8: 0a 3769i bk9: 0a 3769i bk10: 0a 3769i bk11: 0a 3769i bk12: 0a 3769i bk13: 0a 3769i bk14: 0a 3769i bk15: 0a 3769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067923 
total_CMD = 3769 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 3335 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3769 
n_nop = 3639 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000531 
CoL_Bus_Util = 0.033961 
Either_Row_CoL_Bus_Util = 0.034492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.595649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.59565
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3769 n_nop=3639 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06792
n_activity=443 dram_eff=0.5779
bk0: 32a 3403i bk1: 32a 3379i bk2: 0a 3768i bk3: 0a 3769i bk4: 0a 3769i bk5: 0a 3769i bk6: 0a 3769i bk7: 0a 3769i bk8: 0a 3769i bk9: 0a 3769i bk10: 0a 3769i bk11: 0a 3769i bk12: 0a 3769i bk13: 0a 3769i bk14: 0a 3769i bk15: 0a 3769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067923 
total_CMD = 3769 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 3335 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3769 
n_nop = 3639 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000531 
CoL_Bus_Util = 0.033961 
Either_Row_CoL_Bus_Util = 0.034492 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.598302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.5983

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104, Miss = 10, Miss_rate = 0.096, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 9, Miss_rate = 0.107, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1084
L2_total_cache_misses = 131
L2_total_cache_miss_rate = 0.1208
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2308
icnt_total_pkts_simt_to_mem=2108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7729
	minimum = 6
	maximum = 52
Network latency average = 12.0219
	minimum = 6
	maximum = 50
Slowest packet = 2014
Flit latency average = 11.5568
	minimum = 6
	maximum = 48
Slowest flit = 4082
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0243721
	minimum = 0 (at node 12)
	maximum = 0.0465116 (at node 20)
Accepted packet rate average = 0.0243721
	minimum = 0 (at node 12)
	maximum = 0.0465116 (at node 20)
Injected flit rate average = 0.0491163
	minimum = 0 (at node 12)
	maximum = 0.111628 (at node 20)
Accepted flit rate average= 0.0491163
	minimum = 0 (at node 12)
	maximum = 0.0895349 (at node 16)
Injected packet length average = 2.01527
Accepted packet length average = 2.01527
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3311 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Network latency average = 12.3695 (2 samples)
	minimum = 6 (2 samples)
	maximum = 56 (2 samples)
Flit latency average = 11.8125 (2 samples)
	minimum = 6 (2 samples)
	maximum = 54 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0193472 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0437162 (2 samples)
Accepted packet rate average = 0.0193472 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0437162 (2 samples)
Injected flit rate average = 0.0392896 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.117195 (2 samples)
Accepted flit rate average = 0.0392896 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.075458 (2 samples)
Injected packet size average = 2.03077 (2 samples)
Accepted packet size average = 2.03077 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 163840 (inst/sec)
gpgpu_simulation_rate = 2424 (cycle/sec)
gpgpu_silicon_slowdown = 662953x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose simple copy       , Throughput = inf GB/s, Time = 0.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe02a84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13copySharedMemPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (transpose.1.sm_30.ptx:94) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (transpose.1.sm_30.ptx:100) cvta.to.global.u64 %rd2, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a8 (transpose.1.sm_30.ptx:106) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (transpose.1.sm_30.ptx:112) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13copySharedMemPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13copySharedMemPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1151
gpu_sim_insn = 143360
gpu_ipc =     124.5526
gpu_tot_sim_cycle = 3575
gpu_tot_sim_insn = 307200
gpu_tot_ipc =      85.9301
gpu_tot_issued_cta = 48
gpu_occupancy = 12.1488% 
gpu_tot_occupancy = 12.0915% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1921
partiton_level_parallism =       0.4726
partiton_level_parallism_total  =       0.4554
partiton_level_parallism_util =       2.6537
partiton_level_parallism_util_total  =       3.2366
L2_BW  =      24.3047 GB/Sec
L2_BW_total  =      23.4177 GB/Sec
gpu_total_sim_rate=153600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4992
	L1I_total_cache_misses = 576
	L1I_total_cache_miss_rate = 0.1154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1280
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3750
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 800
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4992

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
85, 85, 85, 85, 85, 85, 85, 85, 
gpgpu_n_tot_thrd_icount = 315392
gpgpu_n_tot_w_icount = 9856
gpgpu_n_stall_shd_mem = 1340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:744	W0_Idle:59703	W0_Scoreboard:30473	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9856
single_issue_nums: WS0:3904	WS1:3904	
dual_issue_nums: WS0:512	WS1:512	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55296 {72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 576 {8:72,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 9792 {136:72,}
maxmflatency = 418 
max_icnt2mem_latency = 40 
maxmrqlatency = 162 
max_icnt2sh_latency = 72 
averagemflatency = 197 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 23 
mrq_lat_table:30 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1305 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	906 	693 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	866 	330 	334 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 389/21 = 18.523809
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 532
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        322       282    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        260       271    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        282       280    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        269       268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        282       289    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        281       289    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        289       291    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        283       292    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5559 n_nop=5411 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05037
n_activity=587 dram_eff=0.477
bk0: 40a 5133i bk1: 36a 5137i bk2: 0a 5557i bk3: 0a 5559i bk4: 0a 5559i bk5: 0a 5559i bk6: 0a 5559i bk7: 0a 5559i bk8: 0a 5559i bk9: 0a 5559i bk10: 0a 5559i bk11: 0a 5559i bk12: 0a 5559i bk13: 0a 5559i bk14: 0a 5559i bk15: 0a 5560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050369 
total_CMD = 5559 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 5041 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5559 
n_nop = 5411 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.001439 
CoL_Bus_Util = 0.025184 
Either_Row_CoL_Bus_Util = 0.026623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.919770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.91977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5559 n_nop=5417 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04893
n_activity=547 dram_eff=0.4973
bk0: 36a 5173i bk1: 36a 5137i bk2: 0a 5558i bk3: 0a 5559i bk4: 0a 5559i bk5: 0a 5559i bk6: 0a 5559i bk7: 0a 5559i bk8: 0a 5559i bk9: 0a 5559i bk10: 0a 5559i bk11: 0a 5559i bk12: 0a 5559i bk13: 0a 5559i bk14: 0a 5559i bk15: 0a 5559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.048930 
total_CMD = 5559 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 5061 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 5559 
n_nop = 5417 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.001079 
CoL_Bus_Util = 0.024465 
Either_Row_CoL_Bus_Util = 0.025544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.823170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.82317
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5559 n_nop=5429 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04605
n_activity=443 dram_eff=0.5779
bk0: 32a 5198i bk1: 32a 5168i bk2: 0a 5558i bk3: 0a 5559i bk4: 0a 5559i bk5: 0a 5559i bk6: 0a 5559i bk7: 0a 5559i bk8: 0a 5559i bk9: 0a 5559i bk10: 0a 5559i bk11: 0a 5559i bk12: 0a 5559i bk13: 0a 5559i bk14: 0a 5559i bk15: 0a 5559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847575
Bank_Level_Parallism_Col = 1.847222
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.527778
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046051 
total_CMD = 5559 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 5125 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5559 
n_nop = 5429 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.023026 
Either_Row_CoL_Bus_Util = 0.023386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.519698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.519698
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5559 n_nop=5429 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04605
n_activity=443 dram_eff=0.5779
bk0: 32a 5198i bk1: 32a 5169i bk2: 0a 5558i bk3: 0a 5559i bk4: 0a 5559i bk5: 0a 5559i bk6: 0a 5559i bk7: 0a 5559i bk8: 0a 5559i bk9: 0a 5559i bk10: 0a 5559i bk11: 0a 5559i bk12: 0a 5559i bk13: 0a 5559i bk14: 0a 5559i bk15: 0a 5559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.845266
Bank_Level_Parallism_Col = 1.844907
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.526620
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046051 
total_CMD = 5559 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 5125 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 5559 
n_nop = 5429 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.023026 
Either_Row_CoL_Bus_Util = 0.023386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.514481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.514481
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5559 n_nop=5429 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04605
n_activity=443 dram_eff=0.5779
bk0: 32a 5189i bk1: 32a 5169i bk2: 0a 5558i bk3: 0a 5559i bk4: 0a 5559i bk5: 0a 5559i bk6: 0a 5559i bk7: 0a 5559i bk8: 0a 5559i bk9: 0a 5559i bk10: 0a 5559i bk11: 0a 5559i bk12: 0a 5559i bk13: 0a 5559i bk14: 0a 5559i bk15: 0a 5559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.866051
Bank_Level_Parallism_Col = 1.865741
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046051 
total_CMD = 5559 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 5125 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5559 
n_nop = 5429 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.023026 
Either_Row_CoL_Bus_Util = 0.023386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.913654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.913654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5559 n_nop=5429 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04605
n_activity=443 dram_eff=0.5779
bk0: 32a 5189i bk1: 32a 5168i bk2: 0a 5558i bk3: 0a 5559i bk4: 0a 5559i bk5: 0a 5559i bk6: 0a 5559i bk7: 0a 5559i bk8: 0a 5559i bk9: 0a 5559i bk10: 0a 5559i bk11: 0a 5559i bk12: 0a 5559i bk13: 0a 5559i bk14: 0a 5559i bk15: 0a 5559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046051 
total_CMD = 5559 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 5125 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5559 
n_nop = 5429 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.023026 
Either_Row_CoL_Bus_Util = 0.023386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.915632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.915632
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5559 n_nop=5429 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04605
n_activity=443 dram_eff=0.5779
bk0: 32a 5193i bk1: 32a 5169i bk2: 0a 5558i bk3: 0a 5559i bk4: 0a 5559i bk5: 0a 5559i bk6: 0a 5559i bk7: 0a 5559i bk8: 0a 5559i bk9: 0a 5559i bk10: 0a 5559i bk11: 0a 5559i bk12: 0a 5559i bk13: 0a 5559i bk14: 0a 5559i bk15: 0a 5559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046051 
total_CMD = 5559 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 5125 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5559 
n_nop = 5429 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.023026 
Either_Row_CoL_Bus_Util = 0.023386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.081849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.08185
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5559 n_nop=5429 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04605
n_activity=443 dram_eff=0.5779
bk0: 32a 5193i bk1: 32a 5169i bk2: 0a 5558i bk3: 0a 5559i bk4: 0a 5559i bk5: 0a 5559i bk6: 0a 5559i bk7: 0a 5559i bk8: 0a 5559i bk9: 0a 5559i bk10: 0a 5559i bk11: 0a 5559i bk12: 0a 5559i bk13: 0a 5559i bk14: 0a 5559i bk15: 0a 5559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.046051 
total_CMD = 5559 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 5125 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5559 
n_nop = 5429 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.023026 
Either_Row_CoL_Bus_Util = 0.023386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.083648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.08365

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136, Miss = 10, Miss_rate = 0.074, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 116, Miss = 9, Miss_rate = 0.078, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 9, Miss_rate = 0.080, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 112, Miss = 9, Miss_rate = 0.080, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1628
L2_total_cache_misses = 133
L2_total_cache_miss_rate = 0.0817
L2_total_cache_pending_hits = 203
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 72
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3492
icnt_total_pkts_simt_to_mem=3164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.2077
	minimum = 6
	maximum = 70
Network latency average = 13.9899
	minimum = 6
	maximum = 54
Slowest packet = 2528
Flit latency average = 14.2754
	minimum = 6
	maximum = 52
Slowest flit = 4978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0189053
	minimum = 0 (at node 8)
	maximum = 0.0417029 (at node 22)
Accepted packet rate average = 0.0189053
	minimum = 0 (at node 8)
	maximum = 0.0417029 (at node 22)
Injected flit rate average = 0.0389227
	minimum = 0 (at node 8)
	maximum = 0.125109 (at node 22)
Accepted flit rate average= 0.0389227
	minimum = 0 (at node 8)
	maximum = 0.0695048 (at node 22)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6233 (3 samples)
	minimum = 6 (3 samples)
	maximum = 63.3333 (3 samples)
Network latency average = 12.9096 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 12.6335 (3 samples)
	minimum = 6 (3 samples)
	maximum = 53.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0191999 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0430451 (3 samples)
Accepted packet rate average = 0.0191999 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0430451 (3 samples)
Injected flit rate average = 0.0391673 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.119833 (3 samples)
Accepted flit rate average = 0.0391673 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0734736 (3 samples)
Injected packet size average = 2.03998 (3 samples)
Accepted packet size average = 2.03998 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 153600 (inst/sec)
gpgpu_simulation_rate = 1787 (cycle/sec)
gpgpu_silicon_slowdown = 899272x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe02a84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 834
gpu_sim_insn = 143360
gpu_ipc =     171.8945
gpu_tot_sim_cycle = 4409
gpu_tot_sim_insn = 450560
gpu_tot_ipc =     102.1910
gpu_tot_issued_cta = 64
gpu_occupancy = 11.8586% 
gpu_tot_occupancy = 12.0519% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2093
partiton_level_parallism =       0.6235
partiton_level_parallism_total  =       0.4872
partiton_level_parallism_util =       2.8889
partiton_level_parallism_util_total  =       3.1449
L2_BW  =      32.0629 GB/Sec
L2_BW_total  =      25.0530 GB/Sec
gpu_total_sim_rate=225280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7424
	L1I_total_cache_misses = 640
	L1I_total_cache_miss_rate = 0.0862
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 560
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7424

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 466944
gpgpu_n_tot_w_icount = 14592
gpgpu_n_stall_shd_mem = 2181
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:980	W0_Idle:68100	W0_Scoreboard:37788	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14592
single_issue_nums: WS0:6020	WS1:6020	
dual_issue_nums: WS0:638	WS1:638	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73728 {72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 418 
max_icnt2mem_latency = 40 
maxmrqlatency = 162 
max_icnt2sh_latency = 72 
averagemflatency = 186 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 21 
mrq_lat_table:30 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1817 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1125 	942 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1180 	463 	399 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 389/21 = 18.523809
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 532
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        391       355    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        330       342    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        360       362    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        346       347    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        364       372    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        359       366    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        370       371    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        361       369    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6855 n_nop=6707 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04085
n_activity=587 dram_eff=0.477
bk0: 40a 6429i bk1: 36a 6433i bk2: 0a 6853i bk3: 0a 6855i bk4: 0a 6855i bk5: 0a 6855i bk6: 0a 6855i bk7: 0a 6855i bk8: 0a 6855i bk9: 0a 6855i bk10: 0a 6855i bk11: 0a 6855i bk12: 0a 6855i bk13: 0a 6855i bk14: 0a 6855i bk15: 0a 6856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040846 
total_CMD = 6855 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 6337 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6855 
n_nop = 6707 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.001167 
CoL_Bus_Util = 0.020423 
Either_Row_CoL_Bus_Util = 0.021590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.745879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.745879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6855 n_nop=6713 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03968
n_activity=547 dram_eff=0.4973
bk0: 36a 6469i bk1: 36a 6433i bk2: 0a 6854i bk3: 0a 6855i bk4: 0a 6855i bk5: 0a 6855i bk6: 0a 6855i bk7: 0a 6855i bk8: 0a 6855i bk9: 0a 6855i bk10: 0a 6855i bk11: 0a 6855i bk12: 0a 6855i bk13: 0a 6855i bk14: 0a 6855i bk15: 0a 6855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039679 
total_CMD = 6855 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 6357 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 6855 
n_nop = 6713 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000875 
CoL_Bus_Util = 0.019840 
Either_Row_CoL_Bus_Util = 0.020715 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.667542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.667542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6855 n_nop=6725 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03735
n_activity=443 dram_eff=0.5779
bk0: 32a 6494i bk1: 32a 6464i bk2: 0a 6854i bk3: 0a 6855i bk4: 0a 6855i bk5: 0a 6855i bk6: 0a 6855i bk7: 0a 6855i bk8: 0a 6855i bk9: 0a 6855i bk10: 0a 6855i bk11: 0a 6855i bk12: 0a 6855i bk13: 0a 6855i bk14: 0a 6855i bk15: 0a 6855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847575
Bank_Level_Parallism_Col = 1.847222
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.527778
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037345 
total_CMD = 6855 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 6421 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6855 
n_nop = 6725 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018673 
Either_Row_CoL_Bus_Util = 0.018964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.421444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.421444
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6855 n_nop=6725 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03735
n_activity=443 dram_eff=0.5779
bk0: 32a 6494i bk1: 32a 6465i bk2: 0a 6854i bk3: 0a 6855i bk4: 0a 6855i bk5: 0a 6855i bk6: 0a 6855i bk7: 0a 6855i bk8: 0a 6855i bk9: 0a 6855i bk10: 0a 6855i bk11: 0a 6855i bk12: 0a 6855i bk13: 0a 6855i bk14: 0a 6855i bk15: 0a 6855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.845266
Bank_Level_Parallism_Col = 1.844907
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.526620
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037345 
total_CMD = 6855 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 6421 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 6855 
n_nop = 6725 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018673 
Either_Row_CoL_Bus_Util = 0.018964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.417214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.417214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6855 n_nop=6725 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03735
n_activity=443 dram_eff=0.5779
bk0: 32a 6485i bk1: 32a 6465i bk2: 0a 6854i bk3: 0a 6855i bk4: 0a 6855i bk5: 0a 6855i bk6: 0a 6855i bk7: 0a 6855i bk8: 0a 6855i bk9: 0a 6855i bk10: 0a 6855i bk11: 0a 6855i bk12: 0a 6855i bk13: 0a 6855i bk14: 0a 6855i bk15: 0a 6855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.866051
Bank_Level_Parallism_Col = 1.865741
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037345 
total_CMD = 6855 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 6421 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6855 
n_nop = 6725 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018673 
Either_Row_CoL_Bus_Util = 0.018964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.740919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.740919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6855 n_nop=6725 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03735
n_activity=443 dram_eff=0.5779
bk0: 32a 6485i bk1: 32a 6464i bk2: 0a 6854i bk3: 0a 6855i bk4: 0a 6855i bk5: 0a 6855i bk6: 0a 6855i bk7: 0a 6855i bk8: 0a 6855i bk9: 0a 6855i bk10: 0a 6855i bk11: 0a 6855i bk12: 0a 6855i bk13: 0a 6855i bk14: 0a 6855i bk15: 0a 6855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037345 
total_CMD = 6855 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 6421 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6855 
n_nop = 6725 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018673 
Either_Row_CoL_Bus_Util = 0.018964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.742524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.742524
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6855 n_nop=6725 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03735
n_activity=443 dram_eff=0.5779
bk0: 32a 6489i bk1: 32a 6465i bk2: 0a 6854i bk3: 0a 6855i bk4: 0a 6855i bk5: 0a 6855i bk6: 0a 6855i bk7: 0a 6855i bk8: 0a 6855i bk9: 0a 6855i bk10: 0a 6855i bk11: 0a 6855i bk12: 0a 6855i bk13: 0a 6855i bk14: 0a 6855i bk15: 0a 6855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037345 
total_CMD = 6855 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 6421 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6855 
n_nop = 6725 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018673 
Either_Row_CoL_Bus_Util = 0.018964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.877316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.877316
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6855 n_nop=6725 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03735
n_activity=443 dram_eff=0.5779
bk0: 32a 6489i bk1: 32a 6465i bk2: 0a 6854i bk3: 0a 6855i bk4: 0a 6855i bk5: 0a 6855i bk6: 0a 6855i bk7: 0a 6855i bk8: 0a 6855i bk9: 0a 6855i bk10: 0a 6855i bk11: 0a 6855i bk12: 0a 6855i bk13: 0a 6855i bk14: 0a 6855i bk15: 0a 6855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037345 
total_CMD = 6855 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 6421 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6855 
n_nop = 6725 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018673 
Either_Row_CoL_Bus_Util = 0.018964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.878775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.878775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 10, Miss_rate = 0.060, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 148, Miss = 9, Miss_rate = 0.061, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 148, Miss = 9, Miss_rate = 0.061, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 148, Miss = 9, Miss_rate = 0.061, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 2148
L2_total_cache_misses = 133
L2_total_cache_miss_rate = 0.0619
L2_total_cache_pending_hits = 203
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4556
icnt_total_pkts_simt_to_mem=4196
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4096
	minimum = 6
	maximum = 42
Network latency average = 12.5894
	minimum = 6
	maximum = 42
Slowest packet = 3374
Flit latency average = 12.4094
	minimum = 6
	maximum = 40
Slowest flit = 8061
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02494
	minimum = 0 (at node 4)
	maximum = 0.0431655 (at node 22)
Accepted packet rate average = 0.02494
	minimum = 0 (at node 4)
	maximum = 0.0431655 (at node 22)
Injected flit rate average = 0.0502638
	minimum = 0 (at node 4)
	maximum = 0.100719 (at node 22)
Accepted flit rate average= 0.0502638
	minimum = 0 (at node 4)
	maximum = 0.088729 (at node 8)
Injected packet length average = 2.01538
Accepted packet length average = 2.01538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5699 (4 samples)
	minimum = 6 (4 samples)
	maximum = 58 (4 samples)
Network latency average = 12.8296 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52 (4 samples)
Flit latency average = 12.5774 (4 samples)
	minimum = 6 (4 samples)
	maximum = 50 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0206349 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0430752 (4 samples)
Accepted packet rate average = 0.0206349 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0430752 (4 samples)
Injected flit rate average = 0.0419414 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.115055 (4 samples)
Accepted flit rate average = 0.0419414 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0772874 (4 samples)
Injected packet size average = 2.03255 (4 samples)
Accepted packet size average = 2.03255 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 225280 (inst/sec)
gpgpu_simulation_rate = 2204 (cycle/sec)
gpgpu_silicon_slowdown = 729128x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose shared memory copy, Throughput = inf GB/s, Time = 0.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe02c1e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14transposeNaivePfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14transposeNaivePfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14transposeNaivePfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 1159
gpu_sim_insn = 94208
gpu_ipc =      81.2839
gpu_tot_sim_cycle = 5568
gpu_tot_sim_insn = 544768
gpu_tot_ipc =      97.8391
gpu_tot_issued_cta = 80
gpu_occupancy = 10.6031% 
gpu_tot_occupancy = 11.7216% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2685
partiton_level_parallism =       2.0017
partiton_level_parallism_total  =       0.8024
partiton_level_parallism_util =       5.3456
partiton_level_parallism_util_total  =       4.0000
L2_BW  =     102.9367 GB/Sec
L2_BW_total  =      41.2648 GB/Sec
gpu_total_sim_rate=181589

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8960
	L1I_total_cache_misses = 768
	L1I_total_cache_miss_rate = 0.0857
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2083
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 672
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8960

Total_core_cache_fail_stats:
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 561152
gpgpu_n_tot_w_icount = 17536
gpgpu_n_stall_shd_mem = 8046
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1277	W0_Idle:93029	W0_Scoreboard:45234	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17536
single_issue_nums: WS0:7364	WS1:7364	
dual_issue_nums: WS0:702	WS1:702	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155648 {40:2048,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 768 {8:96,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92160 {72:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 13056 {136:96,}
maxmflatency = 418 
max_icnt2mem_latency = 40 
maxmrqlatency = 162 
max_icnt2sh_latency = 72 
averagemflatency = 171 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 16 
mrq_lat_table:31 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4121 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1337 	3039 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3273 	550 	522 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/22 = 17.727272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 536
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        705       694    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        663       671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        675       720    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        704       696    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        725       726    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        717       722    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        729       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        712       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8657 n_nop=8509 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03234
n_activity=587 dram_eff=0.477
bk0: 40a 8231i bk1: 36a 8235i bk2: 0a 8655i bk3: 0a 8657i bk4: 0a 8657i bk5: 0a 8657i bk6: 0a 8657i bk7: 0a 8657i bk8: 0a 8657i bk9: 0a 8657i bk10: 0a 8657i bk11: 0a 8657i bk12: 0a 8657i bk13: 0a 8657i bk14: 0a 8657i bk15: 0a 8658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032344 
total_CMD = 8657 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 8139 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8657 
n_nop = 8509 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000924 
CoL_Bus_Util = 0.016172 
Either_Row_CoL_Bus_Util = 0.017096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.590620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.59062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8657 n_nop=8515 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03142
n_activity=547 dram_eff=0.4973
bk0: 36a 8271i bk1: 36a 8235i bk2: 0a 8656i bk3: 0a 8657i bk4: 0a 8657i bk5: 0a 8657i bk6: 0a 8657i bk7: 0a 8657i bk8: 0a 8657i bk9: 0a 8657i bk10: 0a 8657i bk11: 0a 8657i bk12: 0a 8657i bk13: 0a 8657i bk14: 0a 8657i bk15: 0a 8657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031420 
total_CMD = 8657 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 8159 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 8657 
n_nop = 8515 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000693 
CoL_Bus_Util = 0.015710 
Either_Row_CoL_Bus_Util = 0.016403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.528590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.52859
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8657 n_nop=8521 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0305
n_activity=495 dram_eff=0.5333
bk0: 36a 8266i bk1: 32a 8265i bk2: 0a 8656i bk3: 0a 8657i bk4: 0a 8657i bk5: 0a 8657i bk6: 0a 8657i bk7: 0a 8657i bk8: 0a 8657i bk9: 0a 8657i bk10: 0a 8657i bk11: 0a 8657i bk12: 0a 8657i bk13: 0a 8657i bk14: 0a 8657i bk15: 0a 8657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.790948
Bank_Level_Parallism_Col = 1.813333
Bank_Level_Parallism_Ready = 1.469697
write_to_read_ratio_blp_rw_average = 0.506667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030496 
total_CMD = 8657 
util_bw = 264 
Wasted_Col = 190 
Wasted_Row = 12 
Idle = 8191 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8657 
n_nop = 8521 
Read = 4 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.015248 
Either_Row_CoL_Bus_Util = 0.015710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.333718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.333718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8657 n_nop=8527 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02957
n_activity=443 dram_eff=0.5779
bk0: 32a 8296i bk1: 32a 8267i bk2: 0a 8656i bk3: 0a 8657i bk4: 0a 8657i bk5: 0a 8657i bk6: 0a 8657i bk7: 0a 8657i bk8: 0a 8657i bk9: 0a 8657i bk10: 0a 8657i bk11: 0a 8657i bk12: 0a 8657i bk13: 0a 8657i bk14: 0a 8657i bk15: 0a 8657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.845266
Bank_Level_Parallism_Col = 1.844907
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.526620
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029571 
total_CMD = 8657 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 8223 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 8657 
n_nop = 8527 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000231 
CoL_Bus_Util = 0.014786 
Either_Row_CoL_Bus_Util = 0.015017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.330368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.330368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8657 n_nop=8527 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02957
n_activity=443 dram_eff=0.5779
bk0: 32a 8287i bk1: 32a 8267i bk2: 0a 8656i bk3: 0a 8657i bk4: 0a 8657i bk5: 0a 8657i bk6: 0a 8657i bk7: 0a 8657i bk8: 0a 8657i bk9: 0a 8657i bk10: 0a 8657i bk11: 0a 8657i bk12: 0a 8657i bk13: 0a 8657i bk14: 0a 8657i bk15: 0a 8657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.866051
Bank_Level_Parallism_Col = 1.865741
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029571 
total_CMD = 8657 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 8223 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8657 
n_nop = 8527 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000231 
CoL_Bus_Util = 0.014786 
Either_Row_CoL_Bus_Util = 0.015017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.586693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.586693
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8657 n_nop=8527 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02957
n_activity=443 dram_eff=0.5779
bk0: 32a 8287i bk1: 32a 8266i bk2: 0a 8656i bk3: 0a 8657i bk4: 0a 8657i bk5: 0a 8657i bk6: 0a 8657i bk7: 0a 8657i bk8: 0a 8657i bk9: 0a 8657i bk10: 0a 8657i bk11: 0a 8657i bk12: 0a 8657i bk13: 0a 8657i bk14: 0a 8657i bk15: 0a 8657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029571 
total_CMD = 8657 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 8223 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8657 
n_nop = 8527 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000231 
CoL_Bus_Util = 0.014786 
Either_Row_CoL_Bus_Util = 0.015017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.587964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.587964
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8657 n_nop=8527 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02957
n_activity=443 dram_eff=0.5779
bk0: 32a 8291i bk1: 32a 8267i bk2: 0a 8656i bk3: 0a 8657i bk4: 0a 8657i bk5: 0a 8657i bk6: 0a 8657i bk7: 0a 8657i bk8: 0a 8657i bk9: 0a 8657i bk10: 0a 8657i bk11: 0a 8657i bk12: 0a 8657i bk13: 0a 8657i bk14: 0a 8657i bk15: 0a 8657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029571 
total_CMD = 8657 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 8223 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8657 
n_nop = 8527 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000231 
CoL_Bus_Util = 0.014786 
Either_Row_CoL_Bus_Util = 0.015017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.694698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.694698
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8657 n_nop=8527 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02957
n_activity=443 dram_eff=0.5779
bk0: 32a 8291i bk1: 32a 8267i bk2: 0a 8656i bk3: 0a 8657i bk4: 0a 8657i bk5: 0a 8657i bk6: 0a 8657i bk7: 0a 8657i bk8: 0a 8657i bk9: 0a 8657i bk10: 0a 8657i bk11: 0a 8657i bk12: 0a 8657i bk13: 0a 8657i bk14: 0a 8657i bk15: 0a 8657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029571 
total_CMD = 8657 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 8223 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8657 
n_nop = 8527 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000231 
CoL_Bus_Util = 0.014786 
Either_Row_CoL_Bus_Util = 0.015017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.695853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.695853

========= L2 cache stats =========
L2_cache_bank[0]: Access = 312, Miss = 10, Miss_rate = 0.032, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 292, Miss = 9, Miss_rate = 0.031, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 292, Miss = 9, Miss_rate = 0.031, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 292, Miss = 9, Miss_rate = 0.031, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 288, Miss = 9, Miss_rate = 0.031, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 4468
L2_total_cache_misses = 134
L2_total_cache_miss_rate = 0.0300
L2_total_cache_pending_hits = 218
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 75
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 96
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=7452
icnt_total_pkts_simt_to_mem=8564
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8502
	minimum = 6
	maximum = 63
Network latency average = 10.7233
	minimum = 6
	maximum = 48
Slowest packet = 4628
Flit latency average = 11.4336
	minimum = 6
	maximum = 46
Slowest flit = 9452
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.080069
	minimum = 0 (at node 0)
	maximum = 0.13805 (at node 24)
Accepted packet rate average = 0.080069
	minimum = 0 (at node 0)
	maximum = 0.13805 (at node 24)
Injected flit rate average = 0.125349
	minimum = 0 (at node 0)
	maximum = 0.235548 (at node 4)
Accepted flit rate average= 0.125349
	minimum = 0 (at node 0)
	maximum = 0.24849 (at node 24)
Injected packet length average = 1.56552
Accepted packet length average = 1.56552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6259 (5 samples)
	minimum = 6 (5 samples)
	maximum = 59 (5 samples)
Network latency average = 12.4083 (5 samples)
	minimum = 6 (5 samples)
	maximum = 51.2 (5 samples)
Flit latency average = 12.3487 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0325217 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0620701 (5 samples)
Accepted packet rate average = 0.0325217 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0620701 (5 samples)
Injected flit rate average = 0.058623 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.139153 (5 samples)
Accepted flit rate average = 0.058623 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.111528 (5 samples)
Injected packet size average = 1.80258 (5 samples)
Accepted packet size average = 1.80258 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 181589 (inst/sec)
gpgpu_simulation_rate = 1856 (cycle/sec)
gpgpu_silicon_slowdown = 865840x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe02c1e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 937
gpu_sim_insn = 94208
gpu_ipc =     100.5422
gpu_tot_sim_cycle = 6505
gpu_tot_sim_insn = 638976
gpu_tot_ipc =      98.2284
gpu_tot_issued_cta = 96
gpu_occupancy = 10.0312% 
gpu_tot_occupancy = 11.4746% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2940
partiton_level_parallism =       2.4632
partiton_level_parallism_total  =       1.0417
partiton_level_parallism_util =       7.4212
partiton_level_parallism_util_total  =       4.7451
L2_BW  =     126.6666 GB/Sec
L2_BW_total  =      53.5663 GB/Sec
gpu_total_sim_rate=212992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10496
	L1I_total_cache_misses = 800
	L1I_total_cache_miss_rate = 0.0762
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2816
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1705
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9696
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 800
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 700
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2816
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10496

Total_core_cache_fail_stats:
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
148, 148, 148, 148, 148, 148, 148, 148, 
gpgpu_n_tot_thrd_icount = 655360
gpgpu_n_tot_w_icount = 20480
gpgpu_n_stall_shd_mem = 13955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 5120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 90112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1569	W0_Idle:109444	W0_Scoreboard:52359	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20480
single_issue_nums: WS0:8708	WS1:8708	
dual_issue_nums: WS0:766	WS1:766	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 237568 {40:4096,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110592 {72:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40960 {8:5120,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 72 
averagemflatency = 168 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 19 
mrq_lat_table:31 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6425 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1559 	5111 	102 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4806 	978 	865 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/22 = 17.727272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 536
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1024      1088    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        997      1003    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1008      1085    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1058      1073    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1078      1082    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1073      1085    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1085      1129    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1069      1135    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10114 n_nop=9966 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02768
n_activity=587 dram_eff=0.477
bk0: 40a 9688i bk1: 36a 9692i bk2: 0a 10112i bk3: 0a 10114i bk4: 0a 10114i bk5: 0a 10114i bk6: 0a 10114i bk7: 0a 10114i bk8: 0a 10114i bk9: 0a 10114i bk10: 0a 10114i bk11: 0a 10114i bk12: 0a 10114i bk13: 0a 10114i bk14: 0a 10114i bk15: 0a 10115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027684 
total_CMD = 10114 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 9596 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10114 
n_nop = 9966 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000791 
CoL_Bus_Util = 0.013842 
Either_Row_CoL_Bus_Util = 0.014633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.505537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.505537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10114 n_nop=9972 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02689
n_activity=547 dram_eff=0.4973
bk0: 36a 9728i bk1: 36a 9692i bk2: 0a 10113i bk3: 0a 10114i bk4: 0a 10114i bk5: 0a 10114i bk6: 0a 10114i bk7: 0a 10114i bk8: 0a 10114i bk9: 0a 10114i bk10: 0a 10114i bk11: 0a 10114i bk12: 0a 10114i bk13: 0a 10114i bk14: 0a 10114i bk15: 0a 10114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026893 
total_CMD = 10114 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 9616 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 10114 
n_nop = 9972 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000593 
CoL_Bus_Util = 0.013447 
Either_Row_CoL_Bus_Util = 0.014040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.452442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.452442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10114 n_nop=9978 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0261
n_activity=495 dram_eff=0.5333
bk0: 36a 9723i bk1: 32a 9722i bk2: 0a 10113i bk3: 0a 10114i bk4: 0a 10114i bk5: 0a 10114i bk6: 0a 10114i bk7: 0a 10114i bk8: 0a 10114i bk9: 0a 10114i bk10: 0a 10114i bk11: 0a 10114i bk12: 0a 10114i bk13: 0a 10114i bk14: 0a 10114i bk15: 0a 10114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.790948
Bank_Level_Parallism_Col = 1.813333
Bank_Level_Parallism_Ready = 1.469697
write_to_read_ratio_blp_rw_average = 0.506667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026102 
total_CMD = 10114 
util_bw = 264 
Wasted_Col = 190 
Wasted_Row = 12 
Idle = 9648 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10114 
n_nop = 9978 
Read = 4 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000395 
CoL_Bus_Util = 0.013051 
Either_Row_CoL_Bus_Util = 0.013447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.285644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.285644
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10114 n_nop=9984 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02531
n_activity=443 dram_eff=0.5779
bk0: 32a 9753i bk1: 32a 9724i bk2: 0a 10113i bk3: 0a 10114i bk4: 0a 10114i bk5: 0a 10114i bk6: 0a 10114i bk7: 0a 10114i bk8: 0a 10114i bk9: 0a 10114i bk10: 0a 10114i bk11: 0a 10114i bk12: 0a 10114i bk13: 0a 10114i bk14: 0a 10114i bk15: 0a 10114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.845266
Bank_Level_Parallism_Col = 1.844907
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.526620
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025311 
total_CMD = 10114 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 9680 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 10114 
n_nop = 9984 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.012656 
Either_Row_CoL_Bus_Util = 0.012853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.282776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.282776
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10114 n_nop=9984 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02531
n_activity=443 dram_eff=0.5779
bk0: 32a 9744i bk1: 32a 9724i bk2: 0a 10113i bk3: 0a 10114i bk4: 0a 10114i bk5: 0a 10114i bk6: 0a 10114i bk7: 0a 10114i bk8: 0a 10114i bk9: 0a 10114i bk10: 0a 10114i bk11: 0a 10114i bk12: 0a 10114i bk13: 0a 10114i bk14: 0a 10114i bk15: 0a 10114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.866051
Bank_Level_Parallism_Col = 1.865741
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025311 
total_CMD = 10114 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 9680 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10114 
n_nop = 9984 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.012656 
Either_Row_CoL_Bus_Util = 0.012853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.502175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.502175
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10114 n_nop=9984 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02531
n_activity=443 dram_eff=0.5779
bk0: 32a 9744i bk1: 32a 9723i bk2: 0a 10113i bk3: 0a 10114i bk4: 0a 10114i bk5: 0a 10114i bk6: 0a 10114i bk7: 0a 10114i bk8: 0a 10114i bk9: 0a 10114i bk10: 0a 10114i bk11: 0a 10114i bk12: 0a 10114i bk13: 0a 10114i bk14: 0a 10114i bk15: 0a 10114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025311 
total_CMD = 10114 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 9680 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10114 
n_nop = 9984 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.012656 
Either_Row_CoL_Bus_Util = 0.012853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.503263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.503263
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10114 n_nop=9984 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02531
n_activity=443 dram_eff=0.5779
bk0: 32a 9748i bk1: 32a 9724i bk2: 0a 10113i bk3: 0a 10114i bk4: 0a 10114i bk5: 0a 10114i bk6: 0a 10114i bk7: 0a 10114i bk8: 0a 10114i bk9: 0a 10114i bk10: 0a 10114i bk11: 0a 10114i bk12: 0a 10114i bk13: 0a 10114i bk14: 0a 10114i bk15: 0a 10114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025311 
total_CMD = 10114 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 9680 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10114 
n_nop = 9984 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.012656 
Either_Row_CoL_Bus_Util = 0.012853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.594621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.594621
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10114 n_nop=9984 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02531
n_activity=443 dram_eff=0.5779
bk0: 32a 9748i bk1: 32a 9724i bk2: 0a 10113i bk3: 0a 10114i bk4: 0a 10114i bk5: 0a 10114i bk6: 0a 10114i bk7: 0a 10114i bk8: 0a 10114i bk9: 0a 10114i bk10: 0a 10114i bk11: 0a 10114i bk12: 0a 10114i bk13: 0a 10114i bk14: 0a 10114i bk15: 0a 10114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025311 
total_CMD = 10114 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 9680 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10114 
n_nop = 9984 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.012656 
Either_Row_CoL_Bus_Util = 0.012853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.595610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.59561

========= L2 cache stats =========
L2_cache_bank[0]: Access = 456, Miss = 10, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 436, Miss = 9, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 436, Miss = 9, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 436, Miss = 9, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 436, Miss = 9, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 6776
L2_total_cache_misses = 134
L2_total_cache_miss_rate = 0.0198
L2_total_cache_pending_hits = 218
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 75
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=10288
icnt_total_pkts_simt_to_mem=12920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.5602
	minimum = 6
	maximum = 68
Network latency average = 12.9003
	minimum = 6
	maximum = 68
Slowest packet = 9354
Flit latency average = 12.7592
	minimum = 6
	maximum = 68
Slowest flit = 16760
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0985272
	minimum = 0 (at node 16)
	maximum = 0.157951 (at node 24)
Accepted packet rate average = 0.0985272
	minimum = 0 (at node 16)
	maximum = 0.157951 (at node 24)
Injected flit rate average = 0.153511
	minimum = 0 (at node 16)
	maximum = 0.291355 (at node 0)
Accepted flit rate average= 0.153511
	minimum = 0 (at node 16)
	maximum = 0.294557 (at node 24)
Injected packet length average = 1.55806
Accepted packet length average = 1.55806
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.115 (6 samples)
	minimum = 6 (6 samples)
	maximum = 60.5 (6 samples)
Network latency average = 12.4903 (6 samples)
	minimum = 6 (6 samples)
	maximum = 54 (6 samples)
Flit latency average = 12.4171 (6 samples)
	minimum = 6 (6 samples)
	maximum = 52.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0435227 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0780503 (6 samples)
Accepted packet rate average = 0.0435227 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0780503 (6 samples)
Injected flit rate average = 0.0744377 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.16452 (6 samples)
Accepted flit rate average = 0.0744377 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.142033 (6 samples)
Injected packet size average = 1.71032 (6 samples)
Accepted packet size average = 1.71032 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 212992 (inst/sec)
gpgpu_simulation_rate = 2168 (cycle/sec)
gpgpu_silicon_slowdown = 741236x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose naive             , Throughput = inf GB/s, Time = 0.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe02db8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z18transposeCoalescedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z18transposeCoalescedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1487
gpu_sim_insn = 151552
gpu_ipc =     101.9180
gpu_tot_sim_cycle = 7992
gpu_tot_sim_insn = 790528
gpu_tot_ipc =      98.9149
gpu_tot_issued_cta = 112
gpu_occupancy = 12.2212% 
gpu_tot_occupancy = 11.6243% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3681
partiton_level_parallism =       0.3766
partiton_level_parallism_total  =       0.9179
partiton_level_parallism_util =       3.0769
partiton_level_parallism_util_total  =       4.5565
L2_BW  =      19.3661 GB/Sec
L2_BW_total  =      47.2030 GB/Sec
gpu_total_sim_rate=197632

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12928
	L1I_total_cache_misses = 1184
	L1I_total_cache_miss_rate = 0.0916
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3328
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1442
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11744
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1184
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1036
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3328
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12928

Total_core_cache_fail_stats:
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
187, 187, 187, 187, 187, 187, 187, 187, 
gpgpu_n_tot_thrd_icount = 806912
gpgpu_n_tot_w_icount = 25216
gpgpu_n_stall_shd_mem = 15734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 5376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 106496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1868	W0_Idle:142172	W0_Scoreboard:60580	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25216
single_issue_nums: WS0:10820	WS1:10820	
dual_issue_nums: WS0:894	WS1:894	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 256000 {40:4096,72:1280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 129024 {72:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43008 {8:5376,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 72 
averagemflatency = 167 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 15 
mrq_lat_table:34 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6937 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1737 	5459 	136 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5116 	1025 	1013 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 393/25 = 15.720000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 548
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1098      1166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1066      1074    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1090      1100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1070      1081    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1162      1166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1158      1171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1173      1216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1152      1214    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12426 n_nop=12278 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02253
n_activity=587 dram_eff=0.477
bk0: 40a 12000i bk1: 36a 12004i bk2: 0a 12424i bk3: 0a 12426i bk4: 0a 12426i bk5: 0a 12426i bk6: 0a 12426i bk7: 0a 12426i bk8: 0a 12426i bk9: 0a 12426i bk10: 0a 12426i bk11: 0a 12426i bk12: 0a 12426i bk13: 0a 12426i bk14: 0a 12426i bk15: 0a 12427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022533 
total_CMD = 12426 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 11908 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12426 
n_nop = 12278 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000644 
CoL_Bus_Util = 0.011267 
Either_Row_CoL_Bus_Util = 0.011911 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.411476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.411476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12426 n_nop=12284 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02189
n_activity=547 dram_eff=0.4973
bk0: 36a 12040i bk1: 36a 12004i bk2: 0a 12425i bk3: 0a 12426i bk4: 0a 12426i bk5: 0a 12426i bk6: 0a 12426i bk7: 0a 12426i bk8: 0a 12426i bk9: 0a 12426i bk10: 0a 12426i bk11: 0a 12426i bk12: 0a 12426i bk13: 0a 12426i bk14: 0a 12426i bk15: 0a 12426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021890 
total_CMD = 12426 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 11928 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 12426 
n_nop = 12284 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000483 
CoL_Bus_Util = 0.010945 
Either_Row_CoL_Bus_Util = 0.011428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.368260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.36826
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12426 n_nop=12284 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02189
n_activity=547 dram_eff=0.4973
bk0: 36a 12035i bk1: 36a 12004i bk2: 0a 12425i bk3: 0a 12426i bk4: 0a 12426i bk5: 0a 12426i bk6: 0a 12426i bk7: 0a 12426i bk8: 0a 12426i bk9: 0a 12426i bk10: 0a 12426i bk11: 0a 12426i bk12: 0a 12426i bk13: 0a 12426i bk14: 0a 12426i bk15: 0a 12426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021890 
total_CMD = 12426 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 11928 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12426 
n_nop = 12284 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000483 
CoL_Bus_Util = 0.010945 
Either_Row_CoL_Bus_Util = 0.011428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.232496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.232496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12426 n_nop=12284 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02189
n_activity=547 dram_eff=0.4973
bk0: 36a 12035i bk1: 36a 12005i bk2: 0a 12425i bk3: 0a 12426i bk4: 0a 12426i bk5: 0a 12426i bk6: 0a 12426i bk7: 0a 12426i bk8: 0a 12426i bk9: 0a 12426i bk10: 0a 12426i bk11: 0a 12426i bk12: 0a 12426i bk13: 0a 12426i bk14: 0a 12426i bk15: 0a 12426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021890 
total_CMD = 12426 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 11928 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 12426 
n_nop = 12284 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000483 
CoL_Bus_Util = 0.010945 
Either_Row_CoL_Bus_Util = 0.011428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.230163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.230163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12426 n_nop=12296 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0206
n_activity=443 dram_eff=0.5779
bk0: 32a 12056i bk1: 32a 12036i bk2: 0a 12425i bk3: 0a 12426i bk4: 0a 12426i bk5: 0a 12426i bk6: 0a 12426i bk7: 0a 12426i bk8: 0a 12426i bk9: 0a 12426i bk10: 0a 12426i bk11: 0a 12426i bk12: 0a 12426i bk13: 0a 12426i bk14: 0a 12426i bk15: 0a 12426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.866051
Bank_Level_Parallism_Col = 1.865741
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020602 
total_CMD = 12426 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 11992 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12426 
n_nop = 12296 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.010301 
Either_Row_CoL_Bus_Util = 0.010462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.408740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.40874
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12426 n_nop=12296 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0206
n_activity=443 dram_eff=0.5779
bk0: 32a 12056i bk1: 32a 12035i bk2: 0a 12425i bk3: 0a 12426i bk4: 0a 12426i bk5: 0a 12426i bk6: 0a 12426i bk7: 0a 12426i bk8: 0a 12426i bk9: 0a 12426i bk10: 0a 12426i bk11: 0a 12426i bk12: 0a 12426i bk13: 0a 12426i bk14: 0a 12426i bk15: 0a 12426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020602 
total_CMD = 12426 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 11992 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12426 
n_nop = 12296 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.010301 
Either_Row_CoL_Bus_Util = 0.010462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.409625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.409625
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12426 n_nop=12296 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0206
n_activity=443 dram_eff=0.5779
bk0: 32a 12060i bk1: 32a 12036i bk2: 0a 12425i bk3: 0a 12426i bk4: 0a 12426i bk5: 0a 12426i bk6: 0a 12426i bk7: 0a 12426i bk8: 0a 12426i bk9: 0a 12426i bk10: 0a 12426i bk11: 0a 12426i bk12: 0a 12426i bk13: 0a 12426i bk14: 0a 12426i bk15: 0a 12426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020602 
total_CMD = 12426 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 11992 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12426 
n_nop = 12296 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.010301 
Either_Row_CoL_Bus_Util = 0.010462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.483985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.483985
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12426 n_nop=12296 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0206
n_activity=443 dram_eff=0.5779
bk0: 32a 12060i bk1: 32a 12036i bk2: 0a 12425i bk3: 0a 12426i bk4: 0a 12426i bk5: 0a 12426i bk6: 0a 12426i bk7: 0a 12426i bk8: 0a 12426i bk9: 0a 12426i bk10: 0a 12426i bk11: 0a 12426i bk12: 0a 12426i bk13: 0a 12426i bk14: 0a 12426i bk15: 0a 12426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020602 
total_CMD = 12426 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 11992 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12426 
n_nop = 12296 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.010301 
Either_Row_CoL_Bus_Util = 0.010462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.484790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.48479

========= L2 cache stats =========
L2_cache_bank[0]: Access = 488, Miss = 10, Miss_rate = 0.020, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 468, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 468, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 468, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 468, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 464, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 464, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 464, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 7336
L2_total_cache_misses = 137
L2_total_cache_miss_rate = 0.0187
L2_total_cache_pending_hits = 263
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 120
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5376
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=11552
icnt_total_pkts_simt_to_mem=13992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.0045
	minimum = 6
	maximum = 70
Network latency average = 14.0866
	minimum = 6
	maximum = 54
Slowest packet = 13900
Flit latency average = 13.8305
	minimum = 6
	maximum = 52
Slowest flit = 23935
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0150639
	minimum = 0 (at node 12)
	maximum = 0.0322798 (at node 25)
Accepted packet rate average = 0.0150639
	minimum = 0 (at node 12)
	maximum = 0.0322798 (at node 25)
Injected flit rate average = 0.031419
	minimum = 0 (at node 12)
	maximum = 0.0968393 (at node 25)
Accepted flit rate average= 0.031419
	minimum = 0 (at node 12)
	maximum = 0.0537996 (at node 25)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3849 (7 samples)
	minimum = 6 (7 samples)
	maximum = 61.8571 (7 samples)
Network latency average = 12.7184 (7 samples)
	minimum = 6 (7 samples)
	maximum = 54 (7 samples)
Flit latency average = 12.619 (7 samples)
	minimum = 6 (7 samples)
	maximum = 52.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0394571 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0715116 (7 samples)
Accepted packet rate average = 0.0394571 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0715116 (7 samples)
Injected flit rate average = 0.0682922 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.154852 (7 samples)
Accepted flit rate average = 0.0682922 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.129428 (7 samples)
Injected packet size average = 1.7308 (7 samples)
Accepted packet size average = 1.7308 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 197632 (inst/sec)
gpgpu_simulation_rate = 1998 (cycle/sec)
gpgpu_silicon_slowdown = 804304x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe02db8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 1014
gpu_sim_insn = 151552
gpu_ipc =     149.4596
gpu_tot_sim_cycle = 9006
gpu_tot_sim_insn = 942080
gpu_tot_ipc =     104.6058
gpu_tot_issued_cta = 128
gpu_occupancy = 12.0216% 
gpu_tot_occupancy = 11.6607% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3886
partiton_level_parallism =       0.5168
partiton_level_parallism_total  =       0.8728
partiton_level_parallism_util =       3.1190
partiton_level_parallism_util_total  =       4.4207
L2_BW  =      26.5741 GB/Sec
L2_BW_total  =      44.8804 GB/Sec
gpu_total_sim_rate=188416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15360
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.0833
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3840
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1120
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15360

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
226, 226, 226, 226, 226, 226, 226, 226, 
gpgpu_n_tot_thrd_icount = 958464
gpgpu_n_tot_w_icount = 29952
gpgpu_n_stall_shd_mem = 17547
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 5632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 122880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2132	W0_Idle:152405	W0_Scoreboard:68615	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29952
single_issue_nums: WS0:12932	WS1:12932	
dual_issue_nums: WS0:1022	WS1:1022	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 274432 {40:4096,72:1536,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45056 {8:5632,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 72 
averagemflatency = 166 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 15 
mrq_lat_table:34 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7449 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1963 	5723 	170 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5392 	1175 	1099 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 393/25 = 15.720000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 548
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1168      1246    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1137      1147    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1166      1175    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1141      1155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1244      1248    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1237      1250    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1254      1295    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1233      1295    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14002 n_nop=13854 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02
n_activity=587 dram_eff=0.477
bk0: 40a 13576i bk1: 36a 13580i bk2: 0a 14000i bk3: 0a 14002i bk4: 0a 14002i bk5: 0a 14002i bk6: 0a 14002i bk7: 0a 14002i bk8: 0a 14002i bk9: 0a 14002i bk10: 0a 14002i bk11: 0a 14002i bk12: 0a 14002i bk13: 0a 14002i bk14: 0a 14002i bk15: 0a 14003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019997 
total_CMD = 14002 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 13484 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14002 
n_nop = 13854 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000571 
CoL_Bus_Util = 0.009999 
Either_Row_CoL_Bus_Util = 0.010570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.365162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.365162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14002 n_nop=13860 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01943
n_activity=547 dram_eff=0.4973
bk0: 36a 13616i bk1: 36a 13580i bk2: 0a 14001i bk3: 0a 14002i bk4: 0a 14002i bk5: 0a 14002i bk6: 0a 14002i bk7: 0a 14002i bk8: 0a 14002i bk9: 0a 14002i bk10: 0a 14002i bk11: 0a 14002i bk12: 0a 14002i bk13: 0a 14002i bk14: 0a 14002i bk15: 0a 14002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019426 
total_CMD = 14002 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 13504 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 14002 
n_nop = 13860 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000429 
CoL_Bus_Util = 0.009713 
Either_Row_CoL_Bus_Util = 0.010141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.326810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.32681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14002 n_nop=13860 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01943
n_activity=547 dram_eff=0.4973
bk0: 36a 13611i bk1: 36a 13580i bk2: 0a 14001i bk3: 0a 14002i bk4: 0a 14002i bk5: 0a 14002i bk6: 0a 14002i bk7: 0a 14002i bk8: 0a 14002i bk9: 0a 14002i bk10: 0a 14002i bk11: 0a 14002i bk12: 0a 14002i bk13: 0a 14002i bk14: 0a 14002i bk15: 0a 14002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019426 
total_CMD = 14002 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 13504 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14002 
n_nop = 13860 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000429 
CoL_Bus_Util = 0.009713 
Either_Row_CoL_Bus_Util = 0.010141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.206328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.206328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14002 n_nop=13860 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01943
n_activity=547 dram_eff=0.4973
bk0: 36a 13611i bk1: 36a 13581i bk2: 0a 14001i bk3: 0a 14002i bk4: 0a 14002i bk5: 0a 14002i bk6: 0a 14002i bk7: 0a 14002i bk8: 0a 14002i bk9: 0a 14002i bk10: 0a 14002i bk11: 0a 14002i bk12: 0a 14002i bk13: 0a 14002i bk14: 0a 14002i bk15: 0a 14002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019426 
total_CMD = 14002 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 13504 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 14002 
n_nop = 13860 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000429 
CoL_Bus_Util = 0.009713 
Either_Row_CoL_Bus_Util = 0.010141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.204257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.204257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14002 n_nop=13872 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01828
n_activity=443 dram_eff=0.5779
bk0: 32a 13632i bk1: 32a 13612i bk2: 0a 14001i bk3: 0a 14002i bk4: 0a 14002i bk5: 0a 14002i bk6: 0a 14002i bk7: 0a 14002i bk8: 0a 14002i bk9: 0a 14002i bk10: 0a 14002i bk11: 0a 14002i bk12: 0a 14002i bk13: 0a 14002i bk14: 0a 14002i bk15: 0a 14002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.866051
Bank_Level_Parallism_Col = 1.865741
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018283 
total_CMD = 14002 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 13568 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14002 
n_nop = 13872 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.009142 
Either_Row_CoL_Bus_Util = 0.009284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.362734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.362734
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14002 n_nop=13872 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01828
n_activity=443 dram_eff=0.5779
bk0: 32a 13632i bk1: 32a 13611i bk2: 0a 14001i bk3: 0a 14002i bk4: 0a 14002i bk5: 0a 14002i bk6: 0a 14002i bk7: 0a 14002i bk8: 0a 14002i bk9: 0a 14002i bk10: 0a 14002i bk11: 0a 14002i bk12: 0a 14002i bk13: 0a 14002i bk14: 0a 14002i bk15: 0a 14002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018283 
total_CMD = 14002 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 13568 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14002 
n_nop = 13872 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.009142 
Either_Row_CoL_Bus_Util = 0.009284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.363519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.363519
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14002 n_nop=13872 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01828
n_activity=443 dram_eff=0.5779
bk0: 32a 13636i bk1: 32a 13612i bk2: 0a 14001i bk3: 0a 14002i bk4: 0a 14002i bk5: 0a 14002i bk6: 0a 14002i bk7: 0a 14002i bk8: 0a 14002i bk9: 0a 14002i bk10: 0a 14002i bk11: 0a 14002i bk12: 0a 14002i bk13: 0a 14002i bk14: 0a 14002i bk15: 0a 14002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018283 
total_CMD = 14002 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 13568 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14002 
n_nop = 13872 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.009142 
Either_Row_CoL_Bus_Util = 0.009284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.429510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.42951
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14002 n_nop=13872 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01828
n_activity=443 dram_eff=0.5779
bk0: 32a 13636i bk1: 32a 13612i bk2: 0a 14001i bk3: 0a 14002i bk4: 0a 14002i bk5: 0a 14002i bk6: 0a 14002i bk7: 0a 14002i bk8: 0a 14002i bk9: 0a 14002i bk10: 0a 14002i bk11: 0a 14002i bk12: 0a 14002i bk13: 0a 14002i bk14: 0a 14002i bk15: 0a 14002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018283 
total_CMD = 14002 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 13568 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14002 
n_nop = 13872 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.009142 
Either_Row_CoL_Bus_Util = 0.009284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.430224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.430224

========= L2 cache stats =========
L2_cache_bank[0]: Access = 520, Miss = 10, Miss_rate = 0.019, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 7860
L2_total_cache_misses = 137
L2_total_cache_miss_rate = 0.0174
L2_total_cache_pending_hits = 263
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 120
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5632
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=12636
icnt_total_pkts_simt_to_mem=15028
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.3502
	minimum = 6
	maximum = 54
Network latency average = 13.1756
	minimum = 6
	maximum = 48
Slowest packet = 14913
Flit latency average = 12.9632
	minimum = 6
	maximum = 46
Slowest flit = 27114
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0206706
	minimum = 0 (at node 8)
	maximum = 0.035503 (at node 25)
Accepted packet rate average = 0.0206706
	minimum = 0 (at node 8)
	maximum = 0.035503 (at node 25)
Injected flit rate average = 0.0418146
	minimum = 0 (at node 8)
	maximum = 0.0828402 (at node 25)
Accepted flit rate average= 0.0418146
	minimum = 0 (at node 8)
	maximum = 0.0779093 (at node 12)
Injected packet length average = 2.0229
Accepted packet length average = 2.0229
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3806 (8 samples)
	minimum = 6 (8 samples)
	maximum = 60.875 (8 samples)
Network latency average = 12.7755 (8 samples)
	minimum = 6 (8 samples)
	maximum = 53.25 (8 samples)
Flit latency average = 12.662 (8 samples)
	minimum = 6 (8 samples)
	maximum = 51.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0371088 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0670105 (8 samples)
Accepted packet rate average = 0.0371088 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0670105 (8 samples)
Injected flit rate average = 0.0649825 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.14585 (8 samples)
Accepted flit rate average = 0.0649825 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.122988 (8 samples)
Injected packet size average = 1.75113 (8 samples)
Accepted packet size average = 1.75113 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 188416 (inst/sec)
gpgpu_simulation_rate = 1801 (cycle/sec)
gpgpu_silicon_slowdown = 892282x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coalesced         , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe02f52 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z24transposeNoBankConflictsPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z24transposeNoBankConflictsPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 1180
gpu_sim_insn = 143360
gpu_ipc =     121.4915
gpu_tot_sim_cycle = 10186
gpu_tot_sim_insn = 1085440
gpu_tot_ipc =     106.5620
gpu_tot_issued_cta = 144
gpu_occupancy = 12.1616% 
gpu_tot_occupancy = 11.7243% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4692
partiton_level_parallism =       0.4610
partiton_level_parallism_total  =       0.8251
partiton_level_parallism_util =       2.9890
partiton_level_parallism_util_total  =       4.2878
L2_BW  =      23.7073 GB/Sec
L2_BW_total  =      42.4276 GB/Sec
gpu_total_sim_rate=217088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17664
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0870
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4352
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1344
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17664

Total_core_cache_fail_stats:
ctas_completed 144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
262, 262, 262, 262, 262, 262, 262, 262, 
gpgpu_n_tot_thrd_icount = 1101824
gpgpu_n_tot_w_icount = 34432
gpgpu_n_stall_shd_mem = 18676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2304
gpgpu_n_mem_write_global = 5888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 36864
gpgpu_n_store_insn = 36864
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5888
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2433	W0_Idle:176377	W0_Scoreboard:76518	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34432
single_issue_nums: WS0:15044	WS1:15044	
dual_issue_nums: WS0:1086	WS1:1086	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18432 {8:2304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 292864 {40:4096,72:1792,}
traffic_breakdown_coretomem[INST_ACC_R] = 1536 {8:192,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165888 {72:2304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47104 {8:5888,}
traffic_breakdown_memtocore[INST_ACC_R] = 26112 {136:192,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 72 
averagemflatency = 167 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 61 
avg_icnt2sh_latency = 16 
mrq_lat_table:36 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7961 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2136 	6073 	191 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5691 	1226 	1260 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 395/27 = 14.629630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 556
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1241      1325    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1207      1218    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1248      1252    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1212      1232    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1250      1259    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1320      1337    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1342      1383    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1317      1378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15837 n_nop=15689 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01768
n_activity=587 dram_eff=0.477
bk0: 40a 15411i bk1: 36a 15415i bk2: 0a 15835i bk3: 0a 15837i bk4: 0a 15837i bk5: 0a 15837i bk6: 0a 15837i bk7: 0a 15837i bk8: 0a 15837i bk9: 0a 15837i bk10: 0a 15837i bk11: 0a 15837i bk12: 0a 15837i bk13: 0a 15837i bk14: 0a 15837i bk15: 0a 15838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017680 
total_CMD = 15837 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 15319 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 15837 
n_nop = 15689 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000505 
CoL_Bus_Util = 0.008840 
Either_Row_CoL_Bus_Util = 0.009345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.322852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.322852
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15837 n_nop=15695 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01717
n_activity=547 dram_eff=0.4973
bk0: 36a 15451i bk1: 36a 15415i bk2: 0a 15836i bk3: 0a 15837i bk4: 0a 15837i bk5: 0a 15837i bk6: 0a 15837i bk7: 0a 15837i bk8: 0a 15837i bk9: 0a 15837i bk10: 0a 15837i bk11: 0a 15837i bk12: 0a 15837i bk13: 0a 15837i bk14: 0a 15837i bk15: 0a 15837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017175 
total_CMD = 15837 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 15339 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 15837 
n_nop = 15695 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.008587 
Either_Row_CoL_Bus_Util = 0.008966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.288944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.288944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15837 n_nop=15695 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01717
n_activity=547 dram_eff=0.4973
bk0: 36a 15446i bk1: 36a 15415i bk2: 0a 15836i bk3: 0a 15837i bk4: 0a 15837i bk5: 0a 15837i bk6: 0a 15837i bk7: 0a 15837i bk8: 0a 15837i bk9: 0a 15837i bk10: 0a 15837i bk11: 0a 15837i bk12: 0a 15837i bk13: 0a 15837i bk14: 0a 15837i bk15: 0a 15837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017175 
total_CMD = 15837 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 15339 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 15837 
n_nop = 15695 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.008587 
Either_Row_CoL_Bus_Util = 0.008966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.182421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.182421
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15837 n_nop=15695 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01717
n_activity=547 dram_eff=0.4973
bk0: 36a 15446i bk1: 36a 15416i bk2: 0a 15836i bk3: 0a 15837i bk4: 0a 15837i bk5: 0a 15837i bk6: 0a 15837i bk7: 0a 15837i bk8: 0a 15837i bk9: 0a 15837i bk10: 0a 15837i bk11: 0a 15837i bk12: 0a 15837i bk13: 0a 15837i bk14: 0a 15837i bk15: 0a 15837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017175 
total_CMD = 15837 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 15339 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 15837 
n_nop = 15695 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.008587 
Either_Row_CoL_Bus_Util = 0.008966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.180590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.18059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15837 n_nop=15695 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01717
n_activity=547 dram_eff=0.4973
bk0: 36a 15437i bk1: 36a 15416i bk2: 0a 15836i bk3: 0a 15837i bk4: 0a 15837i bk5: 0a 15837i bk6: 0a 15837i bk7: 0a 15837i bk8: 0a 15837i bk9: 0a 15837i bk10: 0a 15837i bk11: 0a 15837i bk12: 0a 15837i bk13: 0a 15837i bk14: 0a 15837i bk15: 0a 15837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.757576
Bank_Level_Parallism_Col = 1.799145
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017175 
total_CMD = 15837 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 15339 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 15837 
n_nop = 15695 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000379 
CoL_Bus_Util = 0.008587 
Either_Row_CoL_Bus_Util = 0.008966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.320705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.320705
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15837 n_nop=15707 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01616
n_activity=443 dram_eff=0.5779
bk0: 32a 15467i bk1: 32a 15446i bk2: 0a 15836i bk3: 0a 15837i bk4: 0a 15837i bk5: 0a 15837i bk6: 0a 15837i bk7: 0a 15837i bk8: 0a 15837i bk9: 0a 15837i bk10: 0a 15837i bk11: 0a 15837i bk12: 0a 15837i bk13: 0a 15837i bk14: 0a 15837i bk15: 0a 15837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016165 
total_CMD = 15837 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 15403 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 15837 
n_nop = 15707 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.008082 
Either_Row_CoL_Bus_Util = 0.008209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.321399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.321399
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15837 n_nop=15707 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01616
n_activity=443 dram_eff=0.5779
bk0: 32a 15471i bk1: 32a 15447i bk2: 0a 15836i bk3: 0a 15837i bk4: 0a 15837i bk5: 0a 15837i bk6: 0a 15837i bk7: 0a 15837i bk8: 0a 15837i bk9: 0a 15837i bk10: 0a 15837i bk11: 0a 15837i bk12: 0a 15837i bk13: 0a 15837i bk14: 0a 15837i bk15: 0a 15837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016165 
total_CMD = 15837 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 15403 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 15837 
n_nop = 15707 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.008082 
Either_Row_CoL_Bus_Util = 0.008209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.379744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.379744
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15837 n_nop=15707 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01616
n_activity=443 dram_eff=0.5779
bk0: 32a 15471i bk1: 32a 15447i bk2: 0a 15836i bk3: 0a 15837i bk4: 0a 15837i bk5: 0a 15837i bk6: 0a 15837i bk7: 0a 15837i bk8: 0a 15837i bk9: 0a 15837i bk10: 0a 15837i bk11: 0a 15837i bk12: 0a 15837i bk13: 0a 15837i bk14: 0a 15837i bk15: 0a 15837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016165 
total_CMD = 15837 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 15403 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 15837 
n_nop = 15707 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.008082 
Either_Row_CoL_Bus_Util = 0.008209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.380375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.380375

========= L2 cache stats =========
L2_cache_bank[0]: Access = 552, Miss = 10, Miss_rate = 0.018, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 528, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 528, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 8404
L2_total_cache_misses = 139
L2_total_cache_miss_rate = 0.0165
L2_total_cache_pending_hits = 293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 150
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=13820
icnt_total_pkts_simt_to_mem=16084
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.4136
	minimum = 6
	maximum = 62
Network latency average = 14.2895
	minimum = 6
	maximum = 46
Slowest packet = 16053
Flit latency average = 14.2036
	minimum = 6
	maximum = 44
Slowest flit = 28151
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0184407
	minimum = 0 (at node 4)
	maximum = 0.040678 (at node 28)
Accepted packet rate average = 0.0184407
	minimum = 0 (at node 4)
	maximum = 0.040678 (at node 28)
Injected flit rate average = 0.0379661
	minimum = 0 (at node 4)
	maximum = 0.122034 (at node 28)
Accepted flit rate average= 0.0379661
	minimum = 0 (at node 4)
	maximum = 0.0677966 (at node 28)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6065 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61 (9 samples)
Network latency average = 12.9437 (9 samples)
	minimum = 6 (9 samples)
	maximum = 52.4444 (9 samples)
Flit latency average = 12.8333 (9 samples)
	minimum = 6 (9 samples)
	maximum = 50.6667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0350346 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0640847 (9 samples)
Accepted packet rate average = 0.0350346 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0640847 (9 samples)
Injected flit rate average = 0.0619807 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.143204 (9 samples)
Accepted flit rate average = 0.0619807 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.116856 (9 samples)
Injected packet size average = 1.76913 (9 samples)
Accepted packet size average = 1.76913 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 217088 (inst/sec)
gpgpu_simulation_rate = 2037 (cycle/sec)
gpgpu_silicon_slowdown = 788905x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe02f52 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 861
gpu_sim_insn = 143360
gpu_ipc =     166.5041
gpu_tot_sim_cycle = 11047
gpu_tot_sim_insn = 1228800
gpu_tot_ipc =     111.2338
gpu_tot_issued_cta = 160
gpu_occupancy = 11.8980% 
gpu_tot_occupancy = 11.7362% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4919
partiton_level_parallism =       0.6039
partiton_level_parallism_total  =       0.8078
partiton_level_parallism_util =       3.2704
partiton_level_parallism_util_total  =       4.2114
L2_BW  =      31.0575 GB/Sec
L2_BW_total  =      41.5414 GB/Sec
gpu_total_sim_rate=204800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19968
	L1I_total_cache_misses = 1600
	L1I_total_cache_miss_rate = 0.0801
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4864
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0987
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18368
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1400
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19968

Total_core_cache_fail_stats:
ctas_completed 160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
262, 262, 262, 262, 262, 262, 262, 262, 
gpgpu_n_tot_thrd_icount = 1245184
gpgpu_n_tot_w_icount = 38912
gpgpu_n_stall_shd_mem = 19848
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 155648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2304
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2736	W0_Idle:185283	W0_Scoreboard:83993	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:38912
single_issue_nums: WS0:17156	WS1:17156	
dual_issue_nums: WS0:1150	WS1:1150	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 311296 {40:4096,72:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 1600 {8:200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184320 {72:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
traffic_breakdown_memtocore[INST_ACC_R] = 27200 {136:200,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 72 
averagemflatency = 166 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 61 
avg_icnt2sh_latency = 16 
mrq_lat_table:36 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8473 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2337 	6367 	216 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5996 	1343 	1350 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 395/27 = 14.629630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 556
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1314      1400    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1277      1292    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1322      1325    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1287      1305    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1324      1337    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1398      1416    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1425      1465    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1398      1460    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17175 n_nop=17027 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0163
n_activity=587 dram_eff=0.477
bk0: 40a 16749i bk1: 36a 16753i bk2: 0a 17173i bk3: 0a 17175i bk4: 0a 17175i bk5: 0a 17175i bk6: 0a 17175i bk7: 0a 17175i bk8: 0a 17175i bk9: 0a 17175i bk10: 0a 17175i bk11: 0a 17175i bk12: 0a 17175i bk13: 0a 17175i bk14: 0a 17175i bk15: 0a 17176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.745136
Bank_Level_Parallism_Col = 1.757202
Bank_Level_Parallism_Ready = 1.414286
write_to_read_ratio_blp_rw_average = 0.472222
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016303 
total_CMD = 17175 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 16657 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 17175 
n_nop = 17027 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000466 
CoL_Bus_Util = 0.008151 
Either_Row_CoL_Bus_Util = 0.008617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.297700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.2977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17175 n_nop=17033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01584
n_activity=547 dram_eff=0.4973
bk0: 36a 16789i bk1: 36a 16753i bk2: 0a 17174i bk3: 0a 17175i bk4: 0a 17175i bk5: 0a 17175i bk6: 0a 17175i bk7: 0a 17175i bk8: 0a 17175i bk9: 0a 17175i bk10: 0a 17175i bk11: 0a 17175i bk12: 0a 17175i bk13: 0a 17175i bk14: 0a 17175i bk15: 0a 17175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015837 
total_CMD = 17175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 16677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 17175 
n_nop = 17033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000349 
CoL_Bus_Util = 0.007918 
Either_Row_CoL_Bus_Util = 0.008268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.266434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.266434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17175 n_nop=17033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01584
n_activity=547 dram_eff=0.4973
bk0: 36a 16784i bk1: 36a 16753i bk2: 0a 17174i bk3: 0a 17175i bk4: 0a 17175i bk5: 0a 17175i bk6: 0a 17175i bk7: 0a 17175i bk8: 0a 17175i bk9: 0a 17175i bk10: 0a 17175i bk11: 0a 17175i bk12: 0a 17175i bk13: 0a 17175i bk14: 0a 17175i bk15: 0a 17175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015837 
total_CMD = 17175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 16677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 17175 
n_nop = 17033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000349 
CoL_Bus_Util = 0.007918 
Either_Row_CoL_Bus_Util = 0.008268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.168210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.16821
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17175 n_nop=17033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01584
n_activity=547 dram_eff=0.4973
bk0: 36a 16784i bk1: 36a 16754i bk2: 0a 17174i bk3: 0a 17175i bk4: 0a 17175i bk5: 0a 17175i bk6: 0a 17175i bk7: 0a 17175i bk8: 0a 17175i bk9: 0a 17175i bk10: 0a 17175i bk11: 0a 17175i bk12: 0a 17175i bk13: 0a 17175i bk14: 0a 17175i bk15: 0a 17175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015837 
total_CMD = 17175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 16677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 17175 
n_nop = 17033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000349 
CoL_Bus_Util = 0.007918 
Either_Row_CoL_Bus_Util = 0.008268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.166521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.166521
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17175 n_nop=17033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01584
n_activity=547 dram_eff=0.4973
bk0: 36a 16775i bk1: 36a 16754i bk2: 0a 17174i bk3: 0a 17175i bk4: 0a 17175i bk5: 0a 17175i bk6: 0a 17175i bk7: 0a 17175i bk8: 0a 17175i bk9: 0a 17175i bk10: 0a 17175i bk11: 0a 17175i bk12: 0a 17175i bk13: 0a 17175i bk14: 0a 17175i bk15: 0a 17175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.757576
Bank_Level_Parallism_Col = 1.799145
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015837 
total_CMD = 17175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 16677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 17175 
n_nop = 17033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000349 
CoL_Bus_Util = 0.007918 
Either_Row_CoL_Bus_Util = 0.008268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.295721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.295721
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17175 n_nop=17045 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01491
n_activity=443 dram_eff=0.5779
bk0: 32a 16805i bk1: 32a 16784i bk2: 0a 17174i bk3: 0a 17175i bk4: 0a 17175i bk5: 0a 17175i bk6: 0a 17175i bk7: 0a 17175i bk8: 0a 17175i bk9: 0a 17175i bk10: 0a 17175i bk11: 0a 17175i bk12: 0a 17175i bk13: 0a 17175i bk14: 0a 17175i bk15: 0a 17175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014905 
total_CMD = 17175 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 16741 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 17175 
n_nop = 17045 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007453 
Either_Row_CoL_Bus_Util = 0.007569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.296361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.296361
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17175 n_nop=17045 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01491
n_activity=443 dram_eff=0.5779
bk0: 32a 16809i bk1: 32a 16785i bk2: 0a 17174i bk3: 0a 17175i bk4: 0a 17175i bk5: 0a 17175i bk6: 0a 17175i bk7: 0a 17175i bk8: 0a 17175i bk9: 0a 17175i bk10: 0a 17175i bk11: 0a 17175i bk12: 0a 17175i bk13: 0a 17175i bk14: 0a 17175i bk15: 0a 17175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014905 
total_CMD = 17175 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 16741 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 17175 
n_nop = 17045 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007453 
Either_Row_CoL_Bus_Util = 0.007569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.350160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.35016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17175 n_nop=17045 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01491
n_activity=443 dram_eff=0.5779
bk0: 32a 16809i bk1: 32a 16785i bk2: 0a 17174i bk3: 0a 17175i bk4: 0a 17175i bk5: 0a 17175i bk6: 0a 17175i bk7: 0a 17175i bk8: 0a 17175i bk9: 0a 17175i bk10: 0a 17175i bk11: 0a 17175i bk12: 0a 17175i bk13: 0a 17175i bk14: 0a 17175i bk15: 0a 17175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014905 
total_CMD = 17175 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 16741 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 17175 
n_nop = 17045 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007453 
Either_Row_CoL_Bus_Util = 0.007569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.350742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.350742

========= L2 cache stats =========
L2_cache_bank[0]: Access = 584, Miss = 10, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 8924
L2_total_cache_misses = 139
L2_total_cache_miss_rate = 0.0156
L2_total_cache_pending_hits = 293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 150
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 200
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=14884
icnt_total_pkts_simt_to_mem=17116
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.2173
	minimum = 6
	maximum = 58
Network latency average = 13.0673
	minimum = 6
	maximum = 50
Slowest packet = 17058
Flit latency average = 13.1207
	minimum = 6
	maximum = 48
Slowest flit = 30607
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.024158
	minimum = 0 (at node 0)
	maximum = 0.0418118 (at node 28)
Accepted packet rate average = 0.024158
	minimum = 0 (at node 0)
	maximum = 0.0418118 (at node 28)
Injected flit rate average = 0.0486876
	minimum = 0 (at node 0)
	maximum = 0.097561 (at node 28)
Accepted flit rate average= 0.0486876
	minimum = 0 (at node 0)
	maximum = 0.0859466 (at node 4)
Injected packet length average = 2.01538
Accepted packet length average = 2.01538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5676 (10 samples)
	minimum = 6 (10 samples)
	maximum = 60.7 (10 samples)
Network latency average = 12.9561 (10 samples)
	minimum = 6 (10 samples)
	maximum = 52.2 (10 samples)
Flit latency average = 12.8621 (10 samples)
	minimum = 6 (10 samples)
	maximum = 50.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0339469 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0618574 (10 samples)
Accepted packet rate average = 0.0339469 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0618574 (10 samples)
Injected flit rate average = 0.0606514 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.13864 (10 samples)
Accepted flit rate average = 0.0606514 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.113765 (10 samples)
Injected packet size average = 1.78665 (10 samples)
Accepted packet size average = 1.78665 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 204800 (inst/sec)
gpgpu_simulation_rate = 1841 (cycle/sec)
gpgpu_silicon_slowdown = 872895x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose optimized         , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe03420 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22transposeCoarseGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22transposeCoarseGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 1457
gpu_sim_insn = 131072
gpu_ipc =      89.9602
gpu_tot_sim_cycle = 12504
gpu_tot_sim_insn = 1359872
gpu_tot_ipc =     108.7550
gpu_tot_issued_cta = 176
gpu_occupancy = 12.1884% 
gpu_tot_occupancy = 11.7936% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5846
partiton_level_parallism =       0.3844
partiton_level_parallism_total  =       0.7585
partiton_level_parallism_util =       2.9167
partiton_level_parallism_util_total  =       4.1039
L2_BW  =      19.7649 GB/Sec
L2_BW_total  =      39.0039 GB/Sec
gpu_total_sim_rate=226645

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22016
	L1I_total_cache_misses = 1984
	L1I_total_cache_miss_rate = 0.0901
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1984
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1736
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22016

Total_core_cache_fail_stats:
ctas_completed 176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
296, 296, 296, 296, 296, 297, 296, 296, 
gpgpu_n_tot_thrd_icount = 1376256
gpgpu_n_tot_w_icount = 43008
gpgpu_n_stall_shd_mem = 21041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2816
gpgpu_n_mem_write_global = 6400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 45056
gpgpu_n_store_insn = 45056
gpgpu_n_shmem_insn = 57344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3064	W0_Idle:218229	W0_Scoreboard:91790	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43008
single_issue_nums: WS0:18928	WS1:18938	
dual_issue_nums: WS0:1288	WS1:1283	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22528 {8:2816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 329728 {40:4096,72:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 1984 {8:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 202752 {72:2816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 51200 {8:6400,}
traffic_breakdown_memtocore[INST_ACC_R] = 33728 {136:248,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 84 
averagemflatency = 166 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 61 
avg_icnt2sh_latency = 16 
mrq_lat_table:39 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8985 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2517 	6675 	288 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6287 	1397 	1506 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 398/30 = 13.266666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 568
min_bank_accesses = 0!
chip skew: 80/64 = 1.25
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1309      1480    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1350      1373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1401      1409    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1367      1377    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1406      1419    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1487      1494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1512      1548    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1399      1454    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19441 n_nop=19287 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01481
n_activity=639 dram_eff=0.4507
bk0: 44a 18985i bk1: 36a 19018i bk2: 0a 19439i bk3: 0a 19441i bk4: 0a 19441i bk5: 0a 19441i bk6: 0a 19441i bk7: 0a 19441i bk8: 0a 19441i bk9: 0a 19441i bk10: 0a 19441i bk11: 0a 19441i bk12: 0a 19441i bk13: 0a 19441i bk14: 0a 19441i bk15: 0a 19442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.702752
Bank_Level_Parallism_Col = 1.730159
Bank_Level_Parallism_Ready = 1.402778
write_to_read_ratio_blp_rw_average = 0.455357
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014814 
total_CMD = 19441 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 18891 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 19441 
n_nop = 19287 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000514 
CoL_Bus_Util = 0.007407 
Either_Row_CoL_Bus_Util = 0.007921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.263001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.263001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19441 n_nop=19299 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01399
n_activity=547 dram_eff=0.4973
bk0: 36a 19055i bk1: 36a 19019i bk2: 0a 19440i bk3: 0a 19441i bk4: 0a 19441i bk5: 0a 19441i bk6: 0a 19441i bk7: 0a 19441i bk8: 0a 19441i bk9: 0a 19441i bk10: 0a 19441i bk11: 0a 19441i bk12: 0a 19441i bk13: 0a 19441i bk14: 0a 19441i bk15: 0a 19441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013991 
total_CMD = 19441 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 18943 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 19441 
n_nop = 19299 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.006996 
Either_Row_CoL_Bus_Util = 0.007304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.235379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.235379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19441 n_nop=19299 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01399
n_activity=547 dram_eff=0.4973
bk0: 36a 19050i bk1: 36a 19019i bk2: 0a 19440i bk3: 0a 19441i bk4: 0a 19441i bk5: 0a 19441i bk6: 0a 19441i bk7: 0a 19441i bk8: 0a 19441i bk9: 0a 19441i bk10: 0a 19441i bk11: 0a 19441i bk12: 0a 19441i bk13: 0a 19441i bk14: 0a 19441i bk15: 0a 19441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013991 
total_CMD = 19441 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 18943 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 19441 
n_nop = 19299 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.006996 
Either_Row_CoL_Bus_Util = 0.007304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.148603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.148603
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19441 n_nop=19299 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01399
n_activity=547 dram_eff=0.4973
bk0: 36a 19050i bk1: 36a 19020i bk2: 0a 19440i bk3: 0a 19441i bk4: 0a 19441i bk5: 0a 19441i bk6: 0a 19441i bk7: 0a 19441i bk8: 0a 19441i bk9: 0a 19441i bk10: 0a 19441i bk11: 0a 19441i bk12: 0a 19441i bk13: 0a 19441i bk14: 0a 19441i bk15: 0a 19441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013991 
total_CMD = 19441 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 18943 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 19441 
n_nop = 19299 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.006996 
Either_Row_CoL_Bus_Util = 0.007304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.147112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.147112
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19441 n_nop=19299 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01399
n_activity=547 dram_eff=0.4973
bk0: 36a 19041i bk1: 36a 19020i bk2: 0a 19440i bk3: 0a 19441i bk4: 0a 19441i bk5: 0a 19441i bk6: 0a 19441i bk7: 0a 19441i bk8: 0a 19441i bk9: 0a 19441i bk10: 0a 19441i bk11: 0a 19441i bk12: 0a 19441i bk13: 0a 19441i bk14: 0a 19441i bk15: 0a 19441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.757576
Bank_Level_Parallism_Col = 1.799145
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013991 
total_CMD = 19441 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 18943 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 19441 
n_nop = 19299 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.006996 
Either_Row_CoL_Bus_Util = 0.007304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.261252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.261252
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19441 n_nop=19311 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01317
n_activity=443 dram_eff=0.5779
bk0: 32a 19071i bk1: 32a 19050i bk2: 0a 19440i bk3: 0a 19441i bk4: 0a 19441i bk5: 0a 19441i bk6: 0a 19441i bk7: 0a 19441i bk8: 0a 19441i bk9: 0a 19441i bk10: 0a 19441i bk11: 0a 19441i bk12: 0a 19441i bk13: 0a 19441i bk14: 0a 19441i bk15: 0a 19441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013168 
total_CMD = 19441 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 19007 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 19441 
n_nop = 19311 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.006584 
Either_Row_CoL_Bus_Util = 0.006687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.261818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.261818
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19441 n_nop=19311 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01317
n_activity=443 dram_eff=0.5779
bk0: 32a 19075i bk1: 32a 19051i bk2: 0a 19440i bk3: 0a 19441i bk4: 0a 19441i bk5: 0a 19441i bk6: 0a 19441i bk7: 0a 19441i bk8: 0a 19441i bk9: 0a 19441i bk10: 0a 19441i bk11: 0a 19441i bk12: 0a 19441i bk13: 0a 19441i bk14: 0a 19441i bk15: 0a 19441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013168 
total_CMD = 19441 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 19007 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 19441 
n_nop = 19311 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.006584 
Either_Row_CoL_Bus_Util = 0.006687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.309346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.309346
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19441 n_nop=19299 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01399
n_activity=547 dram_eff=0.4973
bk0: 36a 19045i bk1: 36a 19020i bk2: 0a 19440i bk3: 0a 19441i bk4: 0a 19441i bk5: 0a 19441i bk6: 0a 19441i bk7: 0a 19441i bk8: 0a 19441i bk9: 0a 19441i bk10: 0a 19441i bk11: 0a 19441i bk12: 0a 19441i bk13: 0a 19441i bk14: 0a 19441i bk15: 0a 19441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013991 
total_CMD = 19441 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 18943 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 19441 
n_nop = 19299 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000309 
CoL_Bus_Util = 0.006996 
Either_Row_CoL_Bus_Util = 0.007304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.309861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.309861

========= L2 cache stats =========
L2_cache_bank[0]: Access = 632, Miss = 11, Miss_rate = 0.017, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 592, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 592, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 9484
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0150
L2_total_cache_pending_hits = 338
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 195
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2816
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 248
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=16148
icnt_total_pkts_simt_to_mem=18188
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.9973
	minimum = 6
	maximum = 82
Network latency average = 14.642
	minimum = 6
	maximum = 58
Slowest packet = 18236
Flit latency average = 14.6032
	minimum = 6
	maximum = 56
Slowest flit = 32841
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0153741
	minimum = 0 (at node 16)
	maximum = 0.0329444 (at node 20)
Accepted packet rate average = 0.0153741
	minimum = 0 (at node 16)
	maximum = 0.0329444 (at node 20)
Injected flit rate average = 0.0320659
	minimum = 0 (at node 16)
	maximum = 0.0988332 (at node 20)
Accepted flit rate average= 0.0320659
	minimum = 0 (at node 16)
	maximum = 0.0549073 (at node 20)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7884 (11 samples)
	minimum = 6 (11 samples)
	maximum = 62.6364 (11 samples)
Network latency average = 13.1093 (11 samples)
	minimum = 6 (11 samples)
	maximum = 52.7273 (11 samples)
Flit latency average = 13.0203 (11 samples)
	minimum = 6 (11 samples)
	maximum = 50.9091 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0322585 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.059229 (11 samples)
Accepted packet rate average = 0.0322585 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.059229 (11 samples)
Injected flit rate average = 0.0580527 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.135021 (11 samples)
Accepted flit rate average = 0.0580527 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.108414 (11 samples)
Injected packet size average = 1.79961 (11 samples)
Accepted packet size average = 1.79961 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 226645 (inst/sec)
gpgpu_simulation_rate = 2084 (cycle/sec)
gpgpu_silicon_slowdown = 771113x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe03420 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 993
gpu_sim_insn = 131072
gpu_ipc =     131.9960
gpu_tot_sim_cycle = 13497
gpu_tot_sim_insn = 1490944
gpu_tot_ipc =     110.4648
gpu_tot_issued_cta = 192
gpu_occupancy = 11.8715% 
gpu_tot_occupancy = 11.7981% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6037
partiton_level_parallism =       0.5277
partiton_level_parallism_total  =       0.7415
partiton_level_parallism_util =       3.7163
partiton_level_parallism_util_total  =       4.0816
L2_BW  =      27.1361 GB/Sec
L2_BW_total  =      38.1308 GB/Sec
gpu_total_sim_rate=212992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24064
	L1I_total_cache_misses = 2080
	L1I_total_cache_miss_rate = 0.0864
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5888
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0815
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21984
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2080
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1820
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24064

Total_core_cache_fail_stats:
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
330, 330, 330, 330, 330, 331, 330, 331, 
gpgpu_n_tot_thrd_icount = 1507328
gpgpu_n_tot_w_icount = 47104
gpgpu_n_stall_shd_mem = 22164
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 6656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 188416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3370	W0_Idle:228460	W0_Scoreboard:98959	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:47104
single_issue_nums: WS0:20708	WS1:20722	
dual_issue_nums: WS0:1422	WS1:1415	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {40:4096,72:2560,}
traffic_breakdown_coretomem[INST_ACC_R] = 2080 {8:260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221184 {72:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 53248 {8:6656,}
traffic_breakdown_memtocore[INST_ACC_R] = 35360 {136:260,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 84 
averagemflatency = 166 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 61 
avg_icnt2sh_latency = 16 
mrq_lat_table:39 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9497 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2735 	6921 	348 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6597 	1552 	1553 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 398/30 = 13.266666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 568
min_bank_accesses = 0!
chip skew: 80/64 = 1.25
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1377      1554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1423      1447    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1473      1485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1441      1454    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1480      1492    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1566      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1592      1629    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1472      1532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20985 n_nop=20831 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01372
n_activity=639 dram_eff=0.4507
bk0: 44a 20529i bk1: 36a 20562i bk2: 0a 20983i bk3: 0a 20985i bk4: 0a 20985i bk5: 0a 20985i bk6: 0a 20985i bk7: 0a 20985i bk8: 0a 20985i bk9: 0a 20985i bk10: 0a 20985i bk11: 0a 20985i bk12: 0a 20985i bk13: 0a 20985i bk14: 0a 20985i bk15: 0a 20986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.702752
Bank_Level_Parallism_Col = 1.730159
Bank_Level_Parallism_Ready = 1.402778
write_to_read_ratio_blp_rw_average = 0.455357
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013724 
total_CMD = 20985 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 20435 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20985 
n_nop = 20831 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000477 
CoL_Bus_Util = 0.006862 
Either_Row_CoL_Bus_Util = 0.007339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.243650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.24365
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20985 n_nop=20843 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01296
n_activity=547 dram_eff=0.4973
bk0: 36a 20599i bk1: 36a 20563i bk2: 0a 20984i bk3: 0a 20985i bk4: 0a 20985i bk5: 0a 20985i bk6: 0a 20985i bk7: 0a 20985i bk8: 0a 20985i bk9: 0a 20985i bk10: 0a 20985i bk11: 0a 20985i bk12: 0a 20985i bk13: 0a 20985i bk14: 0a 20985i bk15: 0a 20985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012962 
total_CMD = 20985 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 20487 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 20985 
n_nop = 20843 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.006481 
Either_Row_CoL_Bus_Util = 0.006767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.218061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.218061
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20985 n_nop=20843 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01296
n_activity=547 dram_eff=0.4973
bk0: 36a 20594i bk1: 36a 20563i bk2: 0a 20984i bk3: 0a 20985i bk4: 0a 20985i bk5: 0a 20985i bk6: 0a 20985i bk7: 0a 20985i bk8: 0a 20985i bk9: 0a 20985i bk10: 0a 20985i bk11: 0a 20985i bk12: 0a 20985i bk13: 0a 20985i bk14: 0a 20985i bk15: 0a 20985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012962 
total_CMD = 20985 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 20487 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20985 
n_nop = 20843 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.006481 
Either_Row_CoL_Bus_Util = 0.006767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.137670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.13767
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20985 n_nop=20843 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01296
n_activity=547 dram_eff=0.4973
bk0: 36a 20594i bk1: 36a 20564i bk2: 0a 20984i bk3: 0a 20985i bk4: 0a 20985i bk5: 0a 20985i bk6: 0a 20985i bk7: 0a 20985i bk8: 0a 20985i bk9: 0a 20985i bk10: 0a 20985i bk11: 0a 20985i bk12: 0a 20985i bk13: 0a 20985i bk14: 0a 20985i bk15: 0a 20985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012962 
total_CMD = 20985 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 20487 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 20985 
n_nop = 20843 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.006481 
Either_Row_CoL_Bus_Util = 0.006767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.136288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20985 n_nop=20843 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01296
n_activity=547 dram_eff=0.4973
bk0: 36a 20585i bk1: 36a 20564i bk2: 0a 20984i bk3: 0a 20985i bk4: 0a 20985i bk5: 0a 20985i bk6: 0a 20985i bk7: 0a 20985i bk8: 0a 20985i bk9: 0a 20985i bk10: 0a 20985i bk11: 0a 20985i bk12: 0a 20985i bk13: 0a 20985i bk14: 0a 20985i bk15: 0a 20985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.757576
Bank_Level_Parallism_Col = 1.799145
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012962 
total_CMD = 20985 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 20487 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20985 
n_nop = 20843 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.006481 
Either_Row_CoL_Bus_Util = 0.006767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.24203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20985 n_nop=20855 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0122
n_activity=443 dram_eff=0.5779
bk0: 32a 20615i bk1: 32a 20594i bk2: 0a 20984i bk3: 0a 20985i bk4: 0a 20985i bk5: 0a 20985i bk6: 0a 20985i bk7: 0a 20985i bk8: 0a 20985i bk9: 0a 20985i bk10: 0a 20985i bk11: 0a 20985i bk12: 0a 20985i bk13: 0a 20985i bk14: 0a 20985i bk15: 0a 20985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012199 
total_CMD = 20985 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 20551 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20985 
n_nop = 20855 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.006100 
Either_Row_CoL_Bus_Util = 0.006195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.242554
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20985 n_nop=20855 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0122
n_activity=443 dram_eff=0.5779
bk0: 32a 20619i bk1: 32a 20595i bk2: 0a 20984i bk3: 0a 20985i bk4: 0a 20985i bk5: 0a 20985i bk6: 0a 20985i bk7: 0a 20985i bk8: 0a 20985i bk9: 0a 20985i bk10: 0a 20985i bk11: 0a 20985i bk12: 0a 20985i bk13: 0a 20985i bk14: 0a 20985i bk15: 0a 20985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.856813
Bank_Level_Parallism_Col = 1.856481
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.533565
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012199 
total_CMD = 20985 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 20551 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20985 
n_nop = 20855 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.006100 
Either_Row_CoL_Bus_Util = 0.006195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.286586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.286586
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20985 n_nop=20843 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01296
n_activity=547 dram_eff=0.4973
bk0: 36a 20589i bk1: 36a 20564i bk2: 0a 20984i bk3: 0a 20985i bk4: 0a 20985i bk5: 0a 20985i bk6: 0a 20985i bk7: 0a 20985i bk8: 0a 20985i bk9: 0a 20985i bk10: 0a 20985i bk11: 0a 20985i bk12: 0a 20985i bk13: 0a 20985i bk14: 0a 20985i bk15: 0a 20985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012962 
total_CMD = 20985 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 20487 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20985 
n_nop = 20843 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.006481 
Either_Row_CoL_Bus_Util = 0.006767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.287062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.287062

========= L2 cache stats =========
L2_cache_bank[0]: Access = 668, Miss = 11, Miss_rate = 0.016, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 608, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 608, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 608, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 608, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 10008
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0142
L2_total_cache_pending_hits = 338
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 195
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6656
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 260
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=17232
icnt_total_pkts_simt_to_mem=19224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.9847
	minimum = 6
	maximum = 55
Network latency average = 12.7166
	minimum = 6
	maximum = 41
Slowest packet = 19223
Flit latency average = 12.0835
	minimum = 6
	maximum = 41
Slowest flit = 35550
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0211078
	minimum = 0 (at node 12)
	maximum = 0.0362538 (at node 20)
Accepted packet rate average = 0.0211078
	minimum = 0 (at node 12)
	maximum = 0.0362538 (at node 20)
Injected flit rate average = 0.0426989
	minimum = 0 (at node 12)
	maximum = 0.0845921 (at node 20)
Accepted flit rate average= 0.0426989
	minimum = 0 (at node 12)
	maximum = 0.0795569 (at node 16)
Injected packet length average = 2.0229
Accepted packet length average = 2.0229
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7215 (12 samples)
	minimum = 6 (12 samples)
	maximum = 62 (12 samples)
Network latency average = 13.0766 (12 samples)
	minimum = 6 (12 samples)
	maximum = 51.75 (12 samples)
Flit latency average = 12.9423 (12 samples)
	minimum = 6 (12 samples)
	maximum = 50.0833 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0313292 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0573144 (12 samples)
Accepted packet rate average = 0.0313292 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0573144 (12 samples)
Injected flit rate average = 0.0567732 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.130818 (12 samples)
Accepted flit rate average = 0.0567732 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.106009 (12 samples)
Injected packet size average = 1.81215 (12 samples)
Accepted packet size average = 1.81215 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 212992 (inst/sec)
gpgpu_simulation_rate = 1928 (cycle/sec)
gpgpu_silicon_slowdown = 833506x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coarse-grained    , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe03286 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z20transposeFineGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20transposeFineGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 1197
gpu_sim_insn = 122880
gpu_ipc =     102.6566
gpu_tot_sim_cycle = 14694
gpu_tot_sim_insn = 1613824
gpu_tot_ipc =     109.8288
gpu_tot_issued_cta = 208
gpu_occupancy = 12.1760% 
gpu_tot_occupancy = 11.8316% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6701
partiton_level_parallism =       0.4545
partiton_level_parallism_total  =       0.7181
partiton_level_parallism_util =       2.8632
partiton_level_parallism_util_total  =       3.9939
L2_BW  =      23.3706 GB/Sec
L2_BW_total  =      36.9284 GB/Sec
gpu_total_sim_rate=230546

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25984
	L1I_total_cache_misses = 2336
	L1I_total_cache_miss_rate = 0.0899
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23648
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2336
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2044
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25984

Total_core_cache_fail_stats:
ctas_completed 208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
364, 364, 364, 364, 364, 365, 364, 365, 
gpgpu_n_tot_thrd_icount = 1630208
gpgpu_n_tot_w_icount = 50944
gpgpu_n_stall_shd_mem = 23201
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3328
gpgpu_n_mem_write_global = 6912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 53248
gpgpu_n_store_insn = 53248
gpgpu_n_shmem_insn = 73728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3072
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6912
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3680	W0_Idle:253478	W0_Scoreboard:106799	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50944
single_issue_nums: WS0:22116	WS1:22130	
dual_issue_nums: WS0:1678	WS1:1671	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 26624 {8:3328,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 366592 {40:4096,72:2816,}
traffic_breakdown_coretomem[INST_ACC_R] = 2336 {8:292,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 239616 {72:3328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55296 {8:6912,}
traffic_breakdown_memtocore[INST_ACC_R] = 39712 {136:292,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 84 
averagemflatency = 166 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 61 
avg_icnt2sh_latency = 16 
mrq_lat_table:41 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10009 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2917 	7279 	352 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6907 	1611 	1694 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 400/32 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 576
min_bank_accesses = 0!
chip skew: 80/64 = 1.25
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1448      1631    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1493      1517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1553      1562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1513      1524    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1560      1570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1648      1652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1580      1614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1554      1614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22846 n_nop=22692 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01261
n_activity=639 dram_eff=0.4507
bk0: 44a 22390i bk1: 36a 22423i bk2: 0a 22844i bk3: 0a 22846i bk4: 0a 22846i bk5: 0a 22846i bk6: 0a 22846i bk7: 0a 22846i bk8: 0a 22846i bk9: 0a 22846i bk10: 0a 22846i bk11: 0a 22846i bk12: 0a 22846i bk13: 0a 22846i bk14: 0a 22846i bk15: 0a 22847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.702752
Bank_Level_Parallism_Col = 1.730159
Bank_Level_Parallism_Ready = 1.402778
write_to_read_ratio_blp_rw_average = 0.455357
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012606 
total_CMD = 22846 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 22296 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 22846 
n_nop = 22692 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000438 
CoL_Bus_Util = 0.006303 
Either_Row_CoL_Bus_Util = 0.006741 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.223803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.223803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22846 n_nop=22704 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01191
n_activity=547 dram_eff=0.4973
bk0: 36a 22460i bk1: 36a 22424i bk2: 0a 22845i bk3: 0a 22846i bk4: 0a 22846i bk5: 0a 22846i bk6: 0a 22846i bk7: 0a 22846i bk8: 0a 22846i bk9: 0a 22846i bk10: 0a 22846i bk11: 0a 22846i bk12: 0a 22846i bk13: 0a 22846i bk14: 0a 22846i bk15: 0a 22846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011906 
total_CMD = 22846 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 22348 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 22846 
n_nop = 22704 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.005953 
Either_Row_CoL_Bus_Util = 0.006216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.200298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.200298
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22846 n_nop=22704 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01191
n_activity=547 dram_eff=0.4973
bk0: 36a 22455i bk1: 36a 22424i bk2: 0a 22845i bk3: 0a 22846i bk4: 0a 22846i bk5: 0a 22846i bk6: 0a 22846i bk7: 0a 22846i bk8: 0a 22846i bk9: 0a 22846i bk10: 0a 22846i bk11: 0a 22846i bk12: 0a 22846i bk13: 0a 22846i bk14: 0a 22846i bk15: 0a 22846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011906 
total_CMD = 22846 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 22348 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 22846 
n_nop = 22704 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.005953 
Either_Row_CoL_Bus_Util = 0.006216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.126455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.126455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22846 n_nop=22704 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01191
n_activity=547 dram_eff=0.4973
bk0: 36a 22455i bk1: 36a 22425i bk2: 0a 22845i bk3: 0a 22846i bk4: 0a 22846i bk5: 0a 22846i bk6: 0a 22846i bk7: 0a 22846i bk8: 0a 22846i bk9: 0a 22846i bk10: 0a 22846i bk11: 0a 22846i bk12: 0a 22846i bk13: 0a 22846i bk14: 0a 22846i bk15: 0a 22846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011906 
total_CMD = 22846 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 22348 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 22846 
n_nop = 22704 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.005953 
Either_Row_CoL_Bus_Util = 0.006216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.125186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.125186
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22846 n_nop=22704 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01191
n_activity=547 dram_eff=0.4973
bk0: 36a 22446i bk1: 36a 22425i bk2: 0a 22845i bk3: 0a 22846i bk4: 0a 22846i bk5: 0a 22846i bk6: 0a 22846i bk7: 0a 22846i bk8: 0a 22846i bk9: 0a 22846i bk10: 0a 22846i bk11: 0a 22846i bk12: 0a 22846i bk13: 0a 22846i bk14: 0a 22846i bk15: 0a 22846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.757576
Bank_Level_Parallism_Col = 1.799145
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011906 
total_CMD = 22846 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 22348 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 22846 
n_nop = 22704 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.005953 
Either_Row_CoL_Bus_Util = 0.006216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.222315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.222315
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22846 n_nop=22716 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01121
n_activity=443 dram_eff=0.5779
bk0: 32a 22476i bk1: 32a 22455i bk2: 0a 22845i bk3: 0a 22846i bk4: 0a 22846i bk5: 0a 22846i bk6: 0a 22846i bk7: 0a 22846i bk8: 0a 22846i bk9: 0a 22846i bk10: 0a 22846i bk11: 0a 22846i bk12: 0a 22846i bk13: 0a 22846i bk14: 0a 22846i bk15: 0a 22846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011205 
total_CMD = 22846 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 22412 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 22846 
n_nop = 22716 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.005603 
Either_Row_CoL_Bus_Util = 0.005690 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.222796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.222796
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22846 n_nop=22704 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01191
n_activity=547 dram_eff=0.4973
bk0: 36a 22450i bk1: 36a 22425i bk2: 0a 22845i bk3: 0a 22846i bk4: 0a 22846i bk5: 0a 22846i bk6: 0a 22846i bk7: 0a 22846i bk8: 0a 22846i bk9: 0a 22846i bk10: 0a 22846i bk11: 0a 22846i bk12: 0a 22846i bk13: 0a 22846i bk14: 0a 22846i bk15: 0a 22846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011906 
total_CMD = 22846 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 22348 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 22846 
n_nop = 22704 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.005953 
Either_Row_CoL_Bus_Util = 0.006216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.263241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.263241
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22846 n_nop=22704 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01191
n_activity=547 dram_eff=0.4973
bk0: 36a 22450i bk1: 36a 22425i bk2: 0a 22845i bk3: 0a 22846i bk4: 0a 22846i bk5: 0a 22846i bk6: 0a 22846i bk7: 0a 22846i bk8: 0a 22846i bk9: 0a 22846i bk10: 0a 22846i bk11: 0a 22846i bk12: 0a 22846i bk13: 0a 22846i bk14: 0a 22846i bk15: 0a 22846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011906 
total_CMD = 22846 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 22348 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 22846 
n_nop = 22704 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000263 
CoL_Bus_Util = 0.005953 
Either_Row_CoL_Bus_Util = 0.006216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.263679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.263679

========= L2 cache stats =========
L2_cache_bank[0]: Access = 700, Miss = 11, Miss_rate = 0.016, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 640, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 640, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 656, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[13]: Access = 656, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[14]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 10552
L2_total_cache_misses = 144
L2_total_cache_miss_rate = 0.0136
L2_total_cache_pending_hits = 368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 225
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 225
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6912
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 292
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=18416
icnt_total_pkts_simt_to_mem=20280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.2684
	minimum = 6
	maximum = 62
Network latency average = 13.6388
	minimum = 6
	maximum = 50
Slowest packet = 20370
Flit latency average = 13.383
	minimum = 6
	maximum = 48
Slowest flit = 37564
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0181788
	minimum = 0 (at node 8)
	maximum = 0.0401003 (at node 32)
Accepted packet rate average = 0.0181788
	minimum = 0 (at node 8)
	maximum = 0.0401003 (at node 32)
Injected flit rate average = 0.0374269
	minimum = 0 (at node 8)
	maximum = 0.120301 (at node 32)
Accepted flit rate average= 0.0374269
	minimum = 0 (at node 8)
	maximum = 0.0668338 (at node 32)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7635 (13 samples)
	minimum = 6 (13 samples)
	maximum = 62 (13 samples)
Network latency average = 13.1199 (13 samples)
	minimum = 6 (13 samples)
	maximum = 51.6154 (13 samples)
Flit latency average = 12.9762 (13 samples)
	minimum = 6 (13 samples)
	maximum = 49.9231 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0303177 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0559902 (13 samples)
Accepted packet rate average = 0.0303177 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0559902 (13 samples)
Injected flit rate average = 0.055285 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.130009 (13 samples)
Accepted flit rate average = 0.055285 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.102996 (13 samples)
Injected packet size average = 1.82352 (13 samples)
Accepted packet size average = 1.82352 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 230546 (inst/sec)
gpgpu_simulation_rate = 2099 (cycle/sec)
gpgpu_silicon_slowdown = 765602x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe03286 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 855
gpu_sim_insn = 122880
gpu_ipc =     143.7193
gpu_tot_sim_cycle = 15549
gpu_tot_sim_insn = 1736704
gpu_tot_ipc =     111.6923
gpu_tot_issued_cta = 224
gpu_occupancy = 11.7003% 
gpu_tot_occupancy = 11.8254% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7007
partiton_level_parallism =       0.6082
partiton_level_parallism_total  =       0.7121
partiton_level_parallism_util =       3.2500
partiton_level_parallism_util_total  =       3.9515
L2_BW  =      31.2754 GB/Sec
L2_BW_total  =      36.6176 GB/Sec
gpu_total_sim_rate=217088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27904
	L1I_total_cache_misses = 2400
	L1I_total_cache_miss_rate = 0.0860
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6656
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0721
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2400
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2100
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6656
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 27904

Total_core_cache_fail_stats:
ctas_completed 224, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
398, 398, 398, 398, 398, 399, 398, 399, 
gpgpu_n_tot_thrd_icount = 1753088
gpgpu_n_tot_w_icount = 54784
gpgpu_n_stall_shd_mem = 24353
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3584
gpgpu_n_mem_write_global = 7168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 57344
gpgpu_n_store_insn = 57344
gpgpu_n_shmem_insn = 81920
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 212992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7168
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3983	W0_Idle:262876	W0_Scoreboard:114302	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:54784
single_issue_nums: WS0:23524	WS1:23538	
dual_issue_nums: WS0:1934	WS1:1927	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28672 {8:3584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 385024 {40:4096,72:3072,}
traffic_breakdown_coretomem[INST_ACC_R] = 2400 {8:300,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258048 {72:3584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57344 {8:7168,}
traffic_breakdown_memtocore[INST_ACC_R] = 40800 {136:300,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 84 
averagemflatency = 165 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 61 
avg_icnt2sh_latency = 16 
mrq_lat_table:41 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10521 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3093 	7551 	424 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7195 	1755 	1774 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 400/32 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 576
min_bank_accesses = 0!
chip skew: 80/64 = 1.25
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1515      1706    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1567      1593    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1630      1637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1587      1599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1635      1647    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1730      1735    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1659      1693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1628      1688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24175 n_nop=24021 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01191
n_activity=639 dram_eff=0.4507
bk0: 44a 23719i bk1: 36a 23752i bk2: 0a 24173i bk3: 0a 24175i bk4: 0a 24175i bk5: 0a 24175i bk6: 0a 24175i bk7: 0a 24175i bk8: 0a 24175i bk9: 0a 24175i bk10: 0a 24175i bk11: 0a 24175i bk12: 0a 24175i bk13: 0a 24175i bk14: 0a 24175i bk15: 0a 24176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.702752
Bank_Level_Parallism_Col = 1.730159
Bank_Level_Parallism_Ready = 1.402778
write_to_read_ratio_blp_rw_average = 0.455357
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011913 
total_CMD = 24175 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 23625 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 24175 
n_nop = 24021 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000414 
CoL_Bus_Util = 0.005957 
Either_Row_CoL_Bus_Util = 0.006370 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.211499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.211499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24175 n_nop=24033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01125
n_activity=547 dram_eff=0.4973
bk0: 36a 23789i bk1: 36a 23753i bk2: 0a 24174i bk3: 0a 24175i bk4: 0a 24175i bk5: 0a 24175i bk6: 0a 24175i bk7: 0a 24175i bk8: 0a 24175i bk9: 0a 24175i bk10: 0a 24175i bk11: 0a 24175i bk12: 0a 24175i bk13: 0a 24175i bk14: 0a 24175i bk15: 0a 24175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011251 
total_CMD = 24175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 23677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 24175 
n_nop = 24033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.005626 
Either_Row_CoL_Bus_Util = 0.005874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.189286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.189286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24175 n_nop=24033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01125
n_activity=547 dram_eff=0.4973
bk0: 36a 23784i bk1: 36a 23753i bk2: 0a 24174i bk3: 0a 24175i bk4: 0a 24175i bk5: 0a 24175i bk6: 0a 24175i bk7: 0a 24175i bk8: 0a 24175i bk9: 0a 24175i bk10: 0a 24175i bk11: 0a 24175i bk12: 0a 24175i bk13: 0a 24175i bk14: 0a 24175i bk15: 0a 24175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011251 
total_CMD = 24175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 23677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 24175 
n_nop = 24033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.005626 
Either_Row_CoL_Bus_Util = 0.005874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.119504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.119504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24175 n_nop=24033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01125
n_activity=547 dram_eff=0.4973
bk0: 36a 23784i bk1: 36a 23754i bk2: 0a 24174i bk3: 0a 24175i bk4: 0a 24175i bk5: 0a 24175i bk6: 0a 24175i bk7: 0a 24175i bk8: 0a 24175i bk9: 0a 24175i bk10: 0a 24175i bk11: 0a 24175i bk12: 0a 24175i bk13: 0a 24175i bk14: 0a 24175i bk15: 0a 24175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011251 
total_CMD = 24175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 23677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 24175 
n_nop = 24033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.005626 
Either_Row_CoL_Bus_Util = 0.005874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.118304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24175 n_nop=24033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01125
n_activity=547 dram_eff=0.4973
bk0: 36a 23775i bk1: 36a 23754i bk2: 0a 24174i bk3: 0a 24175i bk4: 0a 24175i bk5: 0a 24175i bk6: 0a 24175i bk7: 0a 24175i bk8: 0a 24175i bk9: 0a 24175i bk10: 0a 24175i bk11: 0a 24175i bk12: 0a 24175i bk13: 0a 24175i bk14: 0a 24175i bk15: 0a 24175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.757576
Bank_Level_Parallism_Col = 1.799145
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011251 
total_CMD = 24175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 23677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 24175 
n_nop = 24033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.005626 
Either_Row_CoL_Bus_Util = 0.005874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.210093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.210093
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24175 n_nop=24045 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01059
n_activity=443 dram_eff=0.5779
bk0: 32a 23805i bk1: 32a 23784i bk2: 0a 24174i bk3: 0a 24175i bk4: 0a 24175i bk5: 0a 24175i bk6: 0a 24175i bk7: 0a 24175i bk8: 0a 24175i bk9: 0a 24175i bk10: 0a 24175i bk11: 0a 24175i bk12: 0a 24175i bk13: 0a 24175i bk14: 0a 24175i bk15: 0a 24175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.534722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010589 
total_CMD = 24175 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 23741 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 24175 
n_nop = 24045 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.005295 
Either_Row_CoL_Bus_Util = 0.005377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.210548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.210548
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24175 n_nop=24033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01125
n_activity=547 dram_eff=0.4973
bk0: 36a 23779i bk1: 36a 23754i bk2: 0a 24174i bk3: 0a 24175i bk4: 0a 24175i bk5: 0a 24175i bk6: 0a 24175i bk7: 0a 24175i bk8: 0a 24175i bk9: 0a 24175i bk10: 0a 24175i bk11: 0a 24175i bk12: 0a 24175i bk13: 0a 24175i bk14: 0a 24175i bk15: 0a 24175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011251 
total_CMD = 24175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 23677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 24175 
n_nop = 24033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.005626 
Either_Row_CoL_Bus_Util = 0.005874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.248769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.248769
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24175 n_nop=24033 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01125
n_activity=547 dram_eff=0.4973
bk0: 36a 23779i bk1: 36a 23754i bk2: 0a 24174i bk3: 0a 24175i bk4: 0a 24175i bk5: 0a 24175i bk6: 0a 24175i bk7: 0a 24175i bk8: 0a 24175i bk9: 0a 24175i bk10: 0a 24175i bk11: 0a 24175i bk12: 0a 24175i bk13: 0a 24175i bk14: 0a 24175i bk15: 0a 24175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011251 
total_CMD = 24175 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 23677 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 24175 
n_nop = 24033 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.005626 
Either_Row_CoL_Bus_Util = 0.005874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.249183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.249183

========= L2 cache stats =========
L2_cache_bank[0]: Access = 732, Miss = 11, Miss_rate = 0.015, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[13]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[14]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 11072
L2_total_cache_misses = 144
L2_total_cache_miss_rate = 0.0130
L2_total_cache_pending_hits = 368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 225
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 225
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=19480
icnt_total_pkts_simt_to_mem=21312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.1029
	minimum = 6
	maximum = 56
Network latency average = 13.6192
	minimum = 6
	maximum = 52
Slowest packet = 21420
Flit latency average = 12.7514
	minimum = 6
	maximum = 52
Slowest flit = 40075
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0243275
	minimum = 0 (at node 4)
	maximum = 0.0421053 (at node 32)
Accepted packet rate average = 0.0243275
	minimum = 0 (at node 4)
	maximum = 0.0421053 (at node 32)
Injected flit rate average = 0.0490292
	minimum = 0 (at node 4)
	maximum = 0.0982456 (at node 32)
Accepted flit rate average= 0.0490292
	minimum = 0 (at node 4)
	maximum = 0.0865497 (at node 8)
Injected packet length average = 2.01538
Accepted packet length average = 2.01538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7878 (14 samples)
	minimum = 6 (14 samples)
	maximum = 61.5714 (14 samples)
Network latency average = 13.1555 (14 samples)
	minimum = 6 (14 samples)
	maximum = 51.6429 (14 samples)
Flit latency average = 12.9601 (14 samples)
	minimum = 6 (14 samples)
	maximum = 50.0714 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0298898 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0549984 (14 samples)
Accepted packet rate average = 0.0298898 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0549984 (14 samples)
Injected flit rate average = 0.0548382 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.127741 (14 samples)
Accepted flit rate average = 0.0548382 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.101821 (14 samples)
Injected packet size average = 1.83468 (14 samples)
Accepted packet size average = 1.83468 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 217088 (inst/sec)
gpgpu_simulation_rate = 1943 (cycle/sec)
gpgpu_silicon_slowdown = 827071x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose fine-grained      , Throughput = inf GB/s, Time = 0.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe030ec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z17transposeDiagonalPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x500 (transpose.1.sm_30.ptx:280) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x508 (transpose.1.sm_30.ptx:281) bra.uni BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (transpose.1.sm_30.ptx:288) mad.lo.s32 %r15, %r3, %r2, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x518 (transpose.1.sm_30.ptx:285) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17transposeDiagonalPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 1397
gpu_sim_insn = 167936
gpu_ipc =     120.2119
gpu_tot_sim_cycle = 16946
gpu_tot_sim_insn = 1904640
gpu_tot_ipc =     112.3947
gpu_tot_issued_cta = 240
gpu_occupancy = 12.2258% 
gpu_tot_occupancy = 11.8616% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7640
partiton_level_parallism =       0.3894
partiton_level_parallism_total  =       0.6855
partiton_level_parallism_util =       3.2381
partiton_level_parallism_util_total  =       3.9111
L2_BW  =      20.0248 GB/Sec
L2_BW_total  =      35.2497 GB/Sec
gpu_total_sim_rate=211626

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30720
	L1I_total_cache_misses = 2656
	L1I_total_cache_miss_rate = 0.0865
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2656
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2324
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30720

Total_core_cache_fail_stats:
ctas_completed 240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
398, 398, 398, 398, 398, 399, 398, 399, 
gpgpu_n_tot_thrd_icount = 1921024
gpgpu_n_tot_w_icount = 60032
gpgpu_n_stall_shd_mem = 25383
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3840
gpgpu_n_mem_write_global = 7424
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 90112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7424
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4390	W0_Idle:286700	W0_Scoreboard:128139	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60032
single_issue_nums: WS0:25764	WS1:25778	
dual_issue_nums: WS0:2126	WS1:2119	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30720 {8:3840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 403456 {40:4096,72:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 2656 {8:332,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276480 {72:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 59392 {8:7424,}
traffic_breakdown_memtocore[INST_ACC_R] = 45152 {136:332,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 84 
averagemflatency = 165 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 17 
mrq_lat_table:43 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11033 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3265 	7918 	429 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7505 	1831 	1898 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 402/34 = 11.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 584
min_bank_accesses = 0!
chip skew: 80/72 = 1.11
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1587      1785    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1637      1663    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1706      1717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1659      1671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1718      1730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1707      1710    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1734      1772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1704      1759    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26347 n_nop=26193 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01093
n_activity=639 dram_eff=0.4507
bk0: 44a 25891i bk1: 36a 25924i bk2: 0a 26345i bk3: 0a 26347i bk4: 0a 26347i bk5: 0a 26347i bk6: 0a 26347i bk7: 0a 26347i bk8: 0a 26347i bk9: 0a 26347i bk10: 0a 26347i bk11: 0a 26347i bk12: 0a 26347i bk13: 0a 26347i bk14: 0a 26347i bk15: 0a 26348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.702752
Bank_Level_Parallism_Col = 1.730159
Bank_Level_Parallism_Ready = 1.402778
write_to_read_ratio_blp_rw_average = 0.455357
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010931 
total_CMD = 26347 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 25797 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 26347 
n_nop = 26193 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000380 
CoL_Bus_Util = 0.005466 
Either_Row_CoL_Bus_Util = 0.005845 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.194064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.194064
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26347 n_nop=26205 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01032
n_activity=547 dram_eff=0.4973
bk0: 36a 25961i bk1: 36a 25925i bk2: 0a 26346i bk3: 0a 26347i bk4: 0a 26347i bk5: 0a 26347i bk6: 0a 26347i bk7: 0a 26347i bk8: 0a 26347i bk9: 0a 26347i bk10: 0a 26347i bk11: 0a 26347i bk12: 0a 26347i bk13: 0a 26347i bk14: 0a 26347i bk15: 0a 26347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010324 
total_CMD = 26347 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 25849 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 26347 
n_nop = 26205 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.005162 
Either_Row_CoL_Bus_Util = 0.005390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.173682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.173682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26347 n_nop=26205 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01032
n_activity=547 dram_eff=0.4973
bk0: 36a 25956i bk1: 36a 25925i bk2: 0a 26346i bk3: 0a 26347i bk4: 0a 26347i bk5: 0a 26347i bk6: 0a 26347i bk7: 0a 26347i bk8: 0a 26347i bk9: 0a 26347i bk10: 0a 26347i bk11: 0a 26347i bk12: 0a 26347i bk13: 0a 26347i bk14: 0a 26347i bk15: 0a 26347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010324 
total_CMD = 26347 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 25849 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 26347 
n_nop = 26205 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.005162 
Either_Row_CoL_Bus_Util = 0.005390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.109652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.109652
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26347 n_nop=26205 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01032
n_activity=547 dram_eff=0.4973
bk0: 36a 25956i bk1: 36a 25926i bk2: 0a 26346i bk3: 0a 26347i bk4: 0a 26347i bk5: 0a 26347i bk6: 0a 26347i bk7: 0a 26347i bk8: 0a 26347i bk9: 0a 26347i bk10: 0a 26347i bk11: 0a 26347i bk12: 0a 26347i bk13: 0a 26347i bk14: 0a 26347i bk15: 0a 26347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010324 
total_CMD = 26347 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 25849 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 26347 
n_nop = 26205 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.005162 
Either_Row_CoL_Bus_Util = 0.005390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.108551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.108551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26347 n_nop=26205 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01032
n_activity=547 dram_eff=0.4973
bk0: 36a 25947i bk1: 36a 25926i bk2: 0a 26346i bk3: 0a 26347i bk4: 0a 26347i bk5: 0a 26347i bk6: 0a 26347i bk7: 0a 26347i bk8: 0a 26347i bk9: 0a 26347i bk10: 0a 26347i bk11: 0a 26347i bk12: 0a 26347i bk13: 0a 26347i bk14: 0a 26347i bk15: 0a 26347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.757576
Bank_Level_Parallism_Col = 1.799145
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010324 
total_CMD = 26347 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 25849 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 26347 
n_nop = 26205 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.005162 
Either_Row_CoL_Bus_Util = 0.005390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.192773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.192773
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26347 n_nop=26205 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01032
n_activity=547 dram_eff=0.4973
bk0: 36a 25947i bk1: 36a 25925i bk2: 0a 26346i bk3: 0a 26347i bk4: 0a 26347i bk5: 0a 26347i bk6: 0a 26347i bk7: 0a 26347i bk8: 0a 26347i bk9: 0a 26347i bk10: 0a 26347i bk11: 0a 26347i bk12: 0a 26347i bk13: 0a 26347i bk14: 0a 26347i bk15: 0a 26347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.759596
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010324 
total_CMD = 26347 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 25849 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 26347 
n_nop = 26205 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.005162 
Either_Row_CoL_Bus_Util = 0.005390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.193191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.193191
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26347 n_nop=26205 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01032
n_activity=547 dram_eff=0.4973
bk0: 36a 25951i bk1: 36a 25926i bk2: 0a 26346i bk3: 0a 26347i bk4: 0a 26347i bk5: 0a 26347i bk6: 0a 26347i bk7: 0a 26347i bk8: 0a 26347i bk9: 0a 26347i bk10: 0a 26347i bk11: 0a 26347i bk12: 0a 26347i bk13: 0a 26347i bk14: 0a 26347i bk15: 0a 26347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010324 
total_CMD = 26347 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 25849 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 26347 
n_nop = 26205 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.005162 
Either_Row_CoL_Bus_Util = 0.005390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.228261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.228261
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26347 n_nop=26205 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01032
n_activity=547 dram_eff=0.4973
bk0: 36a 25951i bk1: 36a 25926i bk2: 0a 26346i bk3: 0a 26347i bk4: 0a 26347i bk5: 0a 26347i bk6: 0a 26347i bk7: 0a 26347i bk8: 0a 26347i bk9: 0a 26347i bk10: 0a 26347i bk11: 0a 26347i bk12: 0a 26347i bk13: 0a 26347i bk14: 0a 26347i bk15: 0a 26347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010324 
total_CMD = 26347 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 25849 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 26347 
n_nop = 26205 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.005162 
Either_Row_CoL_Bus_Util = 0.005390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.228641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.228641

========= L2 cache stats =========
L2_cache_bank[0]: Access = 764, Miss = 11, Miss_rate = 0.014, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 720, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[11]: Access = 720, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[12]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[13]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[14]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 11616
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.0126
L2_total_cache_pending_hits = 398
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 255
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 332
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=20664
icnt_total_pkts_simt_to_mem=22368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.8998
	minimum = 6
	maximum = 70
Network latency average = 13.4118
	minimum = 6
	maximum = 54
Slowest packet = 22509
Flit latency average = 13.067
	minimum = 6
	maximum = 52
Slowest flit = 41375
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0155762
	minimum = 0 (at node 0)
	maximum = 0.0343593 (at node 30)
Accepted packet rate average = 0.0155762
	minimum = 0 (at node 0)
	maximum = 0.0343593 (at node 30)
Injected flit rate average = 0.0320687
	minimum = 0 (at node 0)
	maximum = 0.103078 (at node 30)
Accepted flit rate average= 0.0320687
	minimum = 0 (at node 0)
	maximum = 0.0572656 (at node 30)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7952 (15 samples)
	minimum = 6 (15 samples)
	maximum = 62.1333 (15 samples)
Network latency average = 13.1726 (15 samples)
	minimum = 6 (15 samples)
	maximum = 51.8 (15 samples)
Flit latency average = 12.9672 (15 samples)
	minimum = 6 (15 samples)
	maximum = 50.2 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0289356 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0536225 (15 samples)
Accepted packet rate average = 0.0289356 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0536225 (15 samples)
Injected flit rate average = 0.0533202 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.126096 (15 samples)
Accepted flit rate average = 0.0533202 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0988508 (15 samples)
Injected packet size average = 1.84272 (15 samples)
Accepted packet size average = 1.84272 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 211626 (inst/sec)
gpgpu_simulation_rate = 1882 (cycle/sec)
gpgpu_silicon_slowdown = 853878x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fa1c00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bfc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fa1bf8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c6dfe030ec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1042
gpu_sim_insn = 167936
gpu_ipc =     161.1670
gpu_tot_sim_cycle = 17988
gpu_tot_sim_insn = 2072576
gpu_tot_ipc =     115.2199
gpu_tot_issued_cta = 256
gpu_occupancy = 12.0296% 
gpu_tot_occupancy = 11.8705% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7772
partiton_level_parallism =       0.4990
partiton_level_parallism_total  =       0.6747
partiton_level_parallism_util =       2.9885
partiton_level_parallism_util_total  =       3.8601
L2_BW  =      25.6626 GB/Sec
L2_BW_total  =      34.6943 GB/Sec
gpu_total_sim_rate=230286

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33536
	L1I_total_cache_misses = 2720
	L1I_total_cache_miss_rate = 0.0811
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2720
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2380
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33536

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
442, 442, 442, 442, 442, 443, 442, 443, 
gpgpu_n_tot_thrd_icount = 2088960
gpgpu_n_tot_w_icount = 65280
gpgpu_n_stall_shd_mem = 26486
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4673	W0_Idle:295533	W0_Scoreboard:140915	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:65280
single_issue_nums: WS0:28004	WS1:28018	
dual_issue_nums: WS0:2318	WS1:2311	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 421888 {40:4096,72:3584,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294912 {72:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmflatency = 418 
max_icnt2mem_latency = 70 
maxmrqlatency = 162 
max_icnt2sh_latency = 84 
averagemflatency = 165 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 16 
mrq_lat_table:43 	10 	11 	27 	46 	76 	148 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11545 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3486 	8168 	478 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7826 	1990 	1930 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       762       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1262      1273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1242      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1237      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1249      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1246      1257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1257      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1253      1266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 402/34 = 11.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 584
min_bank_accesses = 0!
chip skew: 80/72 = 1.11
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1653      1859    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1709      1737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1782      1791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1731      1745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1791      1806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1782      1786    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1809      1848    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1776      1832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        387       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        376       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        376       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        374       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        389       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        386       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       418         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        400       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27967 n_nop=27813 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0103
n_activity=639 dram_eff=0.4507
bk0: 44a 27511i bk1: 36a 27544i bk2: 0a 27965i bk3: 0a 27967i bk4: 0a 27967i bk5: 0a 27967i bk6: 0a 27967i bk7: 0a 27967i bk8: 0a 27967i bk9: 0a 27967i bk10: 0a 27967i bk11: 0a 27967i bk12: 0a 27967i bk13: 0a 27967i bk14: 0a 27967i bk15: 0a 27968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.702752
Bank_Level_Parallism_Col = 1.730159
Bank_Level_Parallism_Ready = 1.402778
write_to_read_ratio_blp_rw_average = 0.455357
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010298 
total_CMD = 27967 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 27417 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 7 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 27967 
n_nop = 27813 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.005149 
Either_Row_CoL_Bus_Util = 0.005506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.182823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.182823
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27967 n_nop=27825 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.009726
n_activity=547 dram_eff=0.4973
bk0: 36a 27581i bk1: 36a 27545i bk2: 0a 27966i bk3: 0a 27967i bk4: 0a 27967i bk5: 0a 27967i bk6: 0a 27967i bk7: 0a 27967i bk8: 0a 27967i bk9: 0a 27967i bk10: 0a 27967i bk11: 0a 27967i bk12: 0a 27967i bk13: 0a 27967i bk14: 0a 27967i bk15: 0a 27967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.731313
Bank_Level_Parallism_Col = 1.771368
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009726 
total_CMD = 27967 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 27469 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 161 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 27967 
n_nop = 27825 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.004863 
Either_Row_CoL_Bus_Util = 0.005077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.163621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.163621
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27967 n_nop=27825 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.009726
n_activity=547 dram_eff=0.4973
bk0: 36a 27576i bk1: 36a 27545i bk2: 0a 27966i bk3: 0a 27967i bk4: 0a 27967i bk5: 0a 27967i bk6: 0a 27967i bk7: 0a 27967i bk8: 0a 27967i bk9: 0a 27967i bk10: 0a 27967i bk11: 0a 27967i bk12: 0a 27967i bk13: 0a 27967i bk14: 0a 27967i bk15: 0a 27967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.741414
Bank_Level_Parallism_Col = 1.782051
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.487179
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009726 
total_CMD = 27967 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 27469 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 27967 
n_nop = 27825 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.004863 
Either_Row_CoL_Bus_Util = 0.005077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.1033
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27967 n_nop=27825 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.009726
n_activity=547 dram_eff=0.4973
bk0: 36a 27576i bk1: 36a 27546i bk2: 0a 27966i bk3: 0a 27967i bk4: 0a 27967i bk5: 0a 27967i bk6: 0a 27967i bk7: 0a 27967i bk8: 0a 27967i bk9: 0a 27967i bk10: 0a 27967i bk11: 0a 27967i bk12: 0a 27967i bk13: 0a 27967i bk14: 0a 27967i bk15: 0a 27967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.739394
Bank_Level_Parallism_Col = 1.779914
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009726 
total_CMD = 27967 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 27469 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 169 

Commands details: 
total_CMD = 27967 
n_nop = 27825 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.004863 
Either_Row_CoL_Bus_Util = 0.005077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.102263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.102263
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27967 n_nop=27825 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.009726
n_activity=547 dram_eff=0.4973
bk0: 36a 27567i bk1: 36a 27546i bk2: 0a 27966i bk3: 0a 27967i bk4: 0a 27967i bk5: 0a 27967i bk6: 0a 27967i bk7: 0a 27967i bk8: 0a 27967i bk9: 0a 27967i bk10: 0a 27967i bk11: 0a 27967i bk12: 0a 27967i bk13: 0a 27967i bk14: 0a 27967i bk15: 0a 27967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.757576
Bank_Level_Parallism_Col = 1.799145
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009726 
total_CMD = 27967 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 27469 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 27967 
n_nop = 27825 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.004863 
Either_Row_CoL_Bus_Util = 0.005077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.181607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.181607
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27967 n_nop=27825 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.009726
n_activity=547 dram_eff=0.4973
bk0: 36a 27567i bk1: 36a 27545i bk2: 0a 27966i bk3: 0a 27967i bk4: 0a 27967i bk5: 0a 27967i bk6: 0a 27967i bk7: 0a 27967i bk8: 0a 27967i bk9: 0a 27967i bk10: 0a 27967i bk11: 0a 27967i bk12: 0a 27967i bk13: 0a 27967i bk14: 0a 27967i bk15: 0a 27967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.759596
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.441176
write_to_read_ratio_blp_rw_average = 0.493590
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009726 
total_CMD = 27967 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 27469 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 9 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 27967 
n_nop = 27825 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.004863 
Either_Row_CoL_Bus_Util = 0.005077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.182000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27967 n_nop=27825 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.009726
n_activity=547 dram_eff=0.4973
bk0: 36a 27571i bk1: 36a 27546i bk2: 0a 27966i bk3: 0a 27967i bk4: 0a 27967i bk5: 0a 27967i bk6: 0a 27967i bk7: 0a 27967i bk8: 0a 27967i bk9: 0a 27967i bk10: 0a 27967i bk11: 0a 27967i bk12: 0a 27967i bk13: 0a 27967i bk14: 0a 27967i bk15: 0a 27967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009726 
total_CMD = 27967 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 27469 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 27967 
n_nop = 27825 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.004863 
Either_Row_CoL_Bus_Util = 0.005077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.215039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.215039
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27967 n_nop=27825 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.009726
n_activity=547 dram_eff=0.4973
bk0: 36a 27571i bk1: 36a 27546i bk2: 0a 27966i bk3: 0a 27967i bk4: 0a 27967i bk5: 0a 27967i bk6: 0a 27967i bk7: 0a 27967i bk8: 0a 27967i bk9: 0a 27967i bk10: 0a 27967i bk11: 0a 27967i bk12: 0a 27967i bk13: 0a 27967i bk14: 0a 27967i bk15: 0a 27967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.749495
Bank_Level_Parallism_Col = 1.790598
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.492521
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009726 
total_CMD = 27967 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 27469 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 27967 
n_nop = 27825 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.004863 
Either_Row_CoL_Bus_Util = 0.005077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.215397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.215397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 796, Miss = 11, Miss_rate = 0.014, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[11]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[12]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[13]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[14]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 12136
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.0120
L2_total_cache_pending_hits = 398
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 255
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 340
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=21728
icnt_total_pkts_simt_to_mem=23400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.3827
	minimum = 6
	maximum = 51
Network latency average = 12.5606
	minimum = 6
	maximum = 37
Slowest packet = 23289
Flit latency average = 11.9094
	minimum = 6
	maximum = 37
Slowest flit = 44260
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0199616
	minimum = 0 (at node 16)
	maximum = 0.0345489 (at node 30)
Accepted packet rate average = 0.0199616
	minimum = 0 (at node 16)
	maximum = 0.0345489 (at node 30)
Injected flit rate average = 0.0402303
	minimum = 0 (at node 16)
	maximum = 0.0806142 (at node 30)
Accepted flit rate average= 0.0402303
	minimum = 0 (at node 16)
	maximum = 0.0710173 (at node 0)
Injected packet length average = 2.01538
Accepted packet length average = 2.01538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.707 (16 samples)
	minimum = 6 (16 samples)
	maximum = 61.4375 (16 samples)
Network latency average = 13.1344 (16 samples)
	minimum = 6 (16 samples)
	maximum = 50.875 (16 samples)
Flit latency average = 12.9011 (16 samples)
	minimum = 6 (16 samples)
	maximum = 49.375 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0283747 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0524304 (16 samples)
Accepted packet rate average = 0.0283747 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0524304 (16 samples)
Injected flit rate average = 0.0525021 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.123254 (16 samples)
Accepted flit rate average = 0.0525021 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0971112 (16 samples)
Injected packet size average = 1.85031 (16 samples)
Accepted packet size average = 1.85031 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 230286 (inst/sec)
gpgpu_simulation_rate = 1998 (cycle/sec)
gpgpu_silicon_slowdown = 804304x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose diagonal          , Throughput = inf GB/s, Time = 0.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
Test passed
GPGPU-Sim: *** exit detected ***
