// Seed: 729320960
module module_0 (
    input supply0 id_0,
    input wor id_1
);
  assign id_3 = id_0;
  assign id_4 = id_1;
  localparam id_5 = -1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    id_8,
    input tri1 void id_1,
    id_9,
    input tri0 id_2,
    input wor id_3,
    input uwire id_4,
    output tri1 id_5,
    output wire id_6
);
  id_10 :
  assert property (@(posedge {1}) 1'b0) id_8 = id_9;
  initial id_6 = id_4 !=? id_10;
  wor id_11 = id_1;
  assign id_9 = id_2 - 1;
  module_0 modCall_1 (
      id_11,
      id_2
  );
endmodule
