Loading plugins phase: Elapsed time ==> 0s.263ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\P-Stat.cyprj -d CY8C5868AXI-LP035 -s C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.525ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.113ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  P-Stat.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\P-Stat.cyprj -dcpsoc3 P-Stat.v -verilog
======================================================================

======================================================================
Compiling:  P-Stat.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\P-Stat.cyprj -dcpsoc3 P-Stat.v -verilog
======================================================================

======================================================================
Compiling:  P-Stat.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\P-Stat.cyprj -dcpsoc3 -verilog P-Stat.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 12 20:41:48 2024


======================================================================
Compiling:  P-Stat.v
Program  :   vpp
Options  :    -yv2 -q10 P-Stat.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 12 20:41:48 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'P-Stat.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  P-Stat.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\P-Stat.cyprj -dcpsoc3 -verilog P-Stat.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 12 20:41:48 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\codegentemp\P-Stat.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\codegentemp\P-Stat.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  P-Stat.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\P-Stat.cyprj -dcpsoc3 -verilog P-Stat.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 12 20:41:49 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\codegentemp\P-Stat.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\codegentemp\P-Stat.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\VDAC_Poise:viDAC8\' to set csattribute 'placement_force' on '\VDAC_Poise:viDAC8\'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_S:PWMUDB:km_run\
	\PWM_S:PWMUDB:ctrl_cmpmode2_2\
	\PWM_S:PWMUDB:ctrl_cmpmode2_1\
	\PWM_S:PWMUDB:ctrl_cmpmode2_0\
	\PWM_S:PWMUDB:ctrl_cmpmode1_2\
	\PWM_S:PWMUDB:ctrl_cmpmode1_1\
	\PWM_S:PWMUDB:ctrl_cmpmode1_0\
	\PWM_S:PWMUDB:capt_rising\
	\PWM_S:PWMUDB:capt_falling\
	\PWM_S:PWMUDB:trig_fall\
	\PWM_S:PWMUDB:sc_kill\
	\PWM_S:PWMUDB:min_kill\
	\PWM_S:PWMUDB:km_tc\
	\PWM_S:PWMUDB:db_tc\
	\PWM_S:PWMUDB:dith_sel\
	\PWM_S:PWMUDB:compare2\
	\PWM_S:Net_101\
	Net_3876
	Net_3877
	\PWM_S:PWMUDB:cmp2\
	\PWM_S:PWMUDB:MODULE_1:b_31\
	\PWM_S:PWMUDB:MODULE_1:b_30\
	\PWM_S:PWMUDB:MODULE_1:b_29\
	\PWM_S:PWMUDB:MODULE_1:b_28\
	\PWM_S:PWMUDB:MODULE_1:b_27\
	\PWM_S:PWMUDB:MODULE_1:b_26\
	\PWM_S:PWMUDB:MODULE_1:b_25\
	\PWM_S:PWMUDB:MODULE_1:b_24\
	\PWM_S:PWMUDB:MODULE_1:b_23\
	\PWM_S:PWMUDB:MODULE_1:b_22\
	\PWM_S:PWMUDB:MODULE_1:b_21\
	\PWM_S:PWMUDB:MODULE_1:b_20\
	\PWM_S:PWMUDB:MODULE_1:b_19\
	\PWM_S:PWMUDB:MODULE_1:b_18\
	\PWM_S:PWMUDB:MODULE_1:b_17\
	\PWM_S:PWMUDB:MODULE_1:b_16\
	\PWM_S:PWMUDB:MODULE_1:b_15\
	\PWM_S:PWMUDB:MODULE_1:b_14\
	\PWM_S:PWMUDB:MODULE_1:b_13\
	\PWM_S:PWMUDB:MODULE_1:b_12\
	\PWM_S:PWMUDB:MODULE_1:b_11\
	\PWM_S:PWMUDB:MODULE_1:b_10\
	\PWM_S:PWMUDB:MODULE_1:b_9\
	\PWM_S:PWMUDB:MODULE_1:b_8\
	\PWM_S:PWMUDB:MODULE_1:b_7\
	\PWM_S:PWMUDB:MODULE_1:b_6\
	\PWM_S:PWMUDB:MODULE_1:b_5\
	\PWM_S:PWMUDB:MODULE_1:b_4\
	\PWM_S:PWMUDB:MODULE_1:b_3\
	\PWM_S:PWMUDB:MODULE_1:b_2\
	\PWM_S:PWMUDB:MODULE_1:b_1\
	\PWM_S:PWMUDB:MODULE_1:b_0\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3872
	Net_3878
	\PWM_S:Net_113\
	\PWM_S:Net_107\
	\PWM_S:Net_114\
	\IDAC_calibrate:Net_157\
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	\PWM_M:PWMUDB:km_run\
	\PWM_M:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M:PWMUDB:capt_rising\
	\PWM_M:PWMUDB:capt_falling\
	\PWM_M:PWMUDB:trig_rise\
	\PWM_M:PWMUDB:trig_fall\
	\PWM_M:PWMUDB:sc_kill\
	\PWM_M:PWMUDB:min_kill\
	\PWM_M:PWMUDB:km_tc\
	\PWM_M:PWMUDB:db_tc\
	\PWM_M:PWMUDB:dith_sel\
	\PWM_M:PWMUDB:compare2\
	\PWM_M:Net_101\
	Net_3887
	Net_3888
	\PWM_M:PWMUDB:cmp2\
	\PWM_M:PWMUDB:MODULE_2:b_31\
	\PWM_M:PWMUDB:MODULE_2:b_30\
	\PWM_M:PWMUDB:MODULE_2:b_29\
	\PWM_M:PWMUDB:MODULE_2:b_28\
	\PWM_M:PWMUDB:MODULE_2:b_27\
	\PWM_M:PWMUDB:MODULE_2:b_26\
	\PWM_M:PWMUDB:MODULE_2:b_25\
	\PWM_M:PWMUDB:MODULE_2:b_24\
	\PWM_M:PWMUDB:MODULE_2:b_23\
	\PWM_M:PWMUDB:MODULE_2:b_22\
	\PWM_M:PWMUDB:MODULE_2:b_21\
	\PWM_M:PWMUDB:MODULE_2:b_20\
	\PWM_M:PWMUDB:MODULE_2:b_19\
	\PWM_M:PWMUDB:MODULE_2:b_18\
	\PWM_M:PWMUDB:MODULE_2:b_17\
	\PWM_M:PWMUDB:MODULE_2:b_16\
	\PWM_M:PWMUDB:MODULE_2:b_15\
	\PWM_M:PWMUDB:MODULE_2:b_14\
	\PWM_M:PWMUDB:MODULE_2:b_13\
	\PWM_M:PWMUDB:MODULE_2:b_12\
	\PWM_M:PWMUDB:MODULE_2:b_11\
	\PWM_M:PWMUDB:MODULE_2:b_10\
	\PWM_M:PWMUDB:MODULE_2:b_9\
	\PWM_M:PWMUDB:MODULE_2:b_8\
	\PWM_M:PWMUDB:MODULE_2:b_7\
	\PWM_M:PWMUDB:MODULE_2:b_6\
	\PWM_M:PWMUDB:MODULE_2:b_5\
	\PWM_M:PWMUDB:MODULE_2:b_4\
	\PWM_M:PWMUDB:MODULE_2:b_3\
	\PWM_M:PWMUDB:MODULE_2:b_2\
	\PWM_M:PWMUDB:MODULE_2:b_1\
	\PWM_M:PWMUDB:MODULE_2:b_0\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3883
	Net_3889
	\PWM_M:Net_113\
	\PWM_M:Net_107\
	\PWM_M:Net_114\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\

    Synthesized names
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 288 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Counter_Electrode_net_0
Aliasing tmpOE__Working_Electrode_net_0 to tmpOE__Counter_Electrode_net_0
Aliasing \VDAC_TIA:Net_83\ to zero
Aliasing \VDAC_TIA:Net_81\ to zero
Aliasing \VDAC_TIA:Net_82\ to zero
Aliasing \TIA:Net_37\ to zero
Aliasing \TIA:Net_52\ to zero
Aliasing \TIA:Net_38\ to zero
Aliasing \TIA:Net_39\ to zero
Aliasing \PWM_S:PWMUDB:hwCapture\ to zero
Aliasing Net_527 to zero
Aliasing \PWM_S:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_S:PWMUDB:ltch_kill_reg\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_S:PWMUDB:min_kill_reg\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_S:PWMUDB:final_kill\ to tmpOE__Counter_Electrode_net_0
Aliasing \PWM_S:PWMUDB:dith_count_1\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_S:PWMUDB:dith_count_0\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_S:PWMUDB:cs_addr_0\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_S:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Counter_Electrode_net_0
Aliasing \IDAC_calibrate:Net_125\ to zero
Aliasing \IDAC_calibrate:Net_194\ to zero
Aliasing \IDAC_calibrate:Net_195\ to zero
Aliasing tmpOE__Reference_Electrode_net_0 to tmpOE__Counter_Electrode_net_0
Aliasing \VDAC_Poise:Net_83\ to zero
Aliasing \VDAC_Poise:Net_81\ to zero
Aliasing \VDAC_Poise:Net_82\ to zero
Aliasing tmpOE__P_M_net_0 to tmpOE__Counter_Electrode_net_0
Aliasing \ADC_DelSig:Net_482\ to zero
Aliasing \ADC_DelSig:Net_252\ to zero
Aliasing Net_1965 to zero
Aliasing \PWM_M:PWMUDB:hwCapture\ to zero
Aliasing \PWM_M:PWMUDB:trig_out\ to tmpOE__Counter_Electrode_net_0
Aliasing \PWM_M:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_M:PWMUDB:ltch_kill_reg\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_M:PWMUDB:min_kill_reg\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_M:PWMUDB:final_kill\ to tmpOE__Counter_Electrode_net_0
Aliasing \PWM_M:PWMUDB:dith_count_1\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_M:PWMUDB:dith_count_0\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_M:PWMUDB:cs_addr_0\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_M:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Counter_Electrode_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__Counter_Electrode_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__Counter_Electrode_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__Counter_Electrode_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__Counter_Electrode_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__Counter_Electrode_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__Counter_Electrode_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__Counter_Electrode_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__Counter_Electrode_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__Counter_Electrode_net_0
Aliasing tmpOE__P_S_net_0 to tmpOE__Counter_Electrode_net_0
Aliasing \PWM_S:PWMUDB:min_kill_reg\\D\ to tmpOE__Counter_Electrode_net_0
Aliasing \PWM_S:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_S:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Counter_Electrode_net_0
Aliasing \PWM_M:PWMUDB:min_kill_reg\\D\ to tmpOE__Counter_Electrode_net_0
Aliasing \PWM_M:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_M:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_M:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Counter_Electrode_net_0
Removing Lhs of wire one[7] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire tmpOE__Working_Electrode_net_0[14] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \VDAC_TIA:Net_83\[20] = zero[2]
Removing Lhs of wire \VDAC_TIA:Net_81\[21] = zero[2]
Removing Lhs of wire \VDAC_TIA:Net_82\[22] = zero[2]
Removing Lhs of wire \TIA:Net_37\[27] = zero[2]
Removing Lhs of wire \TIA:Net_52\[28] = zero[2]
Removing Lhs of wire \TIA:Net_38\[29] = zero[2]
Removing Lhs of wire \TIA:Net_39\[30] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:ctrl_enable\[49] = \PWM_S:PWMUDB:control_7\[41]
Removing Lhs of wire \PWM_S:PWMUDB:hwCapture\[59] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:hwEnable\[60] = \PWM_S:PWMUDB:control_7\[41]
Removing Rhs of wire Net_3894[62] = \PWM_M:Net_96\[631]
Removing Rhs of wire Net_3894[62] = \PWM_M:PWMUDB:pwm_i_reg\[623]
Removing Lhs of wire \PWM_S:PWMUDB:trig_out\[65] = \PWM_S:PWMUDB:trig_rise\[63]
Removing Lhs of wire \PWM_S:PWMUDB:runmode_enable\\R\[67] = zero[2]
Removing Lhs of wire Net_527[68] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:runmode_enable\\S\[69] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:final_enable\[70] = \PWM_S:PWMUDB:runmode_enable\[66]
Removing Lhs of wire \PWM_S:PWMUDB:ltch_kill_reg\\R\[74] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:ltch_kill_reg\\S\[75] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:min_kill_reg\\R\[76] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:min_kill_reg\\S\[77] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:final_kill\[80] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_S:PWMUDB:add_vi_vv_MODGEN_1_1\[84] = \PWM_S:PWMUDB:MODULE_1:g2:a0:s_1\[350]
Removing Lhs of wire \PWM_S:PWMUDB:add_vi_vv_MODGEN_1_0\[86] = \PWM_S:PWMUDB:MODULE_1:g2:a0:s_0\[351]
Removing Lhs of wire \PWM_S:PWMUDB:dith_count_1\\R\[87] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:dith_count_1\\S\[88] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:dith_count_0\\R\[89] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:dith_count_0\\S\[90] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:cs_addr_2\[92] = \PWM_S:PWMUDB:tc_i\[72]
Removing Lhs of wire \PWM_S:PWMUDB:cs_addr_1\[93] = \PWM_S:PWMUDB:runmode_enable\[66]
Removing Lhs of wire \PWM_S:PWMUDB:cs_addr_0\[94] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:compare1\[176] = \PWM_S:PWMUDB:cmp1_eq\[145]
Removing Lhs of wire \PWM_S:PWMUDB:pwm1_i\[181] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:pwm2_i\[183] = zero[2]
Removing Rhs of wire \PWM_S:Net_96\[186] = \PWM_S:PWMUDB:pwm_i_reg\[178]
Removing Rhs of wire \PWM_S:PWMUDB:pwm_temp\[189] = \PWM_S:PWMUDB:cmp1\[190]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_23\[232] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_22\[233] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_21\[234] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_20\[235] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_19\[236] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_18\[237] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_17\[238] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_16\[239] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_15\[240] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_14\[241] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_13\[242] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_12\[243] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_11\[244] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_10\[245] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_9\[246] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_8\[247] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_7\[248] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_6\[249] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_5\[250] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_4\[251] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_3\[252] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_2\[253] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_1\[254] = \PWM_S:PWMUDB:MODIN1_1\[255]
Removing Lhs of wire \PWM_S:PWMUDB:MODIN1_1\[255] = \PWM_S:PWMUDB:dith_count_1\[83]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:a_0\[256] = \PWM_S:PWMUDB:MODIN1_0\[257]
Removing Lhs of wire \PWM_S:PWMUDB:MODIN1_0\[257] = \PWM_S:PWMUDB:dith_count_0\[85]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[389] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[390] = tmpOE__Counter_Electrode_net_0[1]
Removing Rhs of wire Net_3579[391] = \PWM_S:Net_96\[186]
Removing Lhs of wire \IDAC_calibrate:Net_125\[399] = zero[2]
Removing Lhs of wire \IDAC_calibrate:Net_158\[400] = zero[2]
Removing Lhs of wire \IDAC_calibrate:Net_123\[401] = zero[2]
Removing Lhs of wire \IDAC_calibrate:Net_194\[405] = zero[2]
Removing Lhs of wire \IDAC_calibrate:Net_195\[406] = zero[2]
Removing Lhs of wire tmpOE__Reference_Electrode_net_0[408] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \VDAC_Poise:Net_83\[416] = zero[2]
Removing Lhs of wire \VDAC_Poise:Net_81\[417] = zero[2]
Removing Lhs of wire \VDAC_Poise:Net_82\[418] = zero[2]
Removing Lhs of wire tmpOE__P_M_net_0[428] = tmpOE__Counter_Electrode_net_0[1]
Removing Rhs of wire \ADC_DelSig:Net_488\[441] = \ADC_DelSig:Net_250\[475]
Removing Lhs of wire \ADC_DelSig:Net_481\[443] = zero[2]
Removing Lhs of wire \ADC_DelSig:Net_482\[444] = zero[2]
Removing Lhs of wire \ADC_DelSig:Net_252\[477] = zero[2]
Removing Lhs of wire Net_1965[482] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:ctrl_enable\[496] = \PWM_M:PWMUDB:control_7\[488]
Removing Lhs of wire \PWM_M:PWMUDB:hwCapture\[506] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:hwEnable\[507] = \PWM_M:PWMUDB:control_7\[488]
Removing Lhs of wire \PWM_M:PWMUDB:trig_out\[511] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_M:PWMUDB:runmode_enable\\R\[513] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:runmode_enable\\S\[514] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:final_enable\[515] = \PWM_M:PWMUDB:runmode_enable\[512]
Removing Lhs of wire \PWM_M:PWMUDB:ltch_kill_reg\\R\[519] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:ltch_kill_reg\\S\[520] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:min_kill_reg\\R\[521] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:min_kill_reg\\S\[522] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:final_kill\[525] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_M:PWMUDB:add_vi_vv_MODGEN_2_1\[529] = \PWM_M:PWMUDB:MODULE_2:g2:a0:s_1\[795]
Removing Lhs of wire \PWM_M:PWMUDB:add_vi_vv_MODGEN_2_0\[531] = \PWM_M:PWMUDB:MODULE_2:g2:a0:s_0\[796]
Removing Lhs of wire \PWM_M:PWMUDB:dith_count_1\\R\[532] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:dith_count_1\\S\[533] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:dith_count_0\\R\[534] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:dith_count_0\\S\[535] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:cs_addr_2\[537] = \PWM_M:PWMUDB:tc_i\[517]
Removing Lhs of wire \PWM_M:PWMUDB:cs_addr_1\[538] = \PWM_M:PWMUDB:runmode_enable\[512]
Removing Lhs of wire \PWM_M:PWMUDB:cs_addr_0\[539] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:compare1\[621] = \PWM_M:PWMUDB:cmp1_eq\[590]
Removing Lhs of wire \PWM_M:PWMUDB:pwm1_i\[626] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:pwm2_i\[628] = zero[2]
Removing Rhs of wire \PWM_M:PWMUDB:pwm_temp\[634] = \PWM_M:PWMUDB:cmp1\[635]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_23\[677] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_22\[678] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_21\[679] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_20\[680] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_19\[681] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_18\[682] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_17\[683] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_16\[684] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_15\[685] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_14\[686] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_13\[687] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_12\[688] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_11\[689] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_10\[690] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_9\[691] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_8\[692] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_7\[693] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_6\[694] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_5\[695] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_4\[696] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_3\[697] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_2\[698] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_1\[699] = \PWM_M:PWMUDB:MODIN2_1\[700]
Removing Lhs of wire \PWM_M:PWMUDB:MODIN2_1\[700] = \PWM_M:PWMUDB:dith_count_1\[528]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:a_0\[701] = \PWM_M:PWMUDB:MODIN2_0\[702]
Removing Lhs of wire \PWM_M:PWMUDB:MODIN2_0\[702] = \PWM_M:PWMUDB:dith_count_0\[530]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[834] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[835] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[845] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[852] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[905] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[906] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[907] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[908] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[909] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[910] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[911] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire tmpOE__P_S_net_0[929] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_S:PWMUDB:min_kill_reg\\D\[934] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_S:PWMUDB:prevCapture\\D\[935] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:trig_last\\D\[936] = Net_3894[62]
Removing Lhs of wire \PWM_S:PWMUDB:ltch_kill_reg\\D\[939] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_S:PWMUDB:pwm_i_reg\\D\[942] = \PWM_S:PWMUDB:pwm_i\[179]
Removing Lhs of wire \PWM_S:PWMUDB:pwm1_i_reg\\D\[943] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:pwm2_i_reg\\D\[944] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:min_kill_reg\\D\[946] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_M:PWMUDB:prevCapture\\D\[947] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:trig_last\\D\[948] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:ltch_kill_reg\\D\[951] = tmpOE__Counter_Electrode_net_0[1]
Removing Lhs of wire \PWM_M:PWMUDB:pwm_i_reg\\D\[954] = \PWM_M:PWMUDB:pwm_i\[624]
Removing Lhs of wire \PWM_M:PWMUDB:pwm1_i_reg\\D\[955] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:pwm2_i_reg\\D\[956] = zero[2]

------------------------------------------------------
Aliased 0 equations, 159 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Counter_Electrode_net_0' (cost = 0):
tmpOE__Counter_Electrode_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:trig_rise\' (cost = 1):
\PWM_S:PWMUDB:trig_rise\ <= ((not \PWM_S:PWMUDB:trig_last\ and Net_3894));

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:pwm_temp\' (cost = 0):
\PWM_S:PWMUDB:pwm_temp\ <= (\PWM_S:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_S:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_S:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_S:PWMUDB:dith_count_1\ and \PWM_S:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:pwm_temp\' (cost = 0):
\PWM_M:PWMUDB:pwm_temp\ <= (\PWM_M:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_M:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M:PWMUDB:dith_count_1\ and \PWM_M:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_S:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_S:PWMUDB:dith_count_0\ and \PWM_S:PWMUDB:dith_count_1\)
	OR (not \PWM_S:PWMUDB:dith_count_1\ and \PWM_S:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_M:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_M:PWMUDB:dith_count_0\ and \PWM_M:PWMUDB:dith_count_1\)
	OR (not \PWM_M:PWMUDB:dith_count_1\ and \PWM_M:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 51 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_S:PWMUDB:final_capture\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_M:PWMUDB:final_capture\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \PWM_S:PWMUDB:final_capture\[96] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[360] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[370] = zero[2]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[380] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:final_capture\[541] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[805] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[815] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[825] = zero[2]
Removing Lhs of wire \PWM_M:PWMUDB:runmode_enable\\D\[949] = \PWM_M:PWMUDB:control_7\[488]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\P-Stat.cyprj" -dcpsoc3 P-Stat.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.776ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 12 September 2024 20:41:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Dropbox\67 PSOC\PSoC-Potentiostat\P-Stat.cydsn\P-Stat.cyprj -d CY8C5868AXI-LP035 P-Stat.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_S:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_M:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_S:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_S:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_S:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
    Digital Clock 1: Automatic-assigning  clock 'Clock_PWM'. Fanout=2, Signal=Net_517
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_S:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM_M:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named Working_Electrode(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Counter_Electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Counter_Electrode(0)__PA ,
            analog_term => Net_847 ,
            pad => Counter_Electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Working_Electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Working_Electrode(0)__PA ,
            analog_term => Net_1523 ,
            pad => Working_Electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Reference_Electrode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Reference_Electrode(0)__PA ,
            analog_term => Net_3893 ,
            pad => Reference_Electrode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_M(0)__PA ,
            pin_input => Net_3894 ,
            pad => P_M(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = P_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_S(0)__PA ,
            pin_input => Net_3579 ,
            pad => P_S(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_S:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3894
        );
        Output = \PWM_S:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\PWM_S:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_S:PWMUDB:control_7\ * !\PWM_S:PWMUDB:trig_last\ * Net_3894
            + \PWM_S:PWMUDB:control_7\ * \PWM_S:PWMUDB:runmode_enable\
        );
        Output = \PWM_S:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_3579, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:runmode_enable\ * \PWM_S:PWMUDB:cmp1_eq\
        );
        Output = Net_3579 (fanout=2)

    MacroCell: Name=\PWM_M:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:control_7\
        );
        Output = \PWM_M:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_3894, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:runmode_enable\ * \PWM_M:PWMUDB:cmp1_eq\
        );
        Output = Net_3894 (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_S:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_517 ,
            cs_addr_2 => \PWM_S:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_S:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_S:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_S:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_S:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_517 ,
            cs_addr_2 => \PWM_S:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_S:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_S:PWMUDB:cmp1_eq\ ,
            z0_comb => \PWM_S:PWMUDB:tc_i\ ,
            chain_in => \PWM_S:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_S:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_M:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_517 ,
            cs_addr_2 => \PWM_M:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_M:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_M:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_M:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_517 ,
            cs_addr_2 => \PWM_M:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_M:PWMUDB:cmp1_eq\ ,
            z0_comb => \PWM_M:PWMUDB:tc_i\ ,
            chain_in => \PWM_M:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_M:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_S:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_517 ,
            control_7 => \PWM_S:PWMUDB:control_7\ ,
            control_6 => \PWM_S:PWMUDB:control_6\ ,
            control_5 => \PWM_S:PWMUDB:control_5\ ,
            control_4 => \PWM_S:PWMUDB:control_4\ ,
            control_3 => \PWM_S:PWMUDB:control_3\ ,
            control_2 => \PWM_S:PWMUDB:control_2\ ,
            control_1 => \PWM_S:PWMUDB:control_1\ ,
            control_0 => \PWM_S:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_M:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_517 ,
            control_7 => \PWM_M:PWMUDB:control_7\ ,
            control_6 => \PWM_M:PWMUDB:control_6\ ,
            control_5 => \PWM_M:PWMUDB:control_5\ ,
            control_4 => \PWM_M:PWMUDB:control_4\ ,
            control_3 => \PWM_M:PWMUDB:control_3\ ,
            control_2 => \PWM_M:PWMUDB:control_2\ ,
            control_1 => \PWM_M:PWMUDB:control_1\ ,
            control_0 => \PWM_M:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_adc
        PORT MAP (
            interrupt => Net_501 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_adc_reset
        PORT MAP (
            interrupt => Net_3894 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_501 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3580 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   17 :   55 :   72 : 23.61 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    5 :  187 :  192 :  2.60 %
  Unique P-terms              :    6 :  378 :  384 :  1.56 %
  Total P-terms               :    6 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    3 :    1 :    4 : 75.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.191ms
Tech Mapping phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(6)][IoId=(6)] : Counter_Electrode(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : P_M(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : P_S(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Reference_Electrode(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Working_Electrode(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC_Poise:viDAC8\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC_calibrate:viDAC8\
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_Aux:ABuf\ (OPAMP-GPIO)
SC[2]@[FFB(SC,2)] : \TIA:SC\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC_TIA:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 56% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(6)][IoId=(6)] : Counter_Electrode(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : P_M(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : P_S(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Reference_Electrode(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Working_Electrode(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC_Poise:viDAC8\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC_calibrate:viDAC8\
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_Aux:ABuf\ (OPAMP-GPIO)
SC[3]@[FFB(SC,3)] : \TIA:SC\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC_TIA:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 2s.750ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_1923" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMux_electrode" overuses wire "dsm0+ Wire"
Net "Net_1923" overuses wire "dsm0+ Wire"
Net "AmuxEye::AMux_electrode" overuses wire "dsm0+ Wire"
Analog Routing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1470 {
    sc_3_vin
  }
  Net: Net_1932 {
    vidac_2_iout
  }
  Net: Net_1523 {
    p0_0
  }
  Net: Net_585 {
    opamp_3_vminus
  }
  Net: Net_847 {
    p3_7
    amuxbusr_x_p3_7
    amuxbusr
    amuxbusl_x_amuxbusr
    amuxbusl
    amuxbusl_x_p6_6
    p6_6
  }
  Net: Net_3893 {
    p6_0
  }
  Net: Net_1923 {
    sc_3_vout
    agr6_x_sc_3_vout
    agr6
    agl6_x_agr6
    agl6
    agl6_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_1271 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_sc_3_vref
    sc_3_vref
    agl5_x_agr5
    agl5
    agl5_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
  Net: \IDAC_calibrate:Net_124\ {
  }
  Net: Net_1435 {
    vidac_1_vout
    abusr3_x_vidac_1_vout
    abusr3
    abusr3_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \VDAC_Poise:Net_77\ {
  }
  Net: \VDAC_TIA:Net_77\ {
  }
  Net: AmuxNet::AMux_TIA_input {
    sc_3_vin
    agr4_x_sc_3_vin
    agr4
    agl4_x_agr4
    agl4
    agl4_x_vidac_2_iout
    agl4_x_p0_0
    vidac_2_iout
    p0_0
  }
  Net: AmuxNet::AMux_electrode {
    opamp_3_vminus
    agr7_x_opamp_3_vminus
    agr7
    agl7_x_agr7
    agl7
    agl7_x_comp_2_vplus
    comp_2_vplus
    agl0_x_comp_2_vplus
    agl0
    agl0_x_p6_0
    agr7_x_p3_7
    p6_0
    p3_7
  }
}
Map of item to net {
  p3_7                                             -> Net_847
  amuxbusr_x_p3_7                                  -> Net_847
  amuxbusr                                         -> Net_847
  amuxbusl_x_amuxbusr                              -> Net_847
  amuxbusl                                         -> Net_847
  amuxbusl_x_p6_6                                  -> Net_847
  p6_6                                             -> Net_847
  sc_3_vout                                        -> Net_1923
  agr6_x_sc_3_vout                                 -> Net_1923
  agr6                                             -> Net_1923
  agl6_x_agr6                                      -> Net_1923
  agl6                                             -> Net_1923
  agl6_x_dsm_0_vplus                               -> Net_1923
  dsm_0_vplus                                      -> Net_1923
  vidac_3_vout                                     -> Net_1271
  agr5_x_vidac_3_vout                              -> Net_1271
  agr5                                             -> Net_1271
  agr5_x_sc_3_vref                                 -> Net_1271
  sc_3_vref                                        -> Net_1271
  agl5_x_agr5                                      -> Net_1271
  agl5                                             -> Net_1271
  agl5_x_dsm_0_vminus                              -> Net_1271
  dsm_0_vminus                                     -> Net_1271
  vidac_1_vout                                     -> Net_1435
  abusr3_x_vidac_1_vout                            -> Net_1435
  abusr3                                           -> Net_1435
  abusr3_x_opamp_3_vplus                           -> Net_1435
  opamp_3_vplus                                    -> Net_1435
  sc_3_vin                                         -> Net_1470
  vidac_2_iout                                     -> Net_1932
  p0_0                                             -> Net_1523
  opamp_3_vminus                                   -> Net_585
  p6_0                                             -> Net_3893
  agr4_x_sc_3_vin                                  -> AmuxNet::AMux_TIA_input
  agr4                                             -> AmuxNet::AMux_TIA_input
  agl4_x_agr4                                      -> AmuxNet::AMux_TIA_input
  agl4                                             -> AmuxNet::AMux_TIA_input
  agl4_x_vidac_2_iout                              -> AmuxNet::AMux_TIA_input
  agl4_x_p0_0                                      -> AmuxNet::AMux_TIA_input
  agr7_x_opamp_3_vminus                            -> AmuxNet::AMux_electrode
  agr7                                             -> AmuxNet::AMux_electrode
  agl7_x_agr7                                      -> AmuxNet::AMux_electrode
  agl7                                             -> AmuxNet::AMux_electrode
  agl7_x_comp_2_vplus                              -> AmuxNet::AMux_electrode
  comp_2_vplus                                     -> AmuxNet::AMux_electrode
  agl0_x_comp_2_vplus                              -> AmuxNet::AMux_electrode
  agl0                                             -> AmuxNet::AMux_electrode
  agl0_x_p6_0                                      -> AmuxNet::AMux_electrode
  agr7_x_p3_7                                      -> AmuxNet::AMux_electrode
}
Mux Info {
  Mux: AMux_TIA_input {
     Mouth: Net_1470
     Guts:  AmuxNet::AMux_TIA_input
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1932
      Outer: agl4_x_vidac_2_iout
      Inner: agr4_x_sc_3_vin
      Path {
        vidac_2_iout
        agl4_x_vidac_2_iout
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sc_3_vin
        sc_3_vin
      }
    }
    Arm: 1 {
      Net:   Net_1523
      Outer: agl4_x_p0_0
      Inner: agr4_x_sc_3_vin
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sc_3_vin
        sc_3_vin
      }
    }
  }
  Mux: AMux_electrode {
     Mouth: Net_585
     Guts:  AmuxNet::AMux_electrode
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_847
      Outer: agr7_x_p3_7
      Inner: __open__
      Path {
        p3_7
        agr7_x_p3_7
        agr7
        agr7_x_opamp_3_vminus
        opamp_3_vminus
      }
    }
    Arm: 1 {
      Net:   Net_3893
      Outer: agl0_x_p6_0
      Inner: agl7_x_agr7
      Path {
        p6_0
        agl0_x_p6_0
        agl0
        agl0_x_comp_2_vplus
        comp_2_vplus
        agl7_x_comp_2_vplus
        agl7
        agl7_x_agr7
        agr7
        agr7_x_opamp_3_vminus
        opamp_3_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.67
                   Pterms :            2.00
               Macrocells :            1.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       2.00 :       1.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3894, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:runmode_enable\ * \PWM_M:PWMUDB:cmp1_eq\
        );
        Output = Net_3894 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:control_7\
        );
        Output = \PWM_M:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_M:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_517 ,
        cs_addr_2 => \PWM_M:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_M:PWMUDB:cmp1_eq\ ,
        z0_comb => \PWM_M:PWMUDB:tc_i\ ,
        chain_in => \PWM_M:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_M:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_M:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_517 ,
        control_7 => \PWM_M:PWMUDB:control_7\ ,
        control_6 => \PWM_M:PWMUDB:control_6\ ,
        control_5 => \PWM_M:PWMUDB:control_5\ ,
        control_4 => \PWM_M:PWMUDB:control_4\ ,
        control_3 => \PWM_M:PWMUDB:control_3\ ,
        control_2 => \PWM_M:PWMUDB:control_2\ ,
        control_1 => \PWM_M:PWMUDB:control_1\ ,
        control_0 => \PWM_M:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
datapathcell: Name =\PWM_S:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_517 ,
        cs_addr_2 => \PWM_S:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_S:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_S:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_S:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
datapathcell: Name =\PWM_M:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_517 ,
        cs_addr_2 => \PWM_M:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_M:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_M:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_S:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_S:PWMUDB:control_7\ * !\PWM_S:PWMUDB:trig_last\ * Net_3894
            + \PWM_S:PWMUDB:control_7\ * \PWM_S:PWMUDB:runmode_enable\
        );
        Output = \PWM_S:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_S:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3894
        );
        Output = \PWM_S:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3579, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_517) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:runmode_enable\ * \PWM_S:PWMUDB:cmp1_eq\
        );
        Output = Net_3579 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_S:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_517 ,
        cs_addr_2 => \PWM_S:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_S:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_S:PWMUDB:cmp1_eq\ ,
        z0_comb => \PWM_S:PWMUDB:tc_i\ ,
        chain_in => \PWM_S:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_S:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_S:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_517 ,
        control_7 => \PWM_S:PWMUDB:control_7\ ,
        control_6 => \PWM_S:PWMUDB:control_6\ ,
        control_5 => \PWM_S:PWMUDB:control_5\ ,
        control_4 => \PWM_S:PWMUDB:control_4\ ,
        control_3 => \PWM_S:PWMUDB:control_3\ ,
        control_2 => \PWM_S:PWMUDB:control_2\ ,
        control_1 => \PWM_S:PWMUDB:control_1\ ,
        control_0 => \PWM_S:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_adc
        PORT MAP (
            interrupt => Net_501 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_adc_reset
        PORT MAP (
            interrupt => Net_3894 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_3580 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_501 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Working_Electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Working_Electrode(0)__PA ,
        analog_term => Net_1523 ,
        pad => Working_Electrode(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_847 );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Reference_Electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Reference_Electrode(0)__PA ,
        analog_term => Net_3893 ,
        pad => Reference_Electrode(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P_M(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_M(0)__PA ,
        pin_input => Net_3894 ,
        pad => P_M(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_S(0)__PA ,
        pin_input => Net_3579 ,
        pad => P_S(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Counter_Electrode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Counter_Electrode(0)__PA ,
        analog_term => Net_847 ,
        pad => Counter_Electrode(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__Counter_Electrode_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Counter_Electrode_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig:Net_93\ ,
            dclk_0 => \ADC_DelSig:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig:Net_488\ ,
            aclk_0 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig:Net_488_adig_local\ ,
            dclk_glb_1 => Net_517 ,
            dclk_1 => Net_517_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_1923 ,
            vminus => Net_1271 ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => Net_3579 ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_501 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,3): 
    sccell: Name =\TIA:SC\
        PORT MAP (
            vref => Net_1271 ,
            vin => Net_1470 ,
            modout => \TIA:Net_60\ ,
            vout => Net_1923 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_3580 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC_Poise:viDAC8\
        PORT MAP (
            vout => Net_1435 ,
            iout => \VDAC_Poise:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            placement_force = "F(VIDAC,1)"
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\IDAC_calibrate:viDAC8\
        PORT MAP (
            vout => \IDAC_calibrate:Net_124\ ,
            iout => Net_1932 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC_TIA:viDAC8\
        PORT MAP (
            vout => Net_1271 ,
            iout => \VDAC_TIA:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_Aux:ABuf\
        PORT MAP (
            vplus => Net_1435 ,
            vminus => Net_585 ,
            vout => Net_847 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_TIA_input
        PORT MAP (
            muxin_1 => Net_1523 ,
            muxin_0 => Net_1932 ,
            vout => Net_1470 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_electrode
        PORT MAP (
            muxin_1 => Net_3893 ,
            muxin_0 => Net_847 ,
            vout => Net_585 );
        Properties:
        {
            api_type = 0
            connect_mode = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+---------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |   Working_Electrode(0) | Analog(Net_1523)
-----+-----+-------+-----------+------------------+------------------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------------+---------------------------
   3 |   7 |       |      NONE |      HI_Z_ANALOG |       Dedicated_Output | Analog(Net_847)
-----+-----+-------+-----------+------------------+------------------------+---------------------------
   6 |   0 |     * |      NONE |      HI_Z_ANALOG | Reference_Electrode(0) | Analog(Net_3893)
     |   2 |     * |      NONE |         CMOS_OUT |                 P_M(0) | In(Net_3894)
     |   3 |     * |      NONE |         CMOS_OUT |                 P_S(0) | In(Net_3579)
     |   6 |     * |      NONE |      HI_Z_ANALOG |   Counter_Electrode(0) | Analog(Net_847)
-----+-----+-------+-----------+------------------+------------------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |        \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.131ms
Digital Placement phase: Elapsed time ==> 1s.496ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "P-Stat_r.vh2" --pcf-path "P-Stat.pco" --des-name "P-Stat" --dsf-path "P-Stat.dsf" --sdc-path "P-Stat.sdc" --lib-path "P-Stat_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.774ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in P-Stat_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.357ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.302ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.599ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.599ms
API generation phase: Elapsed time ==> 2s.498ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.002ms
