Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Mon Apr 23 15:32:06 2018
| Host             : taylor-XPS-15-9530 running 64-bit Ubuntu 16.04.4 LTS
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.203 |
| Dynamic (W)              | 0.130 |
| Device Static (W)        | 0.073 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.002 |       10 |       --- |             --- |
| Slice Logic             |    <0.001 |      331 |       --- |             --- |
|   LUT as Logic          |    <0.001 |       83 |     20800 |            0.40 |
|   CARRY4                |    <0.001 |       19 |      8150 |            0.23 |
|   Register              |    <0.001 |      151 |     41600 |            0.36 |
|   LUT as Shift Register |    <0.001 |       16 |      9600 |            0.17 |
|   Others                |     0.000 |       25 |       --- |             --- |
| Signals                 |    <0.001 |      238 |       --- |             --- |
| Block RAM               |    <0.001 |       16 |        50 |           32.00 |
| MMCM                    |     0.119 |        1 |         5 |           20.00 |
| I/O                     |     0.007 |       21 |       106 |           19.81 |
| Static Power            |     0.073 |          |           |                 |
| Total                   |     0.203 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.014 |       0.004 |      0.010 |
| Vccaux    |       1.800 |     0.079 |       0.066 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------+-----------------+
| Clock                           | Domain                                                  | Constraint (ns) |
+---------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |             3.9 |
| clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |             3.9 |
| clk_out2_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |           100.0 |
| clk_out2_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |           100.0 |
| clkfbout_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            50.0 |
| clkfbout_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            50.0 |
| sys_clk_pin                     | sys_clock                                               |            10.0 |
| sys_clock                       | sys_clock                                               |            10.0 |
+---------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| design_1_wrapper                        |     0.130 |
|   design_1_i                            |     0.123 |
|     c_counter_binary_0                  |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_baseblox.i_baseblox_counter |    <0.001 |
|             the_addsub                  |    <0.001 |
|               no_pipelining.the_addsub  |    <0.001 |
|                 i_lut6.i_lut6_addsub    |    <0.001 |
|                   i_q.i_simple.qreg     |    <0.001 |
|     c_shift_ram_0                       |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_bb_inst                     |    <0.001 |
|             gen_output_regs.output_regs |    <0.001 |
|     c_shift_ram_1                       |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_bb_inst                     |    <0.001 |
|     c_shift_ram_2                       |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_bb_inst                     |    <0.001 |
|     c_shift_ram_3                       |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_bb_inst                     |    <0.001 |
|             gen_output_regs.output_regs |    <0.001 |
|     clk_wiz_0                           |     0.120 |
|       inst                              |     0.120 |
|     deltasigma_0                        |     0.003 |
|       inst                              |     0.003 |
|     util_vector_logic_0                 |    <0.001 |
|     wavetable_0                         |    <0.001 |
|       inst                              |    <0.001 |
|         ROM1                            |    <0.001 |
|     xlconstant_0                        |     0.000 |
|     xlslice_0                           |     0.000 |
|     xlslice_1                           |     0.000 |
|     xlslice_2                           |     0.000 |
+-----------------------------------------+-----------+


