<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="CPU_TL_rst_ps7_0_100M_0_synth_1" LaunchDir="C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.runs/CPU_TL_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CPU_TL_CPU_mips_wrapper_0_0_synth_1" LaunchDir="C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.runs/CPU_TL_CPU_mips_wrapper_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CPU_TL_axi_regmap_0_0_synth_1" LaunchDir="C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.runs/CPU_TL_axi_regmap_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CPU_TL_auto_pc_0_synth_1" LaunchDir="C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.runs/CPU_TL_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CPU_TL_processing_system7_0_0_synth_1" LaunchDir="C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.runs/CPU_TL_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CPU_TL_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.runs/CPU_TL_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="CPU_TL_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.runs/CPU_TL_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="CPU_TL_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="CPU_TL_CPU_mips_wrapper_0_0_synth_1"/>
		<Parent Id="CPU_TL_axi_regmap_0_0_synth_1"/>
		<Parent Id="CPU_TL_auto_pc_0_synth_1"/>
		<Parent Id="CPU_TL_processing_system7_0_0_synth_1"/>
		<Parent Id="CPU_TL_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="CPU_TL_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_4/lab_4.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="CPU_TL_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="CPU_TL_CPU_mips_wrapper_0_0_synth_1"/>
		<Parent Id="CPU_TL_axi_regmap_0_0_synth_1"/>
		<Parent Id="CPU_TL_auto_pc_0_synth_1"/>
		<Parent Id="CPU_TL_processing_system7_0_0_synth_1"/>
		<Parent Id="CPU_TL_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="CPU_TL_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

