<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
        Lattice Mapping Report File for Design Module 'STEP_V21_Test'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     STEP_V21_Code_impl1.ngd -o STEP_V21_Code_impl1_map.ncd -pr
     STEP_V21_Code_impl1.prf -mp STEP_V21_Code_impl1.mrp -lpf
     F:/Workspace/fpgaproject/STEP_V21_Code/impl1/STEP_V21_Code_impl1.lpf -lpf
     F:/Workspace/fpgaproject/STEP_V21_Code/STEP_V21_Code.lpf -c 0 -gui -msgset
     F:/Workspace/fpgaproject/STEP_V21_Code/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.6.0.83.4
Mapped on:  11/26/16  11:01:03


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     86 out of  4635 (2%)
      PFU registers:           86 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        96 out of  2160 (4%)
      SLICEs as Logic/ROM:     96 out of  2160 (4%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         47 out of  2160 (2%)
   Number of LUT4s:        191 out of  4320 (4%)
      Number used as logic LUTs:         97
      Number used as distributed RAM:     0
      Number used as ripple logic:       94
      Number used as shift registers:     0
   Number of PIO sites used: 77 + 4(JTAG) out of 105 (77%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_in_c: 48 loads, 48 rising, 0 falling (Driver: PIO clk_in )
   Number of Clock Enables:  2

     Net Debounce_uut/clk_in_c_enable_7: 2 loads, 2 LSLICEs
     Net clk_in_c_enable_5: 2 loads, 2 LSLICEs
   Number of LSRs:  5
     Net Debounce_uut/n5: 10 loads, 10 LSLICEs
     Net n1477: 13 loads, 13 LSLICEs
     Net Lightness_uut/duty_3: 1 loads, 1 LSLICEs
     Net Lightness_uut/cnt1_3__N_172: 2 loads, 2 LSLICEs
     Net Lightness_uut/cnt_3__N_167: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net GPIO_c: 39 loads
     Net heart_cnt_2: 28 loads
     Net heart_cnt_3: 28 loads
     Net heart_cnt_1: 27 loads
     Net heart_cnt_0: 25 loads
     Net Lightness_out1: 20 loads
     Net n1477: 14 loads
     Net Debounce_uut/n5: 10 loads
     Net SW_c_0: 10 loads
     Net SW_c_1: 10 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Water_led[4]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[5]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[6]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[7]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[3]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[2]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[1]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Water_led[0]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

| Color_led_1[2]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_1[1]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_1[0]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_2[2]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_2[1]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Color_led_2[0]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[8]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[7]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[6]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[5]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[4]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[3]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[2]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[1]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_1[0]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[8]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[7]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[6]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[5]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[4]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[3]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[2]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[1]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segment_led_2[0]    | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[35]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[34]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[33]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[32]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

| GPIO[31]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[30]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[29]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[28]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[27]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[26]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[25]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[24]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[23]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[22]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[21]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[20]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[19]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[18]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[17]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[16]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[15]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[14]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[13]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[12]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[11]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[10]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[9]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[8]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[7]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[6]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[5]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[4]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

| GPIO[3]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[2]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst_n_in            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SW[3]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SW[2]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SW[1]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SW[0]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BTN[2]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BTN[1]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BTN[0]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i1200 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal clk_1Hz_uut/cnt1_151_add_4_25/CO undriven or does not drive anything -
     clipped.
Signal clk_1Hz_uut/sub_9_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal clk_1Hz_uut/sub_9_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal clk_1Hz_uut/cnt1_151_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal clk_1Hz_uut/cnt1_151_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal clk_1Hz_uut/sub_9_add_2_21/CO undriven or does not drive anything -
     clipped.
Signal Debounce_uut/cnt_150_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal Debounce_uut/cnt_150_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal Debounce_uut/cnt_150_add_4_19/CO undriven or does not drive anything -
     clipped.
Signal sub_84_add_2_10/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_10/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_24/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_24/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_26/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_26/CO undriven or does not drive anything - clipped.

Signal sub_84_add_2_12/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_12/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_14/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_14/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_16/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_16/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_18/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_18/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_20/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_20/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_2/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_2/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_2/CI undriven or does not drive anything - clipped.
Signal sub_84_add_2_4/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_4/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_6/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_6/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_8/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_8/S0 undriven or does not drive anything - clipped.
Signal sub_84_add_2_22/S1 undriven or does not drive anything - clipped.
Signal sub_84_add_2_22/S0 undriven or does not drive anything - clipped.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_n_in_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_n_in_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 52 

     Type and instance name of component: 
   Register : Debounce_uut/cnt_150__i0
   Register : Debounce_uut/cnt_150__i18

   Register : Debounce_uut/cnt_150__i17
   Register : Debounce_uut/cnt_150__i16
   Register : Debounce_uut/cnt_150__i15
   Register : Debounce_uut/cnt_150__i14
   Register : Debounce_uut/cnt_150__i13
   Register : Debounce_uut/cnt_150__i12
   Register : Debounce_uut/cnt_150__i11
   Register : Debounce_uut/cnt_150__i10
   Register : Debounce_uut/cnt_150__i9
   Register : Debounce_uut/cnt_150__i8
   Register : Debounce_uut/cnt_150__i7
   Register : Debounce_uut/cnt_150__i6
   Register : Debounce_uut/cnt_150__i5
   Register : Debounce_uut/cnt_150__i4
   Register : Debounce_uut/cnt_150__i3
   Register : Debounce_uut/cnt_150__i2
   Register : Debounce_uut/cnt_150__i1
   Register : Lightness_uut/Lightness_out1_41
   Register : Lightness_uut/cnt1_153_154__i1
   Register : Lightness_uut/cnt_152__i0
   Register : Lightness_uut/cnt_152__i3
   Register : Lightness_uut/cnt_152__i2
   Register : Lightness_uut/cnt_152__i1
   Register : Lightness_uut/cnt1_153_154__i3
   Register : Lightness_uut/cnt1_153_154__i2
   Register : clk_1Hz_uut/cnt1_151__i0
   Register : clk_1Hz_uut/cnt1_151__i24
   Register : clk_1Hz_uut/cnt1_151__i23
   Register : clk_1Hz_uut/cnt1_151__i22
   Register : clk_1Hz_uut/cnt1_151__i21
   Register : clk_1Hz_uut/cnt1_151__i20
   Register : clk_1Hz_uut/cnt1_151__i19
   Register : clk_1Hz_uut/cnt1_151__i18
   Register : clk_1Hz_uut/cnt1_151__i17
   Register : clk_1Hz_uut/cnt1_151__i16
   Register : clk_1Hz_uut/cnt1_151__i15
   Register : clk_1Hz_uut/cnt1_151__i14
   Register : clk_1Hz_uut/cnt1_151__i13
   Register : clk_1Hz_uut/cnt1_151__i12
   Register : clk_1Hz_uut/cnt1_151__i11
   Register : clk_1Hz_uut/cnt1_151__i10
   Register : clk_1Hz_uut/cnt1_151__i9
   Register : clk_1Hz_uut/cnt1_151__i8
   Register : clk_1Hz_uut/cnt1_151__i7
   Register : clk_1Hz_uut/cnt1_151__i6
   Register : clk_1Hz_uut/cnt1_151__i5
   Register : clk_1Hz_uut/cnt1_151__i4
   Register : clk_1Hz_uut/cnt1_151__i3
   Register : clk_1Hz_uut/cnt1_151__i2
   Register : clk_1Hz_uut/cnt1_151__i1



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  

   Peak Memory Usage: 53 MB
        

























































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
