git clone --depth 1 --no-tags https://github.com/sharma18b/Traffic-Light-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/286531221
git clone --depth 1 --no-tags https://github.com/skecherboy/RISC-V_Processor_32Bits.git f:/verilog_sva_gh_scraper/data/full_repos/290639630
git clone --depth 1 --no-tags https://github.com/laikas123/Ambient_Light_Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/290364701
git clone --depth 1 --no-tags https://github.com/Tiff923/Mastermind.git f:/verilog_sva_gh_scraper/data/full_repos/290977001
git clone --depth 1 --no-tags https://github.com/zwm/afc.git f:/verilog_sva_gh_scraper/data/full_repos/290662746
git clone --depth 1 --no-tags https://github.com/Sameer-SD/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/287962611
git clone --depth 1 --no-tags https://github.com/jpsety/test.git f:/verilog_sva_gh_scraper/data/full_repos/287819363
git clone --depth 1 --no-tags https://github.com/scottydoesntknow4tran/Finite-State-Machines.git f:/verilog_sva_gh_scraper/data/full_repos/287876578
git clone --depth 1 --no-tags https://github.com/NicoleDaiPra/dlx.git f:/verilog_sva_gh_scraper/data/full_repos/285535141
git clone --depth 1 --no-tags https://github.com/govilharsh/Switch-Debouncing-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/285307432
git clone --depth 1 --no-tags https://github.com/Klexis/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/285618007
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX2_5.git f:/verilog_sva_gh_scraper/data/full_repos/285382122
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/First_Pool.git f:/verilog_sva_gh_scraper/data/full_repos/287440207
git clone --depth 1 --no-tags https://github.com/BenLand100/axi_server.git f:/verilog_sva_gh_scraper/data/full_repos/289026424
git clone --depth 1 --no-tags https://github.com/sirius1b/ECE_270_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/288750216
git clone --depth 1 --no-tags https://github.com/x3cs/x3cs-core.git f:/verilog_sva_gh_scraper/data/full_repos/288549251
git clone --depth 1 --no-tags https://github.com/alexyavni/ECE552.git f:/verilog_sva_gh_scraper/data/full_repos/284865223
git clone --depth 1 --no-tags https://github.com/deny72/2020Summer.git f:/verilog_sva_gh_scraper/data/full_repos/284874386
git clone --depth 1 --no-tags https://github.com/pel19072/Lab_3_Tablas_de_verdad.git f:/verilog_sva_gh_scraper/data/full_repos/284386565
git clone --depth 1 --no-tags https://github.com/dsrasheed/ece337.git f:/verilog_sva_gh_scraper/data/full_repos/290305464
git clone --depth 1 --no-tags https://github.com/nexusbryan/lift_controller.git f:/verilog_sva_gh_scraper/data/full_repos/284054746
git clone --depth 1 --no-tags https://github.com/pu19249/Repositorio-D1-19249.git f:/verilog_sva_gh_scraper/data/full_repos/284339683
git clone --depth 1 --no-tags https://github.com/pel19072/Laboratorio_3.git f:/verilog_sva_gh_scraper/data/full_repos/284202832
git clone --depth 1 --no-tags https://github.com/dknowuser/VerilogLabs.git f:/verilog_sva_gh_scraper/data/full_repos/284465884
git clone --depth 1 --no-tags https://github.com/valeelorraine/Laboratorios_Digital.git f:/verilog_sva_gh_scraper/data/full_repos/284511057
git clone --depth 1 --no-tags https://github.com/a-samara/de2.git f:/verilog_sva_gh_scraper/data/full_repos/285117634
git clone --depth 1 --no-tags https://github.com/snehra0224/pong_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/285933479
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Adder_32.git f:/verilog_sva_gh_scraper/data/full_repos/285379731
git clone --depth 1 --no-tags https://github.com/jgabriellacerda/MIPS_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/288582308
git clone --depth 1 --no-tags https://github.com/i-navneet/CombinationalALU.git f:/verilog_sva_gh_scraper/data/full_repos/287498307
git clone --depth 1 --no-tags https://github.com/wikdin/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/287615510
git clone --depth 1 --no-tags https://github.com/lyuyangly/async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/287674652
git clone --depth 1 --no-tags https://github.com/phiel17/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/287721013
git clone --depth 1 --no-tags https://github.com/MAGP116/Dance-game-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/287600611
git clone --depth 1 --no-tags https://github.com/ankit8866/tic_tac_toe_digital.git f:/verilog_sva_gh_scraper/data/full_repos/286537299
git clone --depth 1 --no-tags https://github.com/Nitesh1421/project.git f:/verilog_sva_gh_scraper/data/full_repos/292328094
git clone --depth 1 --no-tags https://github.com/CellWizard/FSMP.git f:/verilog_sva_gh_scraper/data/full_repos/286724732
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/Real_Time_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/286143329
git clone --depth 1 --no-tags https://github.com/vajrala2001/digitalwatch.git f:/verilog_sva_gh_scraper/data/full_repos/286154721
git clone --depth 1 --no-tags https://github.com/mfkiwl/2_way_superscalar_out_of_order_processor.git f:/verilog_sva_gh_scraper/data/full_repos/289218359
git clone --depth 1 --no-tags https://github.com/xl86305955/SME.git f:/verilog_sva_gh_scraper/data/full_repos/290260099
git clone --depth 1 --no-tags https://github.com/sthao0/CPE64.git f:/verilog_sva_gh_scraper/data/full_repos/292418633
git clone --depth 1 --no-tags https://github.com/JoseLuisA-P/LaboratorioDeElectronicaDigital.git f:/verilog_sva_gh_scraper/data/full_repos/285044581
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Second_Pool.git f:/verilog_sva_gh_scraper/data/full_repos/287441851
git clone --depth 1 --no-tags https://github.com/ZukLim/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/285536830
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/284440512
git clone --depth 1 --no-tags https://github.com/DevidLis/32-Bit-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/285764197
git clone --depth 1 --no-tags https://github.com/gar19421/digital1_lab04.git f:/verilog_sva_gh_scraper/data/full_repos/286265005
git clone --depth 1 --no-tags https://github.com/JourneyBean/SCNU-FPGA-Board-Testing.git f:/verilog_sva_gh_scraper/data/full_repos/286376807
git clone --depth 1 --no-tags https://github.com/twyayaya/Testttt.git f:/verilog_sva_gh_scraper/data/full_repos/287764242
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab05.git f:/verilog_sva_gh_scraper/data/full_repos/287830455
git clone --depth 1 --no-tags https://github.com/HLhello/about_risccpu.git f:/verilog_sva_gh_scraper/data/full_repos/288605949
git clone --depth 1 --no-tags https://github.com/ckarfa/RTL_LOCKING.git f:/verilog_sva_gh_scraper/data/full_repos/288666970
git clone --depth 1 --no-tags https://github.com/justinabate/sorter.git f:/verilog_sva_gh_scraper/data/full_repos/291928981
git clone --depth 1 --no-tags https://github.com/NivethithaArumugam/traffic_light_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/291062832
git clone --depth 1 --no-tags https://github.com/aprv0088/32-Bit-Pipelined-RISC-processor.git f:/verilog_sva_gh_scraper/data/full_repos/290543638
git clone --depth 1 --no-tags https://github.com/princess-garchomp/verilog_basics.git f:/verilog_sva_gh_scraper/data/full_repos/292312383
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Flopenr.git f:/verilog_sva_gh_scraper/data/full_repos/285380785
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/RF.git f:/verilog_sva_gh_scraper/data/full_repos/285383447
git clone --depth 1 --no-tags https://github.com/Vishal18e/game_tic_toc.git f:/verilog_sva_gh_scraper/data/full_repos/283977366
git clone --depth 1 --no-tags https://github.com/Men19673/Electronica-Digital.git f:/verilog_sva_gh_scraper/data/full_repos/284363351
git clone --depth 1 --no-tags https://github.com/SaichethanDevaruppula/edge-detection-with-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/284402786
git clone --depth 1 --no-tags https://github.com/xyyangkun/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/284176750
git clone --depth 1 --no-tags https://github.com/kekellner/ejemplosDigital1.git f:/verilog_sva_gh_scraper/data/full_repos/284784831
git clone --depth 1 --no-tags https://github.com/gar19163/Laboratorios-Digital_1.git f:/verilog_sva_gh_scraper/data/full_repos/288860178
git clone --depth 1 --no-tags https://github.com/lulopez27/ProyectoFinalDigitalesMicrocontroller.git f:/verilog_sva_gh_scraper/data/full_repos/288205206
git clone --depth 1 --no-tags https://github.com/AnshulDesai/ECE385-Final-Project-Pac-Man-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/288319051
git clone --depth 1 --no-tags https://github.com/AssisRaphael/Processador_basico_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/291472048
git clone --depth 1 --no-tags https://github.com/Void-7/MIPS32_Single_Cyle_Cpu.git f:/verilog_sva_gh_scraper/data/full_repos/291381033
git clone --depth 1 --no-tags https://github.com/grympan/Digital_Logic_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/291273273
git clone --depth 1 --no-tags https://github.com/NasimHamrahIndustries/NHI.git f:/verilog_sva_gh_scraper/data/full_repos/290851740
git clone --depth 1 --no-tags https://github.com/ptssmi/EmbeddedSystems.git f:/verilog_sva_gh_scraper/data/full_repos/290039941
git clone --depth 1 --no-tags https://github.com/2NegociadorConner2/Airplane_Barrage_Game-.git f:/verilog_sva_gh_scraper/data/full_repos/284258565
git clone --depth 1 --no-tags https://github.com/pap19836/Digital1_Stefano_Papadopolo.git f:/verilog_sva_gh_scraper/data/full_repos/284102385
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab04.git f:/verilog_sva_gh_scraper/data/full_repos/286122632
git clone --depth 1 --no-tags https://github.com/nguyentiendung2112/output_vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/286178645
git clone --depth 1 --no-tags https://github.com/kearnsm2atwit/ADCD-Final-Project---FPGA-Oven.git f:/verilog_sva_gh_scraper/data/full_repos/285868591
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/SPLICE_PCJ.git f:/verilog_sva_gh_scraper/data/full_repos/285383958
git clone --depth 1 --no-tags https://github.com/EstephanZ246/Laboratorio_4.git f:/verilog_sva_gh_scraper/data/full_repos/286228914
git clone --depth 1 --no-tags https://github.com/PulseRain/MCU_Master_Platform.git f:/verilog_sva_gh_scraper/data/full_repos/286401351
git clone --depth 1 --no-tags https://github.com/rachelbe/divider.git f:/verilog_sva_gh_scraper/data/full_repos/286851673
git clone --depth 1 --no-tags https://github.com/shailendrakmr/UART-communication-on-FPGA-board.git f:/verilog_sva_gh_scraper/data/full_repos/286685945
git clone --depth 1 --no-tags https://github.com/mhall24/virt20_data.git f:/verilog_sva_gh_scraper/data/full_repos/287574250
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Second_CNN.git f:/verilog_sva_gh_scraper/data/full_repos/287440922
git clone --depth 1 --no-tags https://github.com/haozhanguk/AZPRcpu.git f:/verilog_sva_gh_scraper/data/full_repos/288366364
git clone --depth 1 --no-tags https://github.com/prethigasugumar/gcd.git f:/verilog_sva_gh_scraper/data/full_repos/284524508
git clone --depth 1 --no-tags https://github.com/AZarenejad/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/284472740
git clone --depth 1 --no-tags https://github.com/peterklem/oven_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/285626105
git clone --depth 1 --no-tags https://github.com/foxxy777/asynchronous_fifo_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/288956288
git clone --depth 1 --no-tags https://github.com/Moris-IIIT/CPU_8Bit.git f:/verilog_sva_gh_scraper/data/full_repos/291624558
git clone --depth 1 --no-tags https://github.com/YixingShen/myVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/291717267
git clone --depth 1 --no-tags https://github.com/BlackGlory618/SEA-Digital-Recognition.git f:/verilog_sva_gh_scraper/data/full_repos/284048380
git clone --depth 1 --no-tags https://github.com/sssanikhani/Memory-Hierarchy.git f:/verilog_sva_gh_scraper/data/full_repos/285116849
git clone --depth 1 --no-tags https://github.com/rwang5688/task_execution_pipeline_aws_cn.git f:/verilog_sva_gh_scraper/data/full_repos/290120367
git clone --depth 1 --no-tags https://github.com/ashokn414/UART.git f:/verilog_sva_gh_scraper/data/full_repos/288930580
git clone --depth 1 --no-tags https://github.com/rcslab/Metal.git f:/verilog_sva_gh_scraper/data/full_repos/291182906
git clone --depth 1 --no-tags https://github.com/mfkiwl/fpga_vliw.git f:/verilog_sva_gh_scraper/data/full_repos/288817997
git clone --depth 1 --no-tags https://github.com/rfrazier716/verilog_tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/291806157
git clone --depth 1 --no-tags https://github.com/itvchi/FPGA_PONG.git f:/verilog_sva_gh_scraper/data/full_repos/291729981
git clone --depth 1 --no-tags https://github.com/rahemjot/ECE3300L_07_31_20.git f:/verilog_sva_gh_scraper/data/full_repos/284347578
