$date
	Wed Nov 20 17:47:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module Dff_inst $end
$var wire 1 # D $end
$var wire 1 " clk $end
$var wire 1 $ clk_n $end
$var wire 1 ! Q $end
$var wire 1 % D1 $end
$scope module Master $end
$var wire 1 # D $end
$var wire 1 & Dn $end
$var wire 1 % Q $end
$var wire 1 ' Qn $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var wire 1 $ clk $end
$upscope $end
$scope module Slave $end
$var wire 1 % D $end
$var wire 1 * Dn $end
$var wire 1 ! Q $end
$var wire 1 + Qn $end
$var wire 1 , R $end
$var wire 1 - S $end
$var wire 1 " clk $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
x+
1*
0)
1(
1'
1&
0%
1$
0#
0"
x!
$end
#2
0*
1%
0(
0'
0&
1)
1#
#4
1'
1*
0%
1(
1&
0)
0#
#5
1+
0(
0!
0$
1,
1"
#6
0&
1#
#8
1&
0#
#10
0*
1%
0'
0&
1)
1$
0,
1#
0"
#12
1'
1*
0%
1(
1&
0)
0#
#14
0*
1%
0(
0'
0&
1)
1#
#15
1!
0)
0+
0$
1-
1"
#16
1&
0#
#18
0&
1#
#20
1'
1*
0%
1(
1&
1$
0-
0#
0"
#22
0*
1%
0(
0'
0&
1)
1#
#24
1'
1*
0%
1(
1&
0)
0#
#25
1+
0(
0!
0$
1,
1"
#26
0&
1#
#28
1&
0#
#30
0*
1%
0'
0&
1)
1$
0,
1#
0"
#32
1'
1*
0%
1(
1&
0)
0#
#34
0*
1%
0(
0'
0&
1)
1#
#35
1!
0)
0+
0$
1-
1"
#36
1&
0#
#38
0&
1#
#40
1'
1*
0%
1(
1&
1$
0-
0#
0"
