src/sd.o src/sd.o: ../src/sd.c \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xparameters.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xparameters_ps.h \
 ../src/fsbl.h ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_io.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_types.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_printf.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xparameters.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/bspconfig.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_printf.h \
 ../src/pcap.h ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xdevcfg.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xdevcfg_hw.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_io.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xstatus.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_assert.h \
 ../src/fsbl_debug.h \
 F:\TUTORIAL\FPGA\fpga-saghafi\Digital_design\08\BLINK_Z00\BLINK_Z00.sdk\BLINK_Z0_Block_wrapper_hw_platform_1/ps7_init.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xstatus.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/ff.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/integer.h \
 ../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/ffconf.h ../src/sd.h

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xparameters.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xparameters_ps.h:

../src/fsbl.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_io.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_types.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_printf.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xparameters.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/bspconfig.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xpseudo_asm.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_printf.h:

../src/pcap.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xdevcfg.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xdevcfg_hw.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_io.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xstatus.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xil_assert.h:

../src/fsbl_debug.h:

F:\TUTORIAL\FPGA\fpga-saghafi\Digital_design\08\BLINK_Z00\BLINK_Z00.sdk\BLINK_Z0_Block_wrapper_hw_platform_1/ps7_init.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/xstatus.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/ff.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/integer.h:

../../blink_zo_FSBL_bsp/ps7_cortexa9_0/include/ffconf.h:

../src/sd.h:
