Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 04:54:29 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_56_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.912ns (27.462%)  route 2.409ns (72.538%))
  Logic Levels:           9  (CARRY8=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 5.676 - 4.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.170ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.155ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=14022, routed)       1.229     2.180    Delay1No18_instance/clk_IBUF_BUFG
    SLICE_X131Y473       FDCE                                         r  Delay1No18_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y473       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.259 r  Delay1No18_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.606     2.865    Delay1No18_instance/Q[26]
    SLICE_X125Y453       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.013 r  Delay1No18_instance/geqOp_carry__0_i_11/O
                         net (fo=1, routed)           0.011     3.024    Sum1_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X125Y453       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.179 r  Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.205    Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y454       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.257 r  Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.457     3.714    Delay1No18_instance/CO[0]
    SLICE_X128Y453       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     3.766 r  Delay1No18_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=2, routed)           0.336     4.102    Delay1No18_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X126Y452       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.155 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.102     4.257    Delay1No18_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X126Y452       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.355 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.303     4.658    Delay1No19_instance/shiftVal__5[0]
    SLICE_X123Y448       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     4.806 r  Delay1No19_instance/shiftedFracY_d1[35]_i_2/O
                         net (fo=4, routed)           0.242     5.048    Delay1No19_instance/level2[12]
    SLICE_X123Y455       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     5.138 r  Delay1No19_instance/shiftedFracY_d1[31]_i_3/O
                         net (fo=2, routed)           0.254     5.392    Delay1No19_instance/level4[11]
    SLICE_X126Y452       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     5.429 r  Delay1No19_instance/shiftedFracY_d1[31]_i_1/O
                         net (fo=1, routed)           0.072     5.501    Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY[20]
    SLICE_X126Y452       FDRE                                         r  Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=14022, routed)       1.016     5.676    Sum1_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y452       FDRE                                         r  Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/C
                         clock pessimism              0.359     6.035    
                         clock uncertainty           -0.035     5.999    
    SLICE_X126Y452       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.024    Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  0.524    




