set PDK_PATH    ../../../MITLL_90_Dec2019/MITLL_PDK
set STDLIB_PATH ../../../MITLL_90_Dec2019/MITLL90_STDLIB_8T/2019.12.20
set IOLIB_PATH ../../../MITLL_90_Dec2019/MITLL90_IOPads_5_1_1

set designName    top_chip
set init_top_cell top_chip
set init_verilog  prePnR_netlist/top_chip.v
set init_io_file  ./scripts/top_chip.io
