STATIC T_1\r\nF_1 (\r\nT_2 V_1 ,\r\nint V_2 )\r\n{\r\nif ( V_2 ) {\r\nASSERT ( V_1 != 0 ) ;\r\nreturn V_3 ;\r\n}\r\nreturn V_4 ;\r\n}\r\nvoid\r\nF_2 (\r\nstruct V_5 * V_6 ,\r\nT_3 * V_7 ,\r\nint V_8 ,\r\nstruct V_9 * V_10 ,\r\nint V_11 )\r\n{\r\nstruct V_12 * V_13 = V_6 -> V_14 ;\r\nint V_15 ;\r\nT_4 * V_16 ;\r\nT_5 * V_17 ;\r\nT_4 * V_18 ;\r\nT_5 * V_19 ;\r\nif ( F_3 ( & V_13 -> V_20 ) )\r\nF_4 ( V_13 , V_10 , V_21 ,\r\nV_22 , 0 , 0 , V_6 -> V_23 ,\r\nV_24 | V_25 ) ;\r\nelse\r\nF_4 ( V_13 , V_10 , V_21 ,\r\nV_26 , 0 , 0 , V_6 -> V_23 ,\r\nV_24 ) ;\r\nV_10 -> V_27 = V_7 -> V_27 ;\r\nASSERT ( F_5 ( V_10 -> V_27 ) > 0 ) ;\r\nV_10 -> V_28 = V_7 -> V_28 ;\r\nV_15 = F_6 ( V_13 , V_8 , 0 ) ;\r\nV_16 = F_7 ( V_7 , 1 ) ;\r\nV_18 = F_8 ( V_13 , V_10 , 1 ) ;\r\nV_17 = F_9 ( V_7 , 1 , V_15 ) ;\r\nV_19 = F_10 ( V_13 , V_10 , 1 , V_11 ) ;\r\nV_15 = F_5 ( V_7 -> V_28 ) ;\r\nmemcpy ( V_18 , V_16 , sizeof( * V_16 ) * V_15 ) ;\r\nmemcpy ( V_19 , V_17 , sizeof( * V_17 ) * V_15 ) ;\r\n}\r\nSTATIC void\r\nF_11 (\r\nT_6 V_29 ,\r\nT_6 V_30 ,\r\nT_7 * V_31 )\r\n{\r\nint V_32 ;\r\nT_1 V_33 ;\r\nV_32 = ( int ) ( V_29 >> ( 64 - V_34 ) ) ;\r\nV_31 -> V_35 = ( ( V_36 ) V_29 &\r\nF_12 ( 64 - V_34 ) ) >> 9 ;\r\n#if V_37\r\nV_31 -> V_38 = ( ( ( V_39 ) V_29 & F_12 ( 9 ) ) << 43 ) |\r\n( ( ( V_39 ) V_30 ) >> 21 ) ;\r\n#else\r\n#ifdef F_13\r\n{\r\nT_8 V_40 ;\r\nV_40 = ( ( ( T_8 ) V_29 & F_12 ( 9 ) ) << 43 ) |\r\n( ( ( T_8 ) V_30 ) >> 21 ) ;\r\nASSERT ( ( V_40 >> 32 ) == 0 || F_14 ( V_40 ) ) ;\r\nV_31 -> V_38 = ( V_39 ) V_40 ;\r\n}\r\n#else\r\nV_31 -> V_38 = ( V_39 ) ( ( ( T_8 ) V_30 ) >> 21 ) ;\r\n#endif\r\n#endif\r\nV_31 -> V_41 = ( T_2 ) ( V_30 & F_12 ( 21 ) ) ;\r\nif ( V_32 ) {\r\nASSERT ( V_31 -> V_41 != 0 ) ;\r\nV_33 = V_3 ;\r\n} else\r\nV_33 = V_4 ;\r\nV_31 -> V_42 = V_33 ;\r\n}\r\nvoid\r\nF_15 (\r\nT_9 * V_43 ,\r\nT_7 * V_31 )\r\n{\r\nF_11 ( V_43 -> V_29 , V_43 -> V_30 , V_31 ) ;\r\n}\r\nT_2\r\nF_16 (\r\nT_9 * V_43 )\r\n{\r\nreturn ( T_2 ) ( V_43 -> V_30 & F_12 ( 21 ) ) ;\r\n}\r\nV_39\r\nF_17 (\r\nT_9 * V_43 )\r\n{\r\n#if V_37\r\nreturn ( ( ( V_39 ) V_43 -> V_29 & F_12 ( 9 ) ) << 43 ) |\r\n( ( ( V_39 ) V_43 -> V_30 ) >> 21 ) ;\r\n#else\r\n#ifdef F_13\r\nT_8 V_40 ;\r\nV_40 = ( ( ( T_8 ) V_43 -> V_29 & F_12 ( 9 ) ) << 43 ) |\r\n( ( ( T_8 ) V_43 -> V_30 ) >> 21 ) ;\r\nASSERT ( ( V_40 >> 32 ) == 0 || F_14 ( V_40 ) ) ;\r\nreturn ( V_39 ) V_40 ;\r\n#else\r\nreturn ( V_39 ) ( ( ( T_8 ) V_43 -> V_30 ) >> 21 ) ;\r\n#endif\r\n#endif\r\n}\r\nV_36\r\nF_18 (\r\nT_9 * V_43 )\r\n{\r\nreturn ( ( V_36 ) V_43 -> V_29 &\r\nF_12 ( 64 - V_34 ) ) >> 9 ;\r\n}\r\nT_1\r\nF_19 (\r\nT_9 * V_43 )\r\n{\r\nint V_32 ;\r\nV_32 = ( int ) ( ( V_43 -> V_29 ) >> ( 64 - V_34 ) ) ;\r\nreturn F_1 ( F_16 ( V_43 ) ,\r\nV_32 ) ;\r\n}\r\nT_2\r\nF_20 (\r\nT_10 * V_43 )\r\n{\r\nreturn ( T_2 ) ( F_21 ( V_43 -> V_30 ) & F_12 ( 21 ) ) ;\r\n}\r\nV_36\r\nF_22 (\r\nT_10 * V_43 )\r\n{\r\nreturn ( ( V_36 ) F_21 ( V_43 -> V_29 ) &\r\nF_12 ( 64 - V_34 ) ) >> 9 ;\r\n}\r\nvoid\r\nF_23 (\r\nT_9 * V_43 ,\r\nV_36 V_44 ,\r\nV_39 V_45 ,\r\nT_2 V_46 ,\r\nT_1 V_47 )\r\n{\r\nint V_2 = ( V_47 == V_4 ) ? 0 : 1 ;\r\nASSERT ( V_47 == V_4 || V_47 == V_3 ) ;\r\nASSERT ( ( V_44 & F_24 ( 64 - V_48 ) ) == 0 ) ;\r\nASSERT ( ( V_46 & F_24 ( 64 - V_49 ) ) == 0 ) ;\r\n#if V_37\r\nASSERT ( ( V_45 & F_24 ( 64 - V_50 ) ) == 0 ) ;\r\nV_43 -> V_29 = ( ( V_51 ) V_2 << 63 ) |\r\n( ( V_51 ) V_44 << 9 ) |\r\n( ( V_51 ) V_45 >> 43 ) ;\r\nV_43 -> V_30 = ( ( V_51 ) V_45 << 21 ) |\r\n( ( V_51 ) V_46 &\r\n( V_51 ) F_12 ( 21 ) ) ;\r\n#else\r\nif ( F_25 ( V_45 ) ) {\r\nV_43 -> V_29 = ( ( V_51 ) V_2 << 63 ) |\r\n( ( V_51 ) V_44 << 9 ) |\r\n( V_51 ) F_12 ( 9 ) ;\r\nV_43 -> V_30 = F_24 ( 11 ) |\r\n( ( V_51 ) V_45 << 21 ) |\r\n( ( V_51 ) V_46 &\r\n( V_51 ) F_12 ( 21 ) ) ;\r\n} else {\r\nV_43 -> V_29 = ( ( V_51 ) V_2 << 63 ) |\r\n( ( V_51 ) V_44 << 9 ) ;\r\nV_43 -> V_30 = ( ( V_51 ) V_45 << 21 ) |\r\n( ( V_51 ) V_46 &\r\n( V_51 ) F_12 ( 21 ) ) ;\r\n}\r\n#endif\r\n}\r\nvoid\r\nF_26 (\r\nT_9 * V_43 ,\r\nT_7 * V_31 )\r\n{\r\nF_23 ( V_43 , V_31 -> V_35 , V_31 -> V_38 ,\r\nV_31 -> V_41 , V_31 -> V_42 ) ;\r\n}\r\nvoid\r\nF_27 (\r\nT_10 * V_43 ,\r\nV_36 V_44 ,\r\nV_39 V_45 ,\r\nT_2 V_46 ,\r\nT_1 V_47 )\r\n{\r\nint V_2 = ( V_47 == V_4 ) ? 0 : 1 ;\r\nASSERT ( V_47 == V_4 || V_47 == V_3 ) ;\r\nASSERT ( ( V_44 & F_24 ( 64 - V_48 ) ) == 0 ) ;\r\nASSERT ( ( V_46 & F_24 ( 64 - V_49 ) ) == 0 ) ;\r\n#if V_37\r\nASSERT ( ( V_45 & F_24 ( 64 - V_50 ) ) == 0 ) ;\r\nV_43 -> V_29 = F_28 (\r\n( ( V_51 ) V_2 << 63 ) |\r\n( ( V_51 ) V_44 << 9 ) |\r\n( ( V_51 ) V_45 >> 43 ) ) ;\r\nV_43 -> V_30 = F_28 (\r\n( ( V_51 ) V_45 << 21 ) |\r\n( ( V_51 ) V_46 &\r\n( V_51 ) F_12 ( 21 ) ) ) ;\r\n#else\r\nif ( F_25 ( V_45 ) ) {\r\nV_43 -> V_29 = F_28 (\r\n( ( V_51 ) V_2 << 63 ) |\r\n( ( V_51 ) V_44 << 9 ) |\r\n( V_51 ) F_12 ( 9 ) ) ;\r\nV_43 -> V_30 = F_28 ( F_24 ( 11 ) |\r\n( ( V_51 ) V_45 << 21 ) |\r\n( ( V_51 ) V_46 &\r\n( V_51 ) F_12 ( 21 ) ) ) ;\r\n} else {\r\nV_43 -> V_29 = F_28 (\r\n( ( V_51 ) V_2 << 63 ) |\r\n( ( V_51 ) V_44 << 9 ) ) ;\r\nV_43 -> V_30 = F_28 (\r\n( ( V_51 ) V_45 << 21 ) |\r\n( ( V_51 ) V_46 &\r\n( V_51 ) F_12 ( 21 ) ) ) ;\r\n}\r\n#endif\r\n}\r\nSTATIC void\r\nF_29 (\r\nT_10 * V_43 ,\r\nT_7 * V_31 )\r\n{\r\nF_27 ( V_43 , V_31 -> V_35 , V_31 -> V_38 ,\r\nV_31 -> V_41 , V_31 -> V_42 ) ;\r\n}\r\nvoid\r\nF_30 (\r\nT_9 * V_43 ,\r\nT_2 V_52 )\r\n{\r\nASSERT ( ( V_52 & F_24 ( 43 ) ) == 0 ) ;\r\nV_43 -> V_30 = ( V_43 -> V_30 & ( V_51 ) F_24 ( 43 ) ) |\r\n( V_51 ) ( V_52 & F_12 ( 21 ) ) ;\r\n}\r\nvoid\r\nF_31 (\r\nT_9 * V_43 ,\r\nV_39 V_52 )\r\n{\r\n#if V_37\r\nASSERT ( ( V_52 & F_24 ( 12 ) ) == 0 ) ;\r\nV_43 -> V_29 = ( V_43 -> V_29 & ( V_51 ) F_24 ( 55 ) ) |\r\n( V_51 ) ( V_52 >> 43 ) ;\r\nV_43 -> V_30 = ( V_43 -> V_30 & ( V_51 ) F_12 ( 21 ) ) |\r\n( V_51 ) ( V_52 << 21 ) ;\r\n#else\r\nif ( F_25 ( V_52 ) ) {\r\nV_43 -> V_29 |= ( V_51 ) F_12 ( 9 ) ;\r\nV_43 -> V_30 = ( V_51 ) F_24 ( 11 ) |\r\n( ( V_51 ) V_52 << 21 ) |\r\n( V_43 -> V_30 & ( V_51 ) F_12 ( 21 ) ) ;\r\n} else {\r\nV_43 -> V_29 &= ~ ( V_51 ) F_12 ( 9 ) ;\r\nV_43 -> V_30 = ( ( V_51 ) V_52 << 21 ) |\r\n( V_43 -> V_30 & ( V_51 ) F_12 ( 21 ) ) ;\r\n}\r\n#endif\r\n}\r\nvoid\r\nF_32 (\r\nT_9 * V_43 ,\r\nV_36 V_52 )\r\n{\r\nASSERT ( ( V_52 & F_24 ( 9 ) ) == 0 ) ;\r\nV_43 -> V_29 = ( V_43 -> V_29 & ( V_51 ) F_24 ( 1 ) ) |\r\n( ( V_51 ) V_52 << 9 ) |\r\n( V_43 -> V_29 & ( V_51 ) F_12 ( 9 ) ) ;\r\n}\r\nvoid\r\nF_33 (\r\nT_9 * V_43 ,\r\nT_1 V_52 )\r\n{\r\nASSERT ( V_52 == V_4 || V_52 == V_3 ) ;\r\nif ( V_52 == V_4 )\r\nV_43 -> V_29 &= F_12 ( 64 - V_34 ) ;\r\nelse\r\nV_43 -> V_29 |= F_24 ( V_34 ) ;\r\n}\r\nvoid\r\nF_34 (\r\nstruct V_12 * V_13 ,\r\nstruct V_9 * V_10 ,\r\nint V_11 ,\r\nT_3 * V_7 ,\r\nint V_8 )\r\n{\r\nint V_15 ;\r\nT_4 * V_16 ;\r\nT_5 * V_17 ;\r\nT_4 * V_18 ;\r\nT_5 * V_19 ;\r\nif ( F_3 ( & V_13 -> V_20 ) ) {\r\nASSERT ( V_10 -> V_53 == F_35 ( V_22 ) ) ;\r\nASSERT ( F_36 ( & V_10 -> V_54 . V_55 . V_56 , & V_13 -> V_20 . V_57 ) ) ;\r\nASSERT ( V_10 -> V_54 . V_55 . V_58 ==\r\nF_28 ( V_21 ) ) ;\r\n} else\r\nASSERT ( V_10 -> V_53 == F_35 ( V_26 ) ) ;\r\nASSERT ( V_10 -> V_54 . V_55 . V_59 == F_28 ( V_60 ) ) ;\r\nASSERT ( V_10 -> V_54 . V_55 . V_61 == F_28 ( V_60 ) ) ;\r\nASSERT ( V_10 -> V_27 != 0 ) ;\r\nV_7 -> V_27 = V_10 -> V_27 ;\r\nV_7 -> V_28 = V_10 -> V_28 ;\r\nV_15 = F_6 ( V_13 , V_8 , 0 ) ;\r\nV_16 = F_8 ( V_13 , V_10 , 1 ) ;\r\nV_18 = F_7 ( V_7 , 1 ) ;\r\nV_17 = F_10 ( V_13 , V_10 , 1 , V_11 ) ;\r\nV_19 = F_9 ( V_7 , 1 , V_15 ) ;\r\nV_15 = F_5 ( V_7 -> V_28 ) ;\r\nmemcpy ( V_18 , V_16 , sizeof( * V_16 ) * V_15 ) ;\r\nmemcpy ( V_19 , V_17 , sizeof( * V_17 ) * V_15 ) ;\r\n}\r\nint\r\nF_37 (\r\nT_11 * V_62 ,\r\nT_12 V_63 ,\r\nT_12 V_64 )\r\n{\r\nfor (; V_64 > 0 ; V_64 -- , V_63 ++ ) {\r\nT_9 * V_65 = F_38 ( V_62 , V_63 ) ;\r\nif ( ( V_65 -> V_29 >>\r\n( 64 - V_34 ) ) != 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn 1 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nSTATIC struct V_66 *\r\nF_39 (\r\nstruct V_66 * V_67 )\r\n{\r\nstruct V_66 * V_68 ;\r\nV_68 = F_40 ( V_67 -> V_69 , V_67 -> V_70 ,\r\nV_67 -> V_71 . V_40 . V_6 , V_67 -> V_71 . V_40 . V_72 ) ;\r\nV_68 -> V_71 . V_40 . V_73 = V_67 -> V_71 . V_40 . V_73 ;\r\nV_68 -> V_71 . V_40 . V_74 = V_67 -> V_71 . V_40 . V_74 ;\r\nV_68 -> V_71 . V_40 . V_75 = V_67 -> V_71 . V_40 . V_75 ;\r\nreturn V_68 ;\r\n}\r\nSTATIC void\r\nF_41 (\r\nstruct V_66 * V_76 ,\r\nstruct V_66 * V_77 )\r\n{\r\nASSERT ( ( V_77 -> V_71 . V_40 . V_73 != V_78 ) ||\r\n( V_77 -> V_71 . V_40 . V_6 -> V_79 . V_80 & V_81 ) ) ;\r\nASSERT ( V_77 -> V_71 . V_40 . V_74 == V_76 -> V_71 . V_40 . V_74 ) ;\r\nV_77 -> V_71 . V_40 . V_82 += V_76 -> V_71 . V_40 . V_82 ;\r\nV_77 -> V_71 . V_40 . V_73 = V_76 -> V_71 . V_40 . V_73 ;\r\nV_76 -> V_71 . V_40 . V_82 = 0 ;\r\n}\r\nSTATIC int\r\nF_42 (\r\nstruct V_66 * V_67 ,\r\nunion V_83 * V_84 ,\r\nunion V_83 * V_68 ,\r\nint V_85 ,\r\nint * V_86 )\r\n{\r\nT_13 args ;\r\nint error ;\r\nmemset ( & args , 0 , sizeof( args ) ) ;\r\nargs . V_87 = V_67 -> V_70 ;\r\nargs . V_13 = V_67 -> V_69 ;\r\nargs . V_88 = V_67 -> V_71 . V_40 . V_73 ;\r\nargs . V_73 = args . V_88 ;\r\nif ( args . V_88 == V_78 ) {\r\nargs . V_88 = F_21 ( V_84 -> V_55 ) ;\r\nargs . type = V_89 ;\r\nargs . V_90 = F_43 ( args . V_87 ) ;\r\n} else if ( V_67 -> V_71 . V_40 . V_74 -> V_91 ) {\r\nargs . type = V_89 ;\r\n} else {\r\nargs . type = V_92 ;\r\n}\r\nargs . V_93 = args . V_94 = args . V_95 = 1 ;\r\nargs . V_96 = V_67 -> V_71 . V_40 . V_75 & V_97 ;\r\nif ( ! args . V_96 && F_43 ( args . V_87 ) == 0 ) {\r\nerror = F_44 ( V_98 ) ;\r\ngoto V_99;\r\n}\r\nerror = F_45 ( & args ) ;\r\nif ( error )\r\ngoto V_99;\r\nif ( args . V_88 == V_78 && args . V_90 ) {\r\nargs . V_88 = 0 ;\r\nargs . type = V_100 ;\r\nargs . V_90 = 0 ;\r\nerror = F_45 ( & args ) ;\r\nif ( error )\r\ngoto V_99;\r\nV_67 -> V_71 . V_40 . V_74 -> V_91 = 1 ;\r\n}\r\nif ( args . V_88 == V_78 ) {\r\nF_46 ( V_67 , V_101 ) ;\r\n* V_86 = 0 ;\r\nreturn 0 ;\r\n}\r\nASSERT ( args . V_102 == 1 ) ;\r\nV_67 -> V_71 . V_40 . V_73 = args . V_88 ;\r\nV_67 -> V_71 . V_40 . V_82 ++ ;\r\nV_67 -> V_71 . V_40 . V_6 -> V_79 . V_103 ++ ;\r\nF_47 ( args . V_87 , V_67 -> V_71 . V_40 . V_6 , V_104 ) ;\r\nF_48 ( args . V_87 , V_67 -> V_71 . V_40 . V_6 ,\r\nV_105 , 1L ) ;\r\nV_68 -> V_55 = F_28 ( args . V_88 ) ;\r\nF_46 ( V_67 , V_101 ) ;\r\n* V_86 = 1 ;\r\nreturn 0 ;\r\nV_99:\r\nF_46 ( V_67 , V_106 ) ;\r\nreturn error ;\r\n}\r\nSTATIC int\r\nF_49 (\r\nstruct V_66 * V_67 ,\r\nstruct V_107 * V_108 )\r\n{\r\nstruct V_12 * V_13 = V_67 -> V_69 ;\r\nstruct V_5 * V_6 = V_67 -> V_71 . V_40 . V_6 ;\r\nstruct V_109 * V_87 = V_67 -> V_70 ;\r\nV_39 V_88 = F_50 ( V_13 , F_51 ( V_108 ) ) ;\r\nF_52 ( V_88 , 1 , V_67 -> V_71 . V_40 . V_74 , V_13 ) ;\r\nV_6 -> V_79 . V_103 -- ;\r\nF_47 ( V_87 , V_6 , V_104 ) ;\r\nF_48 ( V_87 , V_6 , V_105 , - 1L ) ;\r\nF_53 ( V_87 , V_108 ) ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_54 (\r\nstruct V_66 * V_67 ,\r\nint V_110 )\r\n{\r\nif ( V_110 == V_67 -> V_111 - 1 ) {\r\nstruct V_112 * V_62 ;\r\nV_62 = F_55 ( V_67 -> V_71 . V_40 . V_6 ,\r\nV_67 -> V_71 . V_40 . V_72 ) ;\r\nreturn F_56 ( V_67 -> V_69 ,\r\nV_62 -> V_113 , V_110 == 0 ) / 2 ;\r\n}\r\nreturn V_67 -> V_69 -> V_114 [ V_110 != 0 ] ;\r\n}\r\nint\r\nF_57 (\r\nstruct V_66 * V_67 ,\r\nint V_110 )\r\n{\r\nif ( V_110 == V_67 -> V_111 - 1 ) {\r\nstruct V_112 * V_62 ;\r\nV_62 = F_55 ( V_67 -> V_71 . V_40 . V_6 ,\r\nV_67 -> V_71 . V_40 . V_72 ) ;\r\nreturn F_56 ( V_67 -> V_69 ,\r\nV_62 -> V_113 , V_110 == 0 ) ;\r\n}\r\nreturn V_67 -> V_69 -> V_115 [ V_110 != 0 ] ;\r\n}\r\nSTATIC int\r\nF_58 (\r\nstruct V_66 * V_67 ,\r\nint V_110 )\r\n{\r\nif ( V_110 != V_67 -> V_111 - 1 )\r\nreturn V_67 -> V_69 -> V_115 [ V_110 != 0 ] ;\r\nreturn F_6 ( V_67 -> V_69 , V_67 -> V_71 . V_40 . V_116 ,\r\nV_110 == 0 ) ;\r\n}\r\nSTATIC void\r\nF_59 (\r\nunion V_117 * V_118 ,\r\nunion V_119 * V_120 )\r\n{\r\nV_118 -> V_121 . V_35 =\r\nF_28 ( F_22 ( & V_120 -> V_121 ) ) ;\r\n}\r\nSTATIC void\r\nF_60 (\r\nunion V_117 * V_118 ,\r\nunion V_119 * V_120 )\r\n{\r\nASSERT ( V_118 -> V_121 . V_35 != 0 ) ;\r\nF_27 ( & V_120 -> V_121 , F_21 ( V_118 -> V_121 . V_35 ) ,\r\n0 , 0 , V_4 ) ;\r\n}\r\nSTATIC void\r\nF_61 (\r\nstruct V_66 * V_67 ,\r\nunion V_119 * V_120 )\r\n{\r\nF_29 ( & V_120 -> V_121 , & V_67 -> V_122 . V_40 ) ;\r\n}\r\nSTATIC void\r\nF_62 (\r\nstruct V_66 * V_67 ,\r\nunion V_83 * V_123 )\r\n{\r\nV_123 -> V_55 = 0 ;\r\n}\r\nSTATIC T_14\r\nF_63 (\r\nstruct V_66 * V_67 ,\r\nunion V_117 * V_118 )\r\n{\r\nreturn ( T_14 ) F_21 ( V_118 -> V_121 . V_35 ) -\r\nV_67 -> V_122 . V_40 . V_35 ;\r\n}\r\nstatic int\r\nF_64 (\r\nstruct V_107 * V_108 )\r\n{\r\nstruct V_12 * V_13 = V_108 -> V_124 -> V_125 ;\r\nstruct V_9 * V_126 = F_65 ( V_108 ) ;\r\nunsigned int V_110 ;\r\nswitch ( V_126 -> V_53 ) {\r\ncase F_35 ( V_22 ) :\r\nif ( ! F_3 ( & V_13 -> V_20 ) )\r\nreturn false ;\r\nif ( ! F_36 ( & V_126 -> V_54 . V_55 . V_56 , & V_13 -> V_20 . V_57 ) )\r\nreturn false ;\r\nif ( F_21 ( V_126 -> V_54 . V_55 . V_58 ) != V_108 -> V_127 )\r\nreturn false ;\r\nif ( F_21 ( V_126 -> V_54 . V_55 . V_128 ) == 0 )\r\nreturn false ;\r\ncase F_35 ( V_26 ) :\r\nbreak;\r\ndefault:\r\nreturn false ;\r\n}\r\nV_110 = F_5 ( V_126 -> V_27 ) ;\r\nif ( V_110 > F_66 ( V_13 -> V_129 [ 0 ] , V_13 -> V_129 [ 1 ] ) )\r\nreturn false ;\r\nif ( F_5 ( V_126 -> V_28 ) > V_13 -> V_115 [ V_110 != 0 ] )\r\nreturn false ;\r\nif ( ! V_126 -> V_54 . V_55 . V_59 ||\r\n( V_126 -> V_54 . V_55 . V_59 != F_28 ( V_60 ) &&\r\n! F_67 ( V_13 , F_21 ( V_126 -> V_54 . V_55 . V_59 ) ) ) )\r\nreturn false ;\r\nif ( ! V_126 -> V_54 . V_55 . V_61 ||\r\n( V_126 -> V_54 . V_55 . V_61 != F_28 ( V_60 ) &&\r\n! F_67 ( V_13 , F_21 ( V_126 -> V_54 . V_55 . V_61 ) ) ) )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic void\r\nF_68 (\r\nstruct V_107 * V_108 )\r\n{\r\nif ( ! ( F_69 ( V_108 ) &&\r\nF_64 ( V_108 ) ) ) {\r\nF_70 ( V_108 , V_130 ) ;\r\nF_71 ( V_131 , V_132 ,\r\nV_108 -> V_124 -> V_125 , V_108 -> V_133 ) ;\r\nF_72 ( V_108 , V_134 ) ;\r\n}\r\n}\r\nstatic void\r\nF_73 (\r\nstruct V_107 * V_108 )\r\n{\r\nif ( ! F_64 ( V_108 ) ) {\r\nF_74 ( V_108 -> V_124 -> V_125 , L_1 , V_108 -> V_127 ) ;\r\nF_70 ( V_108 , V_130 ) ;\r\nF_71 ( V_131 , V_132 ,\r\nV_108 -> V_124 -> V_125 , V_108 -> V_133 ) ;\r\nF_72 ( V_108 , V_134 ) ;\r\nreturn;\r\n}\r\nF_75 ( V_108 ) ;\r\n}\r\nSTATIC int\r\nF_76 (\r\nstruct V_66 * V_67 ,\r\nunion V_117 * V_135 ,\r\nunion V_117 * V_136 )\r\n{\r\nreturn F_21 ( V_135 -> V_121 . V_35 ) <\r\nF_21 ( V_136 -> V_121 . V_35 ) ;\r\n}\r\nSTATIC int\r\nF_77 (\r\nstruct V_66 * V_67 ,\r\nunion V_119 * V_137 ,\r\nunion V_119 * V_138 )\r\n{\r\nreturn F_22 ( & V_137 -> V_121 ) +\r\nF_20 ( & V_137 -> V_121 ) <=\r\nF_22 ( & V_138 -> V_121 ) ;\r\n}\r\nstruct V_66 *\r\nF_40 (\r\nstruct V_12 * V_13 ,\r\nstruct V_109 * V_87 ,\r\nstruct V_5 * V_6 ,\r\nint V_72 )\r\n{\r\nstruct V_112 * V_62 = F_55 ( V_6 , V_72 ) ;\r\nstruct V_66 * V_67 ;\r\nV_67 = F_78 ( V_139 , V_140 ) ;\r\nV_67 -> V_70 = V_87 ;\r\nV_67 -> V_69 = V_13 ;\r\nV_67 -> V_111 = F_5 ( V_62 -> V_141 -> V_27 ) + 1 ;\r\nV_67 -> V_142 = V_143 ;\r\nV_67 -> V_144 = V_13 -> V_20 . V_145 ;\r\nV_67 -> V_146 = & V_147 ;\r\nV_67 -> V_148 = V_24 | V_149 ;\r\nif ( F_3 ( & V_13 -> V_20 ) )\r\nV_67 -> V_148 |= V_25 ;\r\nV_67 -> V_71 . V_40 . V_116 = F_79 ( V_6 , V_72 ) ;\r\nV_67 -> V_71 . V_40 . V_6 = V_6 ;\r\nV_67 -> V_71 . V_40 . V_73 = V_78 ;\r\nV_67 -> V_71 . V_40 . V_74 = NULL ;\r\nV_67 -> V_71 . V_40 . V_82 = 0 ;\r\nV_67 -> V_71 . V_40 . V_75 = 0 ;\r\nV_67 -> V_71 . V_40 . V_72 = V_72 ;\r\nreturn V_67 ;\r\n}\r\nint\r\nF_56 (\r\nstruct V_12 * V_13 ,\r\nint V_150 ,\r\nint V_151 )\r\n{\r\nV_150 -= F_80 ( V_13 ) ;\r\nif ( V_151 )\r\nreturn V_150 / sizeof( T_10 ) ;\r\nreturn V_150 / ( sizeof( T_4 ) + sizeof( V_152 ) ) ;\r\n}\r\nint\r\nF_6 (\r\nstruct V_12 * V_13 ,\r\nint V_150 ,\r\nint V_151 )\r\n{\r\nV_150 -= sizeof( T_3 ) ;\r\nif ( V_151 )\r\nreturn V_150 / sizeof( V_153 ) ;\r\nreturn V_150 / ( sizeof( V_154 ) + sizeof( V_155 ) ) ;\r\n}
