<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1601" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1601{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1601{left:703px;bottom:48px;letter-spacing:-0.12px;}
#t3_1601{left:666px;bottom:29px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_1601{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1601{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t6_1601{left:96px;bottom:989px;letter-spacing:0.29px;word-spacing:-0.01px;}
#t7_1601{left:96px;bottom:968px;letter-spacing:0.47px;word-spacing:-0.03px;}
#t8_1601{left:96px;bottom:947px;letter-spacing:0.59px;word-spacing:-0.06px;}
#t9_1601{left:96px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ta_1601{left:96px;bottom:890px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_1601{left:96px;bottom:855px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_1601{left:96px;bottom:820px;letter-spacing:0.17px;word-spacing:0.01px;}
#td_1601{left:96px;bottom:798px;letter-spacing:0.13px;word-spacing:-0.11px;}
#te_1601{left:96px;bottom:777px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_1601{left:96px;bottom:742px;letter-spacing:0.17px;word-spacing:-0.03px;}
#tg_1601{left:96px;bottom:720px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_1601{left:96px;bottom:685px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_1601{left:96px;bottom:1022px;letter-spacing:0.29px;}
#tj_1601{left:716px;bottom:1022px;letter-spacing:0.19px;}
#tk_1601{left:99px;bottom:635px;letter-spacing:0.16px;}
#tl_1601{left:336px;bottom:635px;letter-spacing:0.18px;}
#tm_1601{left:446px;bottom:635px;letter-spacing:0.14px;}
#tn_1601{left:105px;bottom:608px;letter-spacing:0.12px;}
#to_1601{left:142px;bottom:608px;letter-spacing:0.15px;}
#tp_1601{left:211px;bottom:608px;letter-spacing:0.07px;}
#tq_1601{left:342px;bottom:608px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tr_1601{left:452px;bottom:608px;letter-spacing:0.12px;word-spacing:-0.01px;}
#ts_1601{left:105px;bottom:573px;letter-spacing:0.12px;}
#tt_1601{left:142px;bottom:573px;letter-spacing:0.15px;}
#tu_1601{left:211px;bottom:573px;letter-spacing:0.1px;}
#tv_1601{left:342px;bottom:573px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tw_1601{left:452px;bottom:580px;letter-spacing:0.12px;}
#tx_1601{left:452px;bottom:565px;letter-spacing:0.08px;word-spacing:0.02px;}
#ty_1601{left:105px;bottom:530px;letter-spacing:0.12px;}
#tz_1601{left:142px;bottom:530px;letter-spacing:0.15px;}
#t10_1601{left:211px;bottom:530px;}
#t11_1601{left:219px;bottom:530px;letter-spacing:0.18px;}
#t12_1601{left:342px;bottom:530px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t13_1601{left:383px;bottom:530px;letter-spacing:0.11px;}
#t14_1601{left:452px;bottom:538px;letter-spacing:0.12px;}
#t15_1601{left:452px;bottom:522px;letter-spacing:0.12px;}
#t16_1601{left:105px;bottom:495px;letter-spacing:0.12px;}
#t17_1601{left:142px;bottom:495px;letter-spacing:0.15px;}
#t18_1601{left:219px;bottom:495px;letter-spacing:0.07px;word-spacing:0.09px;}
#t19_1601{left:342px;bottom:495px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1a_1601{left:452px;bottom:495px;letter-spacing:0.11px;}
#t1b_1601{left:105px;bottom:460px;letter-spacing:0.12px;}
#t1c_1601{left:142px;bottom:460px;letter-spacing:0.15px;}
#t1d_1601{left:219px;bottom:460px;letter-spacing:0.1px;word-spacing:0.09px;}
#t1e_1601{left:342px;bottom:460px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1f_1601{left:452px;bottom:467px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1g_1601{left:452px;bottom:452px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1h_1601{left:105px;bottom:417px;letter-spacing:0.12px;}
#t1i_1601{left:142px;bottom:417px;letter-spacing:0.15px;}
#t1j_1601{left:219px;bottom:417px;}
#t1k_1601{left:228px;bottom:417px;letter-spacing:0.15px;}
#t1l_1601{left:342px;bottom:417px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1m_1601{left:383px;bottom:417px;letter-spacing:0.11px;}
#t1n_1601{left:452px;bottom:424px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1o_1601{left:452px;bottom:409px;letter-spacing:0.12px;}
#t1p_1601{left:105px;bottom:382px;letter-spacing:0.12px;}
#t1q_1601{left:142px;bottom:382px;letter-spacing:0.15px;}
#t1r_1601{left:219px;bottom:382px;letter-spacing:0.07px;word-spacing:0.09px;}
#t1s_1601{left:342px;bottom:382px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1t_1601{left:452px;bottom:382px;letter-spacing:0.11px;}
#t1u_1601{left:105px;bottom:347px;letter-spacing:0.12px;}
#t1v_1601{left:142px;bottom:347px;letter-spacing:0.15px;}
#t1w_1601{left:219px;bottom:347px;letter-spacing:0.1px;word-spacing:0.09px;}
#t1x_1601{left:342px;bottom:347px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1y_1601{left:452px;bottom:354px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1z_1601{left:452px;bottom:339px;letter-spacing:0.08px;word-spacing:0.02px;}
#t20_1601{left:105px;bottom:304px;letter-spacing:0.12px;}
#t21_1601{left:142px;bottom:304px;letter-spacing:0.15px;}
#t22_1601{left:219px;bottom:304px;}
#t23_1601{left:228px;bottom:304px;letter-spacing:0.15px;}
#t24_1601{left:342px;bottom:304px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t25_1601{left:383px;bottom:304px;letter-spacing:0.11px;}
#t26_1601{left:452px;bottom:311px;letter-spacing:0.11px;word-spacing:0.01px;}
#t27_1601{left:452px;bottom:296px;letter-spacing:0.12px;}
#t28_1601{left:106px;bottom:269px;letter-spacing:0.12px;}
#t29_1601{left:142px;bottom:269px;letter-spacing:0.15px;}
#t2a_1601{left:219px;bottom:269px;letter-spacing:0.07px;word-spacing:0.09px;}
#t2b_1601{left:342px;bottom:269px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t2c_1601{left:452px;bottom:269px;letter-spacing:0.11px;}
#t2d_1601{left:106px;bottom:234px;letter-spacing:0.12px;}
#t2e_1601{left:142px;bottom:234px;letter-spacing:0.15px;}
#t2f_1601{left:219px;bottom:234px;letter-spacing:0.1px;word-spacing:0.09px;}
#t2g_1601{left:342px;bottom:234px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t2h_1601{left:452px;bottom:241px;letter-spacing:0.11px;word-spacing:0.01px;}
#t2i_1601{left:452px;bottom:226px;letter-spacing:0.08px;word-spacing:0.02px;}
#t2j_1601{left:106px;bottom:191px;letter-spacing:0.12px;}
#t2k_1601{left:142px;bottom:191px;letter-spacing:0.15px;}
#t2l_1601{left:219px;bottom:191px;}
#t2m_1601{left:228px;bottom:191px;letter-spacing:0.15px;}
#t2n_1601{left:342px;bottom:191px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2o_1601{left:383px;bottom:191px;letter-spacing:0.11px;}
#t2p_1601{left:452px;bottom:198px;letter-spacing:0.11px;word-spacing:0.01px;}
#t2q_1601{left:452px;bottom:183px;letter-spacing:0.12px;}
#t2r_1601{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1601{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1601{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1601{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s4_1601{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s5_1601{font-size:15px;font-family:Arial_61s;color:#000;}
.s6_1601{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s7_1601{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1601" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1601Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1601" style="-webkit-user-select: none;"><object width="935" height="1210" data="1601/1601.svg" type="image/svg+xml" id="pdf1601" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1601" class="t s1_1601">334 </span><span id="t2_1601" class="t s1_1601">General-Purpose </span>
<span id="t3_1601" class="t s1_1601">Instruction Reference </span>
<span id="t4_1601" class="t s1_1601">AMD64 Technology </span><span id="t5_1601" class="t s1_1601">24594—Rev. 3.35—June 2023 </span>
<span id="t6_1601" class="t s2_1601">Shifts the bits of a register or memory location (first operand) to the right through the CF bit by the </span>
<span id="t7_1601" class="t s2_1601">number of bit positions in an unsigned immediate value or the CL register (second operand). The </span>
<span id="t8_1601" class="t s2_1601">instruction discards bits shifted out of the CF flag. At the end of the shift operation, the CF flag </span>
<span id="t9_1601" class="t s2_1601">contains the last bit shifted out of the first operand. </span>
<span id="ta_1601" class="t s2_1601">For each bit shift, the instruction clears the most-significant bit to 0. </span>
<span id="tb_1601" class="t s2_1601">The effect of this instruction is unsigned division by powers of two. </span>
<span id="tc_1601" class="t s2_1601">The processor masks the upper three bits of the count operand, thus restricting the count to a number </span>
<span id="td_1601" class="t s2_1601">between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the </span>
<span id="te_1601" class="t s2_1601">count, providing a count in the range of 0 to 63. </span>
<span id="tf_1601" class="t s2_1601">For 1-bit shifts, the instruction sets the OF flag to the most-significant bit of the original value. If the </span>
<span id="tg_1601" class="t s2_1601">count is greater than 1, the OF flag is undefined. </span>
<span id="th_1601" class="t s2_1601">If the shift count is 0, no flags are modified. </span>
<span id="ti_1601" class="t s3_1601">SHR </span><span id="tj_1601" class="t s3_1601">Shift Right </span>
<span id="tk_1601" class="t s4_1601">Mnemonic </span><span id="tl_1601" class="t s4_1601">Opcode </span><span id="tm_1601" class="t s4_1601">Description </span>
<span id="tn_1601" class="t s5_1601">SHR </span><span id="to_1601" class="t s6_1601">reg/mem8</span><span id="tp_1601" class="t s5_1601">, 1 </span><span id="tq_1601" class="t s5_1601">D0 /5 </span><span id="tr_1601" class="t s5_1601">Shift an 8-bit register or memory operand right 1 bit. </span>
<span id="ts_1601" class="t s5_1601">SHR </span><span id="tt_1601" class="t s6_1601">reg/mem8</span><span id="tu_1601" class="t s5_1601">, CL </span><span id="tv_1601" class="t s5_1601">D2 /5 </span>
<span id="tw_1601" class="t s5_1601">Shift an 8-bit register or memory operand right the </span>
<span id="tx_1601" class="t s5_1601">number of bits specified in the CL register. </span>
<span id="ty_1601" class="t s5_1601">SHR </span><span id="tz_1601" class="t s6_1601">reg/mem8</span><span id="t10_1601" class="t s5_1601">, </span><span id="t11_1601" class="t s6_1601">imm8 </span><span id="t12_1601" class="t s5_1601">C0 /5 </span><span id="t13_1601" class="t s6_1601">ib </span>
<span id="t14_1601" class="t s5_1601">Shift an 8-bit register or memory operand right the </span>
<span id="t15_1601" class="t s5_1601">number of bits specified by an 8-bit immediate value. </span>
<span id="t16_1601" class="t s5_1601">SHR </span><span id="t17_1601" class="t s6_1601">reg/mem16</span><span id="t18_1601" class="t s5_1601">, 1 </span><span id="t19_1601" class="t s5_1601">D1 /5 </span><span id="t1a_1601" class="t s5_1601">Shift a 16-bit register or memory operand right 1 bit. </span>
<span id="t1b_1601" class="t s5_1601">SHR </span><span id="t1c_1601" class="t s6_1601">reg/mem16</span><span id="t1d_1601" class="t s5_1601">, CL </span><span id="t1e_1601" class="t s5_1601">D3 /5 </span>
<span id="t1f_1601" class="t s5_1601">Shift a 16-bit register or memory operand right the </span>
<span id="t1g_1601" class="t s5_1601">number of bits specified in the CL register. </span>
<span id="t1h_1601" class="t s5_1601">SHR </span><span id="t1i_1601" class="t s6_1601">reg/mem16</span><span id="t1j_1601" class="t s5_1601">, </span><span id="t1k_1601" class="t s6_1601">imm8 </span><span id="t1l_1601" class="t s5_1601">C1 /5 </span><span id="t1m_1601" class="t s6_1601">ib </span>
<span id="t1n_1601" class="t s5_1601">Shift a 16-bit register or memory operand right the </span>
<span id="t1o_1601" class="t s5_1601">number of bits specified by an 8-bit immediate value. </span>
<span id="t1p_1601" class="t s5_1601">SHR </span><span id="t1q_1601" class="t s6_1601">reg/mem32</span><span id="t1r_1601" class="t s5_1601">, 1 </span><span id="t1s_1601" class="t s5_1601">D1 /5 </span><span id="t1t_1601" class="t s5_1601">Shift a 32-bit register or memory operand right 1 bit. </span>
<span id="t1u_1601" class="t s5_1601">SHR </span><span id="t1v_1601" class="t s6_1601">reg/mem32</span><span id="t1w_1601" class="t s5_1601">, CL </span><span id="t1x_1601" class="t s5_1601">D3 /5 </span>
<span id="t1y_1601" class="t s5_1601">Shift a 32-bit register or memory operand right the </span>
<span id="t1z_1601" class="t s5_1601">number of bits specified in the CL register. </span>
<span id="t20_1601" class="t s5_1601">SHR </span><span id="t21_1601" class="t s6_1601">reg/mem32</span><span id="t22_1601" class="t s5_1601">, </span><span id="t23_1601" class="t s6_1601">imm8 </span><span id="t24_1601" class="t s5_1601">C1 /5 </span><span id="t25_1601" class="t s6_1601">ib </span>
<span id="t26_1601" class="t s5_1601">Shift a 32-bit register or memory operand right the </span>
<span id="t27_1601" class="t s5_1601">number of bits specified by an 8-bit immediate value. </span>
<span id="t28_1601" class="t s5_1601">SHR </span><span id="t29_1601" class="t s6_1601">reg/mem64</span><span id="t2a_1601" class="t s5_1601">, 1 </span><span id="t2b_1601" class="t s5_1601">D1 /5 </span><span id="t2c_1601" class="t s5_1601">Shift a 64-bit register or memory operand right 1 bit. </span>
<span id="t2d_1601" class="t s5_1601">SHR </span><span id="t2e_1601" class="t s6_1601">reg/mem64</span><span id="t2f_1601" class="t s5_1601">, CL </span><span id="t2g_1601" class="t s5_1601">D3 /5 </span>
<span id="t2h_1601" class="t s5_1601">Shift a 64-bit register or memory operand right the </span>
<span id="t2i_1601" class="t s5_1601">number of bits specified in the CL register. </span>
<span id="t2j_1601" class="t s5_1601">SHR </span><span id="t2k_1601" class="t s6_1601">reg/mem64</span><span id="t2l_1601" class="t s5_1601">, </span><span id="t2m_1601" class="t s6_1601">imm8 </span><span id="t2n_1601" class="t s5_1601">C1 /5 </span><span id="t2o_1601" class="t s6_1601">ib </span>
<span id="t2p_1601" class="t s5_1601">Shift a 64-bit register or memory operand right the </span>
<span id="t2q_1601" class="t s5_1601">number of bits specified by an 8-bit immediate value. </span>
<span id="t2r_1601" class="t s7_1601">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
