m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/qculen/week_08a
vadder
Z0 !s110 1700151814
!i10b 1
!s100 J<Rh;_ieed=AoN7?cLWUd1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
ISdFgnK<5XD1`oB[>8TH4>2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/intelFPGA_lite/xbastyr/PV200/week_08a
w1700105972
8C:/intelFPGA_lite/xbastyr/PV200/week_08a/adder.v
FC:/intelFPGA_lite/xbastyr/PV200/week_08a/adder.v
!i122 10
L0 3 8
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1700151814.000000
!s107 C:/intelFPGA_lite/xbastyr/PV200/week_08a/adder.v|
!s90 -reportprogress|300|-work|work|C:/intelFPGA_lite/xbastyr/PV200/week_08a/adder.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vadder_tb
R0
!i10b 1
!s100 df79PBU6g0TSJD1FKJ9103
R1
IoELNjQlHCZ]5<z59@KDm<1
R2
R3
w1700151574
8C:/intelFPGA_lite/xbastyr/PV200/week_08a/adder_tb.v
FC:/intelFPGA_lite/xbastyr/PV200/week_08a/adder_tb.v
!i122 11
L0 3 31
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/xbastyr/PV200/week_08a/adder_tb.v|
!s90 -reportprogress|300|-work|work|C:/intelFPGA_lite/xbastyr/PV200/week_08a/adder_tb.v|
!i113 1
R6
R7
