# Expected { } #
{
DEVICES
{
D1 = NAND(8);
Dd = dtype;
switchy = Sw(1);
gate = NOR(16);
or = OR(9);
}
CONNECTIONS
{
D1.i5 <= Dd.Q;
Dd.data <= switchy;
gate.i6 <= or;

}
