5 10 101 36 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd always5.vcd -o always5.cdd -v always5.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always5.v 1 34 1
2 1 6 230023 14 1 100c 0 0 1 1 c
2 2 6 1b0023 14 28 1008 1 0 1 18 0 1 0 0 0 0
2 3 6 160016 f 1 100c 0 0 1 1 b
2 4 6 e0016 f 27 1008 3 0 1 18 0 1 0 0 0 0
2 5 6 90009 3 1 100c 0 0 1 1 a
2 6 6 90009 3 29 1008 5 0 1 18 0 1 0 0 0 0
2 7 6 90016 11 2b 1008 4 6 1 18 0 1 0 0 0 0
2 8 6 90023 36 2b 100a 2 7 1 18 0 1 0 0 0 0
2 9 6 2c002c 13 1 100c 0 0 1 1 d
2 10 6 2b002b 13 1b 100c 9 0 1 18 0 1 1 1 0 0
2 11 6 260026 0 1 1410 0 0 1 1 d
2 12 6 26002c 13 38 e 10 11
2 13 29 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 3 70004 1 0 0 0 1 17 0 1 1 1 0
1 b 4 70004 1 0 0 0 1 17 0 1 1 1 0
1 c 4 70007 1 0 0 0 1 17 0 1 1 1 0
1 d 4 7000a 1 0 0 0 1 17 0 1 1 1 0
4 12 6 8 8
4 8 1 12 0
4 13 1 0 0
3 1 main.$u0 "main.$u0" always5.v 0 32 1
2 14 30 9000b 1 0 1008 0 0 32 48 64 0
2 15 30 8000b 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 16 0 0 0
4 15 11 16 0
3 1 main.$u0.$u1 "main.$u0.$u1" always5.v 0 26 1
