{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726088516655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726088516655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 18:01:56 2024 " "Processing started: Wed Sep 11 18:01:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726088516655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726088516655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726088516655 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1726088516873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088516931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088516931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088517156 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088517156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088517156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TEST " "Found entity 1: RAM_TEST" {  } { { "RAM_TEST.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088517157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088517157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726088517159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726088517159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGISTER32bit " "Elaborating entity \"REGISTER32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726088517184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER4bit inst1 " "Block or symbol \"REGISTER4bit\" of instance \"inst1\" overlaps another block or symbol" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 312 328 512 440 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1726088517192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER4bit REGISTER4bit:inst3 " "Elaborating entity \"REGISTER4bit\" for hierarchy \"REGISTER4bit:inst3\"" {  } { { "REGISTER32bit.bdf" "inst3" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 560 328 512 688 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726088517202 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst16\|inst REGISTER4bit:inst16\|inst~_emulated REGISTER4bit:inst16\|inst~1 " "Register \"REGISTER4bit:inst16\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst16\|inst~_emulated\" and latch \"REGISTER4bit:inst16\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst16|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst16\|inst5 REGISTER4bit:inst16\|inst5~_emulated REGISTER4bit:inst16\|inst5~1 " "Register \"REGISTER4bit:inst16\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst16\|inst5~_emulated\" and latch \"REGISTER4bit:inst16\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst16|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst16\|inst16 REGISTER4bit:inst16\|inst16~_emulated REGISTER4bit:inst16\|inst16~1 " "Register \"REGISTER4bit:inst16\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst16\|inst16~_emulated\" and latch \"REGISTER4bit:inst16\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst16|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst16\|inst20 REGISTER4bit:inst16\|inst20~_emulated REGISTER4bit:inst16\|inst20~1 " "Register \"REGISTER4bit:inst16\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst16\|inst20~_emulated\" and latch \"REGISTER4bit:inst16\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst16|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst15\|inst REGISTER4bit:inst15\|inst~_emulated REGISTER4bit:inst15\|inst~1 " "Register \"REGISTER4bit:inst15\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst15\|inst~_emulated\" and latch \"REGISTER4bit:inst15\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst15|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst15\|inst5 REGISTER4bit:inst15\|inst5~_emulated REGISTER4bit:inst15\|inst5~1 " "Register \"REGISTER4bit:inst15\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst15\|inst5~_emulated\" and latch \"REGISTER4bit:inst15\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst15|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst15\|inst16 REGISTER4bit:inst15\|inst16~_emulated REGISTER4bit:inst15\|inst16~1 " "Register \"REGISTER4bit:inst15\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst15\|inst16~_emulated\" and latch \"REGISTER4bit:inst15\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst15|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst15\|inst20 REGISTER4bit:inst15\|inst20~_emulated REGISTER4bit:inst15\|inst20~1 " "Register \"REGISTER4bit:inst15\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst15\|inst20~_emulated\" and latch \"REGISTER4bit:inst15\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst15|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst14\|inst REGISTER4bit:inst14\|inst~_emulated REGISTER4bit:inst14\|inst~1 " "Register \"REGISTER4bit:inst14\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst14\|inst~_emulated\" and latch \"REGISTER4bit:inst14\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst14|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst14\|inst5 REGISTER4bit:inst14\|inst5~_emulated REGISTER4bit:inst14\|inst5~1 " "Register \"REGISTER4bit:inst14\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst14\|inst5~_emulated\" and latch \"REGISTER4bit:inst14\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst14|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst14\|inst16 REGISTER4bit:inst14\|inst16~_emulated REGISTER4bit:inst14\|inst16~1 " "Register \"REGISTER4bit:inst14\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst14\|inst16~_emulated\" and latch \"REGISTER4bit:inst14\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst14|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst14\|inst20 REGISTER4bit:inst14\|inst20~_emulated REGISTER4bit:inst14\|inst20~1 " "Register \"REGISTER4bit:inst14\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst14\|inst20~_emulated\" and latch \"REGISTER4bit:inst14\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst14|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst11\|inst REGISTER4bit:inst11\|inst~_emulated REGISTER4bit:inst11\|inst~1 " "Register \"REGISTER4bit:inst11\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst11\|inst~_emulated\" and latch \"REGISTER4bit:inst11\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst11|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst11\|inst5 REGISTER4bit:inst11\|inst5~_emulated REGISTER4bit:inst11\|inst5~1 " "Register \"REGISTER4bit:inst11\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst11\|inst5~_emulated\" and latch \"REGISTER4bit:inst11\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst11|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst11\|inst16 REGISTER4bit:inst11\|inst16~_emulated REGISTER4bit:inst11\|inst16~1 " "Register \"REGISTER4bit:inst11\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst11\|inst16~_emulated\" and latch \"REGISTER4bit:inst11\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst11|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst11\|inst20 REGISTER4bit:inst11\|inst20~_emulated REGISTER4bit:inst11\|inst20~1 " "Register \"REGISTER4bit:inst11\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst11\|inst20~_emulated\" and latch \"REGISTER4bit:inst11\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst11|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst3\|inst REGISTER4bit:inst3\|inst~_emulated REGISTER4bit:inst3\|inst~1 " "Register \"REGISTER4bit:inst3\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst3\|inst~_emulated\" and latch \"REGISTER4bit:inst3\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst3\|inst5 REGISTER4bit:inst3\|inst5~_emulated REGISTER4bit:inst3\|inst5~1 " "Register \"REGISTER4bit:inst3\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst3\|inst5~_emulated\" and latch \"REGISTER4bit:inst3\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst3|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst3\|inst16 REGISTER4bit:inst3\|inst16~_emulated REGISTER4bit:inst3\|inst16~1 " "Register \"REGISTER4bit:inst3\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst3\|inst16~_emulated\" and latch \"REGISTER4bit:inst3\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst3|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst3\|inst20 REGISTER4bit:inst3\|inst20~_emulated REGISTER4bit:inst3\|inst20~1 " "Register \"REGISTER4bit:inst3\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst3\|inst20~_emulated\" and latch \"REGISTER4bit:inst3\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst3|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst2\|inst REGISTER4bit:inst2\|inst~_emulated REGISTER4bit:inst2\|inst~1 " "Register \"REGISTER4bit:inst2\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst2\|inst~_emulated\" and latch \"REGISTER4bit:inst2\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst2\|inst5 REGISTER4bit:inst2\|inst5~_emulated REGISTER4bit:inst2\|inst5~1 " "Register \"REGISTER4bit:inst2\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst2\|inst5~_emulated\" and latch \"REGISTER4bit:inst2\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst2|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst2\|inst16 REGISTER4bit:inst2\|inst16~_emulated REGISTER4bit:inst2\|inst16~1 " "Register \"REGISTER4bit:inst2\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst2\|inst16~_emulated\" and latch \"REGISTER4bit:inst2\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst2|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst2\|inst20 REGISTER4bit:inst2\|inst20~_emulated REGISTER4bit:inst2\|inst20~1 " "Register \"REGISTER4bit:inst2\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst2\|inst20~_emulated\" and latch \"REGISTER4bit:inst2\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst2|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst\|inst20 REGISTER4bit:inst\|inst20~_emulated REGISTER4bit:inst\|inst20~1 " "Register \"REGISTER4bit:inst\|inst20\" is converted into an equivalent circuit using register \"REGISTER4bit:inst\|inst20~_emulated\" and latch \"REGISTER4bit:inst\|inst20~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst\|inst16 REGISTER4bit:inst\|inst16~_emulated REGISTER4bit:inst\|inst16~1 " "Register \"REGISTER4bit:inst\|inst16\" is converted into an equivalent circuit using register \"REGISTER4bit:inst\|inst16~_emulated\" and latch \"REGISTER4bit:inst\|inst16~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst\|inst5 REGISTER4bit:inst\|inst5~_emulated REGISTER4bit:inst\|inst5~1 " "Register \"REGISTER4bit:inst\|inst5\" is converted into an equivalent circuit using register \"REGISTER4bit:inst\|inst5~_emulated\" and latch \"REGISTER4bit:inst\|inst5~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER4bit:inst\|inst REGISTER4bit:inst\|inst~_emulated REGISTER4bit:inst\|inst~1 " "Register \"REGISTER4bit:inst\|inst\" is converted into an equivalent circuit using register \"REGISTER4bit:inst\|inst~_emulated\" and latch \"REGISTER4bit:inst\|inst~1\"" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726088517427 "|REGISTER32bit|REGISTER4bit:inst|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1726088517427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1726088517571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517571 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_MEM\[7\] " "No output dependent on input pin \"IN_MEM\[7\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_MEM[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_MEM\[6\] " "No output dependent on input pin \"IN_MEM\[6\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_MEM[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_MEM\[5\] " "No output dependent on input pin \"IN_MEM\[5\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_MEM[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_MEM\[4\] " "No output dependent on input pin \"IN_MEM\[4\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 80 -232 -56 96 "IN_MEM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_MEM[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_C\[7\] " "No output dependent on input pin \"IN_C\[7\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_C[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_C\[6\] " "No output dependent on input pin \"IN_C\[6\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_C[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_C\[5\] " "No output dependent on input pin \"IN_C\[5\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_C[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_C\[4\] " "No output dependent on input pin \"IN_C\[4\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 32 -232 -56 48 "IN_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_C[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_LOAD\[7\] " "No output dependent on input pin \"IN_LOAD\[7\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_LOAD[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_LOAD\[6\] " "No output dependent on input pin \"IN_LOAD\[6\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_LOAD[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_LOAD\[5\] " "No output dependent on input pin \"IN_LOAD\[5\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_LOAD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN_LOAD\[4\] " "No output dependent on input pin \"IN_LOAD\[4\]\"" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 136 -232 -56 152 "IN_LOAD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726088517594 "|REGISTER32bit|IN_LOAD[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1726088517594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1726088517594 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1726088517594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1726088517594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1726088517594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726088517615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 18:01:57 2024 " "Processing ended: Wed Sep 11 18:01:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726088517615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726088517615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726088517615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726088517615 ""}
