<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fast Model Setup: &apos;sclk&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >5.575</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.554</TD>
<TD >1.011</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.575</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.554</TD>
<TD >1.011</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.580</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.546</TD>
<TD >0.998</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.580</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.546</TD>
<TD >0.998</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.580</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.546</TD>
<TD >0.998</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.580</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.546</TD>
<TD >0.998</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.580</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.546</TD>
<TD >0.998</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.580</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.546</TD>
<TD >0.998</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.655</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.553</TD>
<TD >0.930</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.676</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.911</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.721</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.553</TD>
<TD >0.864</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.731</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.856</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.731</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.553</TD>
<TD >0.854</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.740</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.847</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.746</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.841</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.747</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.554</TD>
<TD >0.839</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.750</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.837</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.771</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.816</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.778</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.553</TD>
<TD >0.807</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.790</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.554</TD>
<TD >0.796</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.790</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.822</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.765</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.832</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.755</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.853</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.734</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.872</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.715</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.884</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.703</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.892</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.695</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.920</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.554</TD>
<TD >0.666</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.930</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.657</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.976</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.611</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >6.183</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >5.000</TD>
<TD >1.555</TD>
<TD >0.404</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.345</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.602</TD>
<TD >1.256</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.386</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.602</TD>
<TD >1.215</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.430</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.602</TD>
<TD >1.171</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.506</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.602</TD>
<TD >1.095</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.558</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.602</TD>
<TD >1.043</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.582</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.602</TD>
<TD >1.019</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.695</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.605</TD>
<TD >0.909</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.700</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.605</TD>
<TD >0.904</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.731</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.598</TD>
<TD >0.866</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.734</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.598</TD>
<TD >0.863</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.749</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.598</TD>
<TD >0.848</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.753</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.598</TD>
<TD >0.844</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.840</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >AS_O_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.571</TD>
<TD >0.763</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.860</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.598</TD>
<TD >0.737</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.873</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.601</TD>
<TD >0.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.874</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >DS_O_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.557</TD>
<TD >0.715</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.876</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.601</TD>
<TD >0.724</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.879</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.598</TD>
<TD >0.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.881</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >LHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.560</TD>
<TD >0.711</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.887</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >LLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >10.000</TD>
<TD >1.557</TD>
<TD >0.702</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.752</TD>
<TD >LLW</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >20.000</TD>
<TD >0.045</TD>
<TD >1.292</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.825</TD>
<TD >LHW</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >20.000</TD>
<TD >0.055</TD>
<TD >1.229</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.854</TD>
<TD >LLW</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >20.000</TD>
<TD >0.041</TD>
<TD >1.186</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.989</TD>
<TD >LHW</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >20.000</TD>
<TD >0.057</TD>
<TD >1.067</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.129</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.613</TD>
<TD >1.483</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.195</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.613</TD>
<TD >1.417</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.235</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.623</TD>
<TD >1.387</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.248</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.609</TD>
<TD >1.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.371</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.623</TD>
<TD >1.251</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.384</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.609</TD>
<TD >1.224</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.398</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.625</TD>
<TD >1.226</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.535</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.625</TD>
<TD >1.089</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.637</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.613</TD>
<TD >0.975</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.662</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.625</TD>
<TD >0.962</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.664</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.613</TD>
<TD >0.948</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.664</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.613</TD>
<TD >0.948</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.672</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.625</TD>
<TD >0.952</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.673</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.629</TD>
<TD >0.955</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.687</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.609</TD>
<TD >0.921</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.752</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.609</TD>
<TD >0.856</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.771</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.609</TD>
<TD >0.837</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.800</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.623</TD>
<TD >0.822</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.805</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.613</TD>
<TD >0.807</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.809</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.623</TD>
<TD >0.813</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.812</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.627</TD>
<TD >0.814</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.814</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.613</TD>
<TD >0.798</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.814</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.613</TD>
<TD >0.798</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.814</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.627</TD>
<TD >0.812</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.815</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.627</TD>
<TD >0.811</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.824</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.623</TD>
<TD >0.798</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.826</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.617</TD>
<TD >0.790</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.834</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.617</TD>
<TD >0.782</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.841</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.617</TD>
<TD >0.775</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.959</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.629</TD>
<TD >0.669</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.967</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.625</TD>
<TD >0.657</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.980</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >sclk</TD>
<TD >25.000</TD>
<TD >1.629</TD>
<TD >0.648</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.127</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.600</TD>
<TD >2.472</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.231</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.604</TD>
<TD >2.372</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.250</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.611</TD>
<TD >2.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.266</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.604</TD>
<TD >2.337</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.308</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.604</TD>
<TD >2.295</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.354</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.615</TD>
<TD >2.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.387</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.604</TD>
<TD >2.216</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.389</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.615</TD>
<TD >2.225</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.390</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.600</TD>
<TD >2.209</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.411</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.600</TD>
<TD >2.188</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.414</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.600</TD>
<TD >2.185</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.431</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.615</TD>
<TD >2.183</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.436</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >30.000</TD>
<TD >1.604</TD>
<TD >2.167</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
