{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574960151688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574960151696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 11:55:51 2019 " "Processing started: Thu Nov 28 11:55:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574960151696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960151696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off milestone1 -c milestone1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off milestone1 -c milestone1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960151696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574960152404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574960152404 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand random.v(7) " "Verilog HDL Declaration warning at random.v(7): \"rand\" is SystemVerilog-2005 keyword" {  } { { "random.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/random.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1574960165387 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand random.v(95) " "Verilog HDL Declaration warning at random.v(95): \"rand\" is SystemVerilog-2005 keyword" {  } { { "random.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/random.v" 95 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1574960165390 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.v(101) " "Verilog HDL information at random.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "random.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/random.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574960165390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 3 3 " "Found 3 design units, including 3 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 randGen " "Found entity 1: randGen" {  } { { "random.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165395 ""} { "Info" "ISGN_ENTITY_NAME" "2 rG " "Found entity 2: rG" {  } { { "random.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/random.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165395 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter " "Found entity 3: Counter" {  } { { "random.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/random.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165395 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "milestone1.v(229) " "Verilog HDL information at milestone1.v(229): always construct contains both blocking and non-blocking assignments" {  } { { "milestone1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v" 229 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574960165400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 milestone1.v(170) " "Verilog HDL Declaration information at milestone1.v(170): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "milestone1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574960165400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 milestone1.v(170) " "Verilog HDL Declaration information at milestone1.v(170): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "milestone1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574960165400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone1.v 5 5 " "Found 5 design units, including 5 entities, in source file milestone1.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "milestone1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165403 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathControl " "Found entity 2: datapathControl" {  } { { "milestone1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165403 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "milestone1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165403 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "milestone1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165403 ""} { "Info" "ISGN_ENTITY_NAME" "5 counterto3 " "Found entity 5: counterto3" {  } { { "milestone1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/milestone1.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 2 2 " "Found 2 design units, including 2 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165419 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder7segment " "Found entity 2: decoder7segment" {  } { { "hex.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/hex.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawsymbol3.v 2 2 " "Found 2 design units, including 2 entities, in source file drawsymbol3.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawSymbol3 " "Found entity 1: drawSymbol3" {  } { { "drawSymbol3.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165439 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter3 " "Found entity 2: counter3" {  } { { "drawSymbol3.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol3.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawsymbol2.v 2 2 " "Found 2 design units, including 2 entities, in source file drawsymbol2.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawSymbol2 " "Found entity 1: drawSymbol2" {  } { { "drawSymbol2.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165465 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter2 " "Found entity 2: counter2" {  } { { "drawSymbol2.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol2.v" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165465 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand drawSymbol1.v(11) " "Verilog HDL Declaration warning at drawSymbol1.v(11): \"rand\" is SystemVerilog-2005 keyword" {  } { { "drawSymbol1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol1.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1574960165487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawsymbol1.v 3 3 " "Found 3 design units, including 3 entities, in source file drawsymbol1.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawSymbol1 " "Found entity 1: drawSymbol1" {  } { { "drawSymbol1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165494 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter1 " "Found entity 2: counter1" {  } { { "drawSymbol1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol1.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165494 ""} { "Info" "ISGN_ENTITY_NAME" "3 flipflop2 " "Found entity 3: flipflop2" {  } { { "drawSymbol1.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawSymbol1.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165494 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand drawScore.v(9) " "Verilog HDL Declaration warning at drawScore.v(9): \"rand\" is SystemVerilog-2005 keyword" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1574960165515 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(181) " "Verilog HDL Expression warning at drawScore.v(181): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 181 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165517 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(185) " "Verilog HDL Expression warning at drawScore.v(185): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 185 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165517 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(189) " "Verilog HDL Expression warning at drawScore.v(189): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 189 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165517 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(193) " "Verilog HDL Expression warning at drawScore.v(193): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 193 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165517 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(197) " "Verilog HDL Expression warning at drawScore.v(197): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 197 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165517 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(201) " "Verilog HDL Expression warning at drawScore.v(201): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 201 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165517 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(205) " "Verilog HDL Expression warning at drawScore.v(205): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 205 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(209) " "Verilog HDL Expression warning at drawScore.v(209): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 209 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(213) " "Verilog HDL Expression warning at drawScore.v(213): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 213 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(217) " "Verilog HDL Expression warning at drawScore.v(217): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 217 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(221) " "Verilog HDL Expression warning at drawScore.v(221): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(225) " "Verilog HDL Expression warning at drawScore.v(225): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(229) " "Verilog HDL Expression warning at drawScore.v(229): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 229 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(233) " "Verilog HDL Expression warning at drawScore.v(233): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165519 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(237) " "Verilog HDL Expression warning at drawScore.v(237): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 237 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165519 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(241) " "Verilog HDL Expression warning at drawScore.v(241): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 241 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165519 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(245) " "Verilog HDL Expression warning at drawScore.v(245): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 245 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165519 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(249) " "Verilog HDL Expression warning at drawScore.v(249): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 249 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165519 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(253) " "Verilog HDL Expression warning at drawScore.v(253): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 253 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165519 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(257) " "Verilog HDL Expression warning at drawScore.v(257): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 257 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165519 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(261) " "Verilog HDL Expression warning at drawScore.v(261): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 261 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165519 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(265) " "Verilog HDL Expression warning at drawScore.v(265): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 265 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165520 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(269) " "Verilog HDL Expression warning at drawScore.v(269): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 269 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165520 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(273) " "Verilog HDL Expression warning at drawScore.v(273): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 273 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165520 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(277) " "Verilog HDL Expression warning at drawScore.v(277): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 277 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165520 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(281) " "Verilog HDL Expression warning at drawScore.v(281): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 281 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165520 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(285) " "Verilog HDL Expression warning at drawScore.v(285): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 285 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165520 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(289) " "Verilog HDL Expression warning at drawScore.v(289): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 289 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165520 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(293) " "Verilog HDL Expression warning at drawScore.v(293): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 293 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165521 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(297) " "Verilog HDL Expression warning at drawScore.v(297): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 297 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165521 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(301) " "Verilog HDL Expression warning at drawScore.v(301): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 301 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165521 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(305) " "Verilog HDL Expression warning at drawScore.v(305): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 305 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165521 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(309) " "Verilog HDL Expression warning at drawScore.v(309): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 309 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165521 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(313) " "Verilog HDL Expression warning at drawScore.v(313): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 313 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165521 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(317) " "Verilog HDL Expression warning at drawScore.v(317): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 317 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165522 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(321) " "Verilog HDL Expression warning at drawScore.v(321): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 321 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165522 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(325) " "Verilog HDL Expression warning at drawScore.v(325): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 325 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"yadd\";  expecting \";\" drawScore.v(326) " "Verilog HDL syntax error at drawScore.v(326) near text: \"yadd\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 326 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1574960165522 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(329) " "Verilog HDL Expression warning at drawScore.v(329): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 329 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165522 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(333) " "Verilog HDL Expression warning at drawScore.v(333): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 333 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165522 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(337) " "Verilog HDL Expression warning at drawScore.v(337): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 337 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165522 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(341) " "Verilog HDL Expression warning at drawScore.v(341): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 341 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165523 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(345) " "Verilog HDL Expression warning at drawScore.v(345): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 345 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165523 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(349) " "Verilog HDL Expression warning at drawScore.v(349): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 349 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165523 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 drawScore.v(353) " "Verilog HDL Expression warning at drawScore.v(353): truncated literal to match 4 bits" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 353 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574960165523 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "drawScore drawScore.v(1) " "Ignored design unit \"drawScore\" at drawScore.v(1) due to previous errors" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574960165523 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter1 drawScore.v(374) " "Ignored design unit \"counter1\" at drawScore.v(374) due to previous errors" {  } { { "drawScore.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawScore.v" 374 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574960165524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawscore.v 0 0 " "Found 0 design units, including 0 entities, in source file drawscore.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawcards.v 4 4 " "Found 4 design units, including 4 entities, in source file drawcards.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawCards " "Found entity 1: drawCards" {  } { { "drawCards.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawCards.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165558 ""} { "Info" "ISGN_ENTITY_NAME" "2 addtoxy " "Found entity 2: addtoxy" {  } { { "drawCards.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawCards.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165558 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter8bit " "Found entity 3: counter8bit" {  } { { "drawCards.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawCards.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165558 ""} { "Info" "ISGN_ENTITY_NAME" "4 flipflop " "Found entity 4: flipflop" {  } { { "drawCards.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/drawCards.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cleardatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file cleardatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 cancelCards " "Found entity 1: cancelCards" {  } { { "clearDatapath.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/clearDatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear.v 2 2 " "Found 2 design units, including 2 entities, in source file clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 clearCards " "Found entity 1: clearCards" {  } { { "clear.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165586 ""} { "Info" "ISGN_ENTITY_NAME" "2 add " "Found entity 2: add" {  } { { "clear.v" "" { Text "C:/Users/y7868/Documents/GitHub/CSC258/clear.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574960165586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/y7868/Documents/GitHub/CSC258/output_files/milestone1.map.smsg " "Generated suppressed messages file C:/Users/y7868/Documents/GitHub/CSC258/output_files/milestone1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 49 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574960165927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 11:56:05 2019 " "Processing ended: Thu Nov 28 11:56:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574960165927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574960165927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574960165927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574960165927 ""}
