
****** PlanAhead v14.2
  **** Build 194362 by xbuild on Fri Jul 20 18:52:36 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/FzpFPAGLab/lab2/pa.fromHdl.tcl
# create_project -name lab2 -dir "E:/FzpFPAGLab/lab2/planAhead_run_1" -part xc3s100ecp132-5
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 331.387 ; gain = 8.941
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "loop_top.ucf" [current_fileset -constrset]
Adding file 'E:/FzpFPAGLab/lab2/loop_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {loop.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top loop_top $srcset
# add_files [list {loop_top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/FzpFPAGLab/lab2/loop.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [E:/FzpFPAGLab/lab2/loop_top.ucf]
Finished Parsing UCF File [E:/FzpFPAGLab/lab2/loop_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 07b21f9c
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 383.688 ; gain = 52.301
startgroup
set_property package_pin M12 [get_ports {a_to_g[0]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {a_to_g[1]}]
endgroup
set_property package_pin "" [get_ports [list  {a_to_g[2]}]]
startgroup
set_property package_pin M12 [get_ports {a_to_g[0]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {a_to_g[1]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {a_to_g[2]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {a_to_g[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {a_to_g[4]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {a_to_g[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {a_to_g[6]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {an[3]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {SW[0]}]
endgroup
startgroup
set_property package_pin F3 [get_ports {SW[1]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {SW[2]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {SW[3]}]
endgroup
startgroup
set_property package_pin B6 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  clr]]
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
startgroup
set_property package_pin B4 [get_ports clr]
endgroup
save_design
