Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 10 11:12:11 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topLevel_control_sets_placed.rpt
| Design       : topLevel
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             132 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------+------------------------+------------------+----------------+
|          Clock Signal         |   Enable Signal  |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------------+------------------+------------------------+------------------+----------------+
|  md5/tempFinished_reg_i_1_n_2 |                  |                        |                1 |              1 |
|  clk_IBUF_BUFG                |                  |                        |                2 |              3 |
|  clk_IBUF_BUFG                | md5/i[6]_i_1_n_2 | sw_IBUF[1]             |                2 |              7 |
|  clk_IBUF_BUFG                | md5/tempFinished | md5/result[14]_i_1_n_2 |                4 |             15 |
|  n_1_1184_BUFG                |                  |                        |                8 |             32 |
|  n_0_438_BUFG                 |                  |                        |               39 |             96 |
+-------------------------------+------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 7      |                     1 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


