#ifndef __AHB_REG_H__
#define __AHB_REG_H__

#define AHB_REG_BOOT_0                  (0x0000)
	#define NO_AHB_REG_BIT_BOOT_0            (0)
	#define MASK_AHB_REG_FD_BOOT_0     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_0)

#define AHB_REG_BOOT_1                  (0x0004)
	#define NO_AHB_REG_BIT_BOOT_1            (0)
	#define MASK_AHB_REG_FD_BOOT_1     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_1)

#define AHB_REG_BOOT_2                  (0x0008)
	#define NO_AHB_REG_BIT_BOOT_2            (0)
	#define MASK_AHB_REG_FD_BOOT_2     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_2)

#define AHB_REG_BOOT_3                  (0x000C)
	#define NO_AHB_REG_BIT_BOOT_3            (0)
	#define MASK_AHB_REG_FD_BOOT_3     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_3)

#define AHB_REG_BOOT_4                  (0x0010)
	#define NO_AHB_REG_BIT_BOOT_4            (0)
	#define MASK_AHB_REG_FD_BOOT_4     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_4)

#define AHB_REG_BOOT_5                  (0x0014)
	#define NO_AHB_REG_BIT_BOOT_5            (0)
	#define MASK_AHB_REG_FD_BOOT_5     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_5)

#define AHB_REG_BOOT_6                  (0x0018)
	#define NO_AHB_REG_BIT_BOOT_6            (0)
	#define MASK_AHB_REG_FD_BOOT_6     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_6)

#define AHB_REG_BOOT_7                  (0x001C)
	#define NO_AHB_REG_BIT_BOOT_7            (0)
	#define MASK_AHB_REG_FD_BOOT_7     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_7)

#define AHB_REG_BOOT_8                  (0x0020)
	#define NO_AHB_REG_BIT_BOOT_8            (0)
	#define MASK_AHB_REG_FD_BOOT_8     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_8)

#define AHB_REG_BOOT_9                  (0x0024)
	#define NO_AHB_REG_BIT_BOOT_9            (0)
	#define MASK_AHB_REG_FD_BOOT_9     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_9)

#define AHB_REG_BOOT_A                  (0x0028)
	#define NO_AHB_REG_BIT_BOOT_A            (0)
	#define MASK_AHB_REG_FD_BOOT_A     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_A)

#define AHB_REG_BOOT_B                  (0x002C)
	#define NO_AHB_REG_BIT_BOOT_B            (0)
	#define MASK_AHB_REG_FD_BOOT_B     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_B)

#define AHB_REG_BOOT_C                  (0x0030)
	#define NO_AHB_REG_BIT_BOOT_C            (0)
	#define MASK_AHB_REG_FD_BOOT_C     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_C)

#define AHB_REG_BOOT_D                  (0x0034)
	#define NO_AHB_REG_BIT_BOOT_D            (0)
	#define MASK_AHB_REG_FD_BOOT_D     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_D)

#define AHB_REG_BOOT_E                  (0x0038)
	#define NO_AHB_REG_BIT_BOOT_E            (0)
	#define MASK_AHB_REG_FD_BOOT_E     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_E)

#define AHB_REG_BOOT_F                  (0x003C)
	#define NO_AHB_REG_BIT_BOOT_F            (0)
	#define MASK_AHB_REG_FD_BOOT_F     \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_BOOT_F)

#define AHB_REG_DRAM_BASE_ADDR                  (0x0040)
	#define NO_AHB_REG_BIT_DRAM_BASE_ADDR_MIN \
		(10)
	#define MASK_AHB_REG_FD_DRAM_BASE_ADDR_MIN \
		(0x003FFFFF<<NO_AHB_REG_BIT_DRAM_BASE_ADDR_MIN)

#define AHB_REG_DRAM_SIZE_0             (0x0044)
	#define NO_AHB_REG_BIT_RESERVED            (0)
	#define NO_AHB_REG_BIT_DRAM_BASE_ADDR_MAX               (10)
	#define MASK_AHB_REG_FD_RESERVED \
		(0x000003FF<<NO_AHB_REG_BIT_RESERVED)
	#define MASK_AHB_REG_FD_DRAM_BASE_ADDR_MAX \
		(0x003FFFFF<<NO_AHB_REG_BIT_DRAM_BASE_ADDR_MAX)

#define AHB_REG_DRAM_SIZE_1             (0x0048)
	#define NO_AHB_REG_BIT_DRAM_BASE_ADDR_OFFSET            (10)
	#define MASK_AHB_REG_FD_DRAM_BASE_ADDR_OFFSET \
		(0x003FFFFF<<NO_AHB_REG_BIT_DRAM_BASE_ADDR_OFFSET)

#define AHB_REG_DRAM_SIZE_2             (0x004C)
	#define NO_AHB_REG_BIT_DRAM_REMAP_EN                    (0)
	#define MASK_AHB_REG_FD_DRAM_REMAP_EN \
		(0x00000001<<NO_AHB_REG_BIT_DRAM_REMAP_EN)

#define AHB_REG_DRAM_SIZE               (0x0050)
	#define NO_AHB_REG_BIT_DRAM_SIZE    (0)
	#define MASK_AHB_REG_FD_DRAM_SIZE \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_DRAM_SIZE)

#define AHB_REG_CTRL2ISP                (0x0054)
	#define NO_AHB_REG_BIT_SYS_RST_N    (0)
	#define MASK_AHB_REG_FD_SYS_RST_N \
		(0x00000001<<NO_AHB_REG_BIT_SYS_RST_N)

#define AHB_REG_DEBUG_ADDR              (0x0058)
	#define NO_AHB_REG_BIT_CFG_DONE     (0)
	#define NO_AHB_REG_BIT_CFG_RW          (1)
	#define NO_AHB_REG_BIT_CFG_ADDR     (2)
	/* Shawn Add */
	#define NO_AHB_REG_BIT_CFG_ADDR_RESERVED  (23)
	#define MASK_AHB_REG_FD_CFG_DONE \
		(0x00000001<<NO_AHB_REG_BIT_CFG_DONE)
	#define MASK_AHB_REG_FD_CFG_RW \
		(0x00000001<<NO_AHB_REG_BIT_CFG_RW)
	#define MASK_AHB_REG_FD_CFG_ADDR \
		(0x001FFFFF<<NO_AHB_REG_BIT_CFG_ADDR)
	/* Shawn Add */
	#define MASK_AHB_REG_FD_CFG_ADDR_RESERVED \
		(0x000001FF<<NO_AHB_REG_BIT_CFG_ADDR_RESERVED)

#define AHB_REG_DEBUG_DATA              (0x005C)
	#define NO_AHB_REG_BIT_CFG_DATA     (0)
	#define MASK_AHB_REG_FD_CFG_DATA \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_CFG_DATA)

#define AHB_REG_GROUP_INT_EN             (0x0060)
	#define NO_AHB_REG_BIT_GOURP_00_INT_EN                  (0)
	#define NO_AHB_REG_BIT_GOURP_01_INT_EN                  (1)
	#define NO_AHB_REG_BIT_GOURP_02_INT_EN                  (2)
	#define NO_AHB_REG_BIT_GOURP_03_INT_EN                  (3)
	#define NO_AHB_REG_BIT_GOURP_04_INT_EN                  (4)
	#define NO_AHB_REG_BIT_GOURP_05_INT_EN                  (5)
	#define NO_AHB_REG_BIT_GOURP_06_INT_EN                  (6)
	#define NO_AHB_REG_BIT_GOURP_07_INT_EN                  (7)
	#define NO_AHB_REG_BIT_GOURP_08_INT_EN                  (8)
	#define NO_AHB_REG_BIT_GOURP_09_INT_EN                  (9)
	#define NO_AHB_REG_BIT_GOURP_10_INT_EN                  (10)
	#define NO_AHB_REG_BIT_GOURP_11_INT_EN                  (11)
	#define NO_AHB_REG_BIT_GOURP_12_INT_EN                  (12)
	#define NO_AHB_REG_BIT_GOURP_13_INT_EN                  (13)
	#define NO_AHB_REG_BIT_GOURP_14_INT_EN                  (14)
	#define NO_AHB_REG_BIT_GOURP_15_INT_EN                  (15)
	#define NO_AHB_REG_BIT_GOURP_16_INT_EN                  (16)
	#define NO_AHB_REG_BIT_GOURP_17_INT_EN                  (17)
	#define NO_AHB_REG_BIT_GOURP_18_INT_EN                  (18)
	#define NO_AHB_REG_BIT_GOURP_19_INT_EN                  (19)
	#define NO_AHB_REG_BIT_GOURP_20_INT_EN                  (20)
	#define NO_AHB_REG_BIT_GOURP_21_INT_EN                  (21)
	#define NO_AHB_REG_BIT_GOURP_22_INT_EN                  (22)
	#define NO_AHB_REG_BIT_GOURP_23_INT_EN                  (23)
	#define NO_AHB_REG_BIT_GOURP_24_INT_EN                  (24)
	#define NO_AHB_REG_BIT_GOURP_25_INT_EN                  (25)
	#define NO_AHB_REG_BIT_GOURP_26_INT_EN                  (26)
	#define NO_AHB_REG_BIT_GOURP_27_INT_EN                  (27)
	#define NO_AHB_REG_BIT_GOURP_28_INT_EN                  (28)
	#define NO_AHB_REG_BIT_GOURP_29_INT_EN                  (29)
	#define NO_AHB_REG_BIT_GOURP_30_INT_EN                  (30)
	#define NO_AHB_REG_BIT_GOURP_31_INT_EN                  (31)
	#define MASK_AHB_REG_FD_GOURP_00_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_00_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_01_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_01_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_02_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_02_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_03_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_03_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_04_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_04_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_05_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_05_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_06_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_06_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_07_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_07_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_08_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_08_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_09_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_09_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_10_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_10_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_11_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_11_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_12_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_12_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_13_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_13_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_14_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_14_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_15_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_15_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_16_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_16_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_17_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_17_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_18_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_18_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_19_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_19_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_20_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_20_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_21_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_21_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_22_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_22_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_23_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_23_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_24_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_24_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_25_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_25_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_26_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_26_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_27_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_27_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_28_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_28_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_29_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_29_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_30_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_30_INT_EN)
	#define MASK_AHB_REG_FD_GOURP_31_INT_EN \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_31_INT_EN)

#define AHB_REG_GROUP_INT_STATUS    (0x0064)
	#define NO_AHB_REG_BIT_GOURP_00_INT (0)
	#define NO_AHB_REG_BIT_GOURP_01_INT (1)
	#define NO_AHB_REG_BIT_GOURP_02_INT (2)
	#define NO_AHB_REG_BIT_GOURP_03_INT (3)
	#define NO_AHB_REG_BIT_GOURP_04_INT (4)
	#define NO_AHB_REG_BIT_GOURP_05_INT (5)
	#define NO_AHB_REG_BIT_GOURP_06_INT (6)
	#define NO_AHB_REG_BIT_GOURP_07_INT (7)
	#define NO_AHB_REG_BIT_GOURP_08_INT (8)
	#define NO_AHB_REG_BIT_GOURP_09_INT (9)
	#define NO_AHB_REG_BIT_GOURP_10_INT (10)
	#define NO_AHB_REG_BIT_GOURP_11_INT (11)
	#define NO_AHB_REG_BIT_GOURP_12_INT (12)
	#define NO_AHB_REG_BIT_GOURP_13_INT (13)
	#define NO_AHB_REG_BIT_GOURP_14_INT (14)
	#define NO_AHB_REG_BIT_GOURP_15_INT (15)
	#define NO_AHB_REG_BIT_GOURP_16_INT (16)
	#define NO_AHB_REG_BIT_GOURP_17_INT (17)
	#define NO_AHB_REG_BIT_GOURP_18_INT (18)
	#define NO_AHB_REG_BIT_GOURP_19_INT (19)
	#define NO_AHB_REG_BIT_GOURP_20_INT (20)
	#define NO_AHB_REG_BIT_GOURP_21_INT (21)
	#define NO_AHB_REG_BIT_GOURP_22_INT (22)
	#define NO_AHB_REG_BIT_GOURP_23_INT (23)
	#define NO_AHB_REG_BIT_GOURP_24_INT (24)
	#define NO_AHB_REG_BIT_GOURP_25_INT (25)
	#define NO_AHB_REG_BIT_GOURP_26_INT (26)
	#define NO_AHB_REG_BIT_GOURP_27_INT (27)
	#define NO_AHB_REG_BIT_GOURP_28_INT (28)
	#define NO_AHB_REG_BIT_GOURP_29_INT (29)
	#define NO_AHB_REG_BIT_GOURP_30_INT (30)
	#define NO_AHB_REG_BIT_GOURP_31_INT (31)
	#define MASK_AHB_REG_FD_GOURP_00_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_00_INT)
	#define MASK_AHB_REG_FD_GOURP_01_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_01_INT)
	#define MASK_AHB_REG_FD_GOURP_02_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_02_INT)
	#define MASK_AHB_REG_FD_GOURP_03_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_03_INT)
	#define MASK_AHB_REG_FD_GOURP_04_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_04_INT)
	#define MASK_AHB_REG_FD_GOURP_05_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_05_INT)
	#define MASK_AHB_REG_FD_GOURP_06_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_06_INT)
	#define MASK_AHB_REG_FD_GOURP_07_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_07_INT)
	#define MASK_AHB_REG_FD_GOURP_08_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_08_INT)
	#define MASK_AHB_REG_FD_GOURP_09_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_09_INT)
	#define MASK_AHB_REG_FD_GOURP_10_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_10_INT)
	#define MASK_AHB_REG_FD_GOURP_11_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_11_INT)
	#define MASK_AHB_REG_FD_GOURP_12_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_12_INT)
	#define MASK_AHB_REG_FD_GOURP_13_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_13_INT)
	#define MASK_AHB_REG_FD_GOURP_14_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_14_INT)
	#define MASK_AHB_REG_FD_GOURP_15_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_15_INT)
	#define MASK_AHB_REG_FD_GOURP_16_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_16_INT)
	#define MASK_AHB_REG_FD_GOURP_17_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_17_INT)
	#define MASK_AHB_REG_FD_GOURP_18_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_18_INT)
	#define MASK_AHB_REG_FD_GOURP_19_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_19_INT)
	#define MASK_AHB_REG_FD_GOURP_20_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_20_INT)
	#define MASK_AHB_REG_FD_GOURP_21_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_21_INT)
	#define MASK_AHB_REG_FD_GOURP_22_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_22_INT)
	#define MASK_AHB_REG_FD_GOURP_23_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_23_INT)
	#define MASK_AHB_REG_FD_GOURP_24_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_24_INT)
	#define MASK_AHB_REG_FD_GOURP_25_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_25_INT)
	#define MASK_AHB_REG_FD_GOURP_26_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_26_INT)
	#define MASK_AHB_REG_FD_GOURP_27_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_27_INT)
	#define MASK_AHB_REG_FD_GOURP_28_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_28_INT)
	#define MASK_AHB_REG_FD_GOURP_29_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_29_INT)
	#define MASK_AHB_REG_FD_GOURP_30_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_30_INT)
	#define MASK_AHB_REG_FD_GOURP_31_INT \
		(0x00000001<<NO_AHB_REG_BIT_GOURP_31_INT)

#define AHB_REG_GROUP_INT_RANGE_0       (0x0068)
	#define NO_AHB_REG_BIT_GOURP_00_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_00_RANGE_H                (8)
	#define NO_AHB_REG_BIT_GOURP_01_RANGE_L                (16)
	#define NO_AHB_REG_BIT_GOURP_01_RANGE_H               (24)
	#define MASK_AHB_REG_FD_GOURP_00_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_00_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_00_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_00_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_01_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_01_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_01_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_01_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_1       (0x006C)
	#define NO_AHB_REG_BIT_GOURP_02_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_02_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_03_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_03_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_02_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_02_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_02_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_02_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_03_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_03_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_03_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_03_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_2       (0x0070)
	#define NO_AHB_REG_BIT_GOURP_04_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_04_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_05_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_05_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_04_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_04_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_04_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_04_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_05_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_05_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_05_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_05_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_3   (0x0074)
	#define NO_AHB_REG_BIT_GOURP_06_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_06_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_07_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_07_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_06_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_06_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_06_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_06_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_07_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_07_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_07_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_07_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_4   (0x0078)
	#define NO_AHB_REG_BIT_GOURP_08_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_08_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_09_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_09_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_08_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_08_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_08_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_08_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_09_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_09_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_09_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_09_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_5   (0x007C)
	#define NO_AHB_REG_BIT_GOURP_10_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_10_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_11_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_11_RANGE_H                (24)
	#define MASK_AHB_REG_FD_GOURP_10_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_10_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_10_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_10_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_11_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_11_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_11_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_11_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_6   (0x0080)
	#define NO_AHB_REG_BIT_GOURP_12_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_12_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_13_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_13_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_12_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_12_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_12_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_12_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_13_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_13_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_13_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_13_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_7   (0x0084)
	#define NO_AHB_REG_BIT_GOURP_14_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_14_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_15_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_15_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_14_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_14_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_14_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_14_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_15_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_15_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_15_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_15_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_8   (0x0088)
	#define NO_AHB_REG_BIT_GOURP_16_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_16_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_17_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_17_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_16_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_16_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_16_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_16_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_17_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_17_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_17_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_17_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_9   (0x008C)
	#define NO_AHB_REG_BIT_GOURP_18_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_18_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_19_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_19_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_18_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_18_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_18_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_18_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_19_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_19_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_19_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_19_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_10  (0x0090)
	#define NO_AHB_REG_BIT_GOURP_20_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_20_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_21_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_21_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_20_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_20_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_20_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_20_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_21_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_21_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_21_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_21_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_11  (0x0094)
	#define NO_AHB_REG_BIT_GOURP_22_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_22_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_23_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_23_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_22_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_22_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_22_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_22_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_23_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_23_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_23_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_23_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_12             (0x0098)
	#define NO_AHB_REG_BIT_GOURP_24_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_24_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_25_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_25_RANGE_H                  (24)
	#define MASK_AHB_REG_FD_GOURP_24_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_24_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_24_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_24_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_25_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_25_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_25_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_25_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_13           (0x009C)
	#define NO_AHB_REG_BIT_GOURP_26_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_26_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_27_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_27_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_26_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_26_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_26_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_26_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_27_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_27_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_27_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_27_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_14            (0x00A0)
	#define NO_AHB_REG_BIT_GOURP_28_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_28_RANGE_H                  (8)
	#define NO_AHB_REG_BIT_GOURP_29_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_29_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_28_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_28_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_28_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_28_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_29_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_29_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_29_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_29_RANGE_H)

#define AHB_REG_GROUP_INT_RANGE_15                    (0x00A4)
	#define NO_AHB_REG_BIT_GOURP_30_RANGE_L                 (0)
	#define NO_AHB_REG_BIT_GOURP_30_RANGE_H                 (8)
	#define NO_AHB_REG_BIT_GOURP_31_RANGE_L                 (16)
	#define NO_AHB_REG_BIT_GOURP_31_RANGE_H                 (24)
	#define MASK_AHB_REG_FD_GOURP_30_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_30_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_30_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_30_RANGE_H)
	#define MASK_AHB_REG_FD_GOURP_31_RANGE_L \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_31_RANGE_L)
	#define MASK_AHB_REG_FD_GOURP_31_RANGE_H \
		(0x000000FF<<NO_AHB_REG_BIT_GOURP_31_RANGE_H)

#define AHB_REG_PROTECTED_RANGE_0   (0x00A8)
	#define NO_AHB_REG_BIT_PROTECTED_0_RANGE_L              (0)
	#define NO_AHB_REG_BIT_PROTECTED_0_RANGE_H              (16)
	#define MASK_AHB_REG_FD_PROTECTED_0_RANGE_L\
		(0x0000FFFF<<NO_AHB_REG_BIT_PROTECTED_0_RANGE_L)
	#define MASK_AHB_REG_FD_PROTECTED_0_RANGE_H\
		(0x0000FFFF<<NO_AHB_REG_BIT_PROTECTED_0_RANGE_H)

#define AHB_REG_PROTECTED_RANGE_1   (0x00AC)
	#define NO_AHB_REG_BIT_PROTECTED_1_RANGE_L              (0)
	#define NO_AHB_REG_BIT_PROTECTED_1_RANGE_H              (16)
	#define MASK_AHB_REG_FD_PROTECTED_1_RANGE_L\
		(0x0000FFFF<<NO_AHB_REG_BIT_PROTECTED_1_RANGE_L)
	#define MASK_AHB_REG_FD_PROTECTED_1_RANGE_H\
		(0x0000FFFF<<NO_AHB_REG_BIT_PROTECTED_1_RANGE_H)

#define AHB_REG_AHB_ERR_INT_EN      (0x00B0)
	#define NO_AHB_REG_BIT_AHB_TIMEOUT_ERR_EN               (0)
	#define NO_AHB_REG_BIT_AHB_ALIGN_ERR_EN                 (1)
	#define NO_AHB_REG_BIT_AHB_OVERFLOW_ERR_EN              (2)
	#define NO_AHB_REG_BIT_AHB_PROTECT_ERR_EN               (3)
	#define MASK_AHB_REG_FD_AHB_TIMEOUT_ERR_EN \
		(0x00000001<<NO_AHB_REG_BIT_AHB_TIMEOUT_ERR_EN)
	#define MASK_AHB_REG_FD_AHB_ALIGN_ERR_EN   \
		(0x00000001<<NO_AHB_REG_BIT_AHB_ALIGN_ERR_EN)
	#define MASK_AHB_REG_FD_AHB_OVERFLOW_ERR_EN\
		(0x00000001<<NO_AHB_REG_BIT_AHB_OVERFLOW_ERR_EN)
	#define MASK_AHB_REG_FD_AHB_PROTECT_ERR_EN \
		(0x00000001<<NO_AHB_REG_BIT_AHB_PROTECT_ERR_EN)

#define AHB_REG_AHB_ERR_INT_STATUS  (0x00B4)
	#define NO_AHB_REG_BIT_AHB_TIMEOUT_ERR                  (0)
	#define NO_AHB_REG_BIT_AHB_ALIGN_ERR                    (1)
	#define NO_AHB_REG_BIT_AHB_OVERFLOW_ERR                 (2)
	#define NO_AHB_REG_BIT_AHB_PROTECT_ERR                  (3)
	#define MASK_AHB_REG_FD_AHB_TIMEOUT_ERR    \
		(0x00000001<<NO_AHB_REG_BIT_AHB_TIMEOUT_ERR)
	#define MASK_AHB_REG_FD_AHB_ALIGN_ERR      \
		(0x00000001<<NO_AHB_REG_BIT_AHB_ALIGN_ERR)
	#define MASK_AHB_REG_FD_AHB_OVERFLOW_ERR   \
		(0x00000001<<NO_AHB_REG_BIT_AHB_OVERFLOW_ERR)
	#define MASK_AHB_REG_FD_AHB_PROTECT_ERR    \
		(0x00000001<<NO_AHB_REG_BIT_AHB_PROTECT_ERR)

#define AHB_REG_INT2AHB             (0x00B8)
	#define NO_AHB_REG_BIT_INT2AHB  (0)
	#define MASK_AHB_REG_FD_INT2AHB \
		(0x00000001<<NO_AHB_REG_BIT_INT2AHB)

#define AHB_REG_ENTRY_000           (0x00BC)
	#define NO_AHB_REG_BIT_ENTRY_000           (0)
	#define MASK_AHB_REG_FD_ENTRY_000 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_000)

#define AHB_REG_ENTRY_001           (0x00C0)
	#define NO_AHB_REG_BIT_ENTRY_001           (0)
	#define MASK_AHB_REG_FD_ENTRY_001 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_001)

#define AHB_REG_ENTRY_002           (0x00C4)
	#define NO_AHB_REG_BIT_ENTRY_002           (0)
	#define MASK_AHB_REG_FD_ENTRY_002 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_002)

#define AHB_REG_ENTRY_003           (0x00C8)
	#define NO_AHB_REG_BIT_ENTRY_003           (0)
	#define MASK_AHB_REG_FD_ENTRY_003 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_003)

#define AHB_REG_ENTRY_004           (0x00CC)
	#define NO_AHB_REG_BIT_ENTRY_004    (0)
	#define MASK_AHB_REG_FD_ENTRY_004 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_004)

#define AHB_REG_ENTRY_005           (0x00D0)
	#define NO_AHB_REG_BIT_ENTRY_005    (0)
	#define MASK_AHB_REG_FD_ENTRY_005 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_005)

#define AHB_REG_ENTRY_006           (0x00D4)
	#define NO_AHB_REG_BIT_ENTRY_006    (0)
	#define MASK_AHB_REG_FD_ENTRY_006 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_006)

#define AHB_REG_ENTRY_007           (0x00D8)
	#define NO_AHB_REG_BIT_ENTRY_007    (0)
	#define MASK_AHB_REG_FD_ENTRY_007 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_007)

#define AHB_REG_ENTRY_008           (0x00DC)
	#define NO_AHB_REG_BIT_ENTRY_008    (0)
	#define MASK_AHB_REG_FD_ENTRY_008 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_008)

#define AHB_REG_ENTRY_009           (0x00E0)
	#define NO_AHB_REG_BIT_ENTRY_009    (0)
	#define MASK_AHB_REG_FD_ENTRY_009 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_009)

#define AHB_REG_ENTRY_010           (0x00E4)
	#define NO_AHB_REG_BIT_ENTRY_010    (0)
	#define MASK_AHB_REG_FD_ENTRY_010 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_010)

#define AHB_REG_ENTRY_011           (0x00E8)
	#define NO_AHB_REG_BIT_ENTRY_011    (0)
	#define MASK_AHB_REG_FD_ENTRY_011 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_011)

#define AHB_REG_ENTRY_012           (0x00EC)
	#define NO_AHB_REG_BIT_ENTRY_012    (0)
	#define MASK_AHB_REG_FD_ENTRY_012 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_012)

#define AHB_REG_ENTRY_013           (0x00F0)
	#define NO_AHB_REG_BIT_ENTRY_013    (0)
	#define MASK_AHB_REG_FD_ENTRY_013 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_013)

#define AHB_REG_ENTRY_014           (0x00F4)
	#define NO_AHB_REG_BIT_ENTRY_014    (0)
	#define MASK_AHB_REG_FD_ENTRY_014 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_014)

#define AHB_REG_ENTRY_015           (0x00F8)
	#define NO_AHB_REG_BIT_ENTRY_015    (0)
	#define MASK_AHB_REG_FD_ENTRY_015 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_015)

#define AHB_REG_ENTRY_016           (0x00FC)
	#define NO_AHB_REG_BIT_ENTRY_016    (0)
	#define MASK_AHB_REG_FD_ENTRY_016 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_016)

#define AHB_REG_ENTRY_017           (0x0100)
	#define NO_AHB_REG_BIT_ENTRY_017    (0)
	#define MASK_AHB_REG_FD_ENTRY_017 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_017)

#define AHB_REG_ENTRY_018           (0x0104)
	#define NO_AHB_REG_BIT_ENTRY_018    (0)
	#define MASK_AHB_REG_FD_ENTRY_018 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_018)

#define AHB_REG_ENTRY_019           (0x0108)
	#define NO_AHB_REG_BIT_ENTRY_019    (0)
	#define MASK_AHB_REG_FD_ENTRY_019 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_019)

#define AHB_REG_ENTRY_020           (0x010C)
	#define NO_AHB_REG_BIT_ENTRY_020    (0)
	#define MASK_AHB_REG_FD_ENTRY_020 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_020)

#define AHB_REG_ENTRY_021           (0x0110)
	#define NO_AHB_REG_BIT_ENTRY_021    (0)
	#define MASK_AHB_REG_FD_ENTRY_021 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_021)

#define AHB_REG_ENTRY_022           (0x0114)
	#define NO_AHB_REG_BIT_ENTRY_022    (0)
	#define MASK_AHB_REG_FD_ENTRY_022 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_022)

#define AHB_REG_ENTRY_023           (0x0118)
	#define NO_AHB_REG_BIT_ENTRY_023    (0)
	#define MASK_AHB_REG_FD_ENTRY_023 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_023)

#define AHB_REG_ENTRY_024           (0x011C)
	#define NO_AHB_REG_BIT_ENTRY_024    (0)
	#define MASK_AHB_REG_FD_ENTRY_024 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_024)

#define AHB_REG_ENTRY_025           (0x0120)
	#define NO_AHB_REG_BIT_ENTRY_025    (0)
	#define MASK_AHB_REG_FD_ENTRY_025 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_025)

#define AHB_REG_ENTRY_026           (0x0124)
	#define NO_AHB_REG_BIT_ENTRY_026    (0)
	#define MASK_AHB_REG_FD_ENTRY_026 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_026)

#define AHB_REG_ENTRY_027           (0x0128)
	#define NO_AHB_REG_BIT_ENTRY_027    (0)
	#define MASK_AHB_REG_FD_ENTRY_027 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_027)

#define AHB_REG_ENTRY_028           (0x012C)
	#define NO_AHB_REG_BIT_ENTRY_028    (0)
	#define MASK_AHB_REG_FD_ENTRY_028 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_028)

#define AHB_REG_ENTRY_029           (0x0130)
	#define NO_AHB_REG_BIT_ENTRY_029    (0)
	#define MASK_AHB_REG_FD_ENTRY_029 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_029)

#define AHB_REG_ENTRY_030           (0x0134)
	#define NO_AHB_REG_BIT_ENTRY_030    (0)
	#define MASK_AHB_REG_FD_ENTRY_030 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_030)

#define AHB_REG_ENTRY_031           (0x0138)
	#define NO_AHB_REG_BIT_ENTRY_031    (0)
	#define MASK_AHB_REG_FD_ENTRY_031 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_031)

#define AHB_REG_ENTRY_032           (0x013C)
	#define NO_AHB_REG_BIT_ENTRY_032    (0)
	#define MASK_AHB_REG_FD_ENTRY_032 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_032)

#define AHB_REG_ENTRY_033           (0x0140)
	#define NO_AHB_REG_BIT_ENTRY_033    (0)
	#define MASK_AHB_REG_FD_ENTRY_033 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_033)

#define AHB_REG_ENTRY_034           (0x0144)
	#define NO_AHB_REG_BIT_ENTRY_034    (0)
	#define MASK_AHB_REG_FD_ENTRY_034 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_034)

#define AHB_REG_ENTRY_035           (0x0148)
	#define NO_AHB_REG_BIT_ENTRY_035    (0)
	#define MASK_AHB_REG_FD_ENTRY_035 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_035)

#define AHB_REG_ENTRY_036           (0x014C)
	#define NO_AHB_REG_BIT_ENTRY_036    (0)
	#define MASK_AHB_REG_FD_ENTRY_036 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_036)

#define AHB_REG_ENTRY_037           (0x0150)
	#define NO_AHB_REG_BIT_ENTRY_037    (0)
	#define MASK_AHB_REG_FD_ENTRY_037 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_037)

#define AHB_REG_ENTRY_038           (0x0154)
	#define NO_AHB_REG_BIT_ENTRY_038    (0)
	#define MASK_AHB_REG_FD_ENTRY_038 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_038)

#define AHB_REG_ENTRY_039           (0x0158)
	#define NO_AHB_REG_BIT_ENTRY_039    (0)
	#define MASK_AHB_REG_FD_ENTRY_039 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_039)

#define AHB_REG_ENTRY_040           (0x015C)
	#define NO_AHB_REG_BIT_ENTRY_040    (0)
	#define MASK_AHB_REG_FD_ENTRY_040 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_040)

#define AHB_REG_ENTRY_041           (0x0160)
	#define NO_AHB_REG_BIT_ENTRY_041    (0)
	#define MASK_AHB_REG_FD_ENTRY_041 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_041)

#define AHB_REG_ENTRY_042           (0x0164)
	#define NO_AHB_REG_BIT_ENTRY_042    (0)
	#define MASK_AHB_REG_FD_ENTRY_042 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_042)

#define AHB_REG_ENTRY_043           (0x0168)
	#define NO_AHB_REG_BIT_ENTRY_043    (0)
	#define MASK_AHB_REG_FD_ENTRY_043 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_043)

#define AHB_REG_ENTRY_044           (0x016C)
	#define NO_AHB_REG_BIT_ENTRY_044    (0)
	#define MASK_AHB_REG_FD_ENTRY_044 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_044)

#define AHB_REG_ENTRY_045           (0x0170)
	#define NO_AHB_REG_BIT_ENTRY_045    (0)
	#define MASK_AHB_REG_FD_ENTRY_045 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_045)

#define AHB_REG_ENTRY_046           (0x0174)
	#define NO_AHB_REG_BIT_ENTRY_046    (0)
	#define MASK_AHB_REG_FD_ENTRY_046 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_046)

#define AHB_REG_ENTRY_047           (0x0178)
	#define NO_AHB_REG_BIT_ENTRY_047    (0)
	#define MASK_AHB_REG_FD_ENTRY_047 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_047)

#define AHB_REG_ENTRY_048           (0x017C)
	#define NO_AHB_REG_BIT_ENTRY_048    (0)
	#define MASK_AHB_REG_FD_ENTRY_048 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_048)

#define AHB_REG_ENTRY_049           (0x0180)
	#define NO_AHB_REG_BIT_ENTRY_049    (0)
	#define MASK_AHB_REG_FD_ENTRY_049 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_049)

#define AHB_REG_ENTRY_050           (0x0184)
	#define NO_AHB_REG_BIT_ENTRY_050    (0)
	#define MASK_AHB_REG_FD_ENTRY_050 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_050)

#define AHB_REG_ENTRY_051           (0x0188)
	#define NO_AHB_REG_BIT_ENTRY_051    (0)
	#define MASK_AHB_REG_FD_ENTRY_051 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_051)

#define AHB_REG_ENTRY_052           (0x018C)
	#define NO_AHB_REG_BIT_ENTRY_052    (0)
	#define MASK_AHB_REG_FD_ENTRY_052 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_052)

#define AHB_REG_ENTRY_053           (0x0190)
	#define NO_AHB_REG_BIT_ENTRY_053    (0)
	#define MASK_AHB_REG_FD_ENTRY_053 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_053)

#define AHB_REG_ENTRY_054           (0x0194)
	#define NO_AHB_REG_BIT_ENTRY_054    (0)
	#define MASK_AHB_REG_FD_ENTRY_054 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_054)

#define AHB_REG_ENTRY_055           (0x0198)
	#define NO_AHB_REG_BIT_ENTRY_055    (0)
	#define MASK_AHB_REG_FD_ENTRY_055 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_055)

#define AHB_REG_ENTRY_056           (0x019C)
	#define NO_AHB_REG_BIT_ENTRY_056    (0)
	#define MASK_AHB_REG_FD_ENTRY_056 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_056)

#define AHB_REG_ENTRY_057           (0x01A0)
	#define NO_AHB_REG_BIT_ENTRY_057    (0)
	#define MASK_AHB_REG_FD_ENTRY_057 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_057)

#define AHB_REG_ENTRY_058           (0x01A4)
	#define NO_AHB_REG_BIT_ENTRY_058    (0)
	#define MASK_AHB_REG_FD_ENTRY_058 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_058)

#define AHB_REG_ENTRY_059           (0x01A8)
	#define NO_AHB_REG_BIT_ENTRY_059    (0)
	#define MASK_AHB_REG_FD_ENTRY_059 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_059)

#define AHB_REG_ENTRY_060           (0x01AC)
	#define NO_AHB_REG_BIT_ENTRY_060    (0)
	#define MASK_AHB_REG_FD_ENTRY_060 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_060)

#define AHB_REG_ENTRY_061           (0x01B0)
	#define NO_AHB_REG_BIT_ENTRY_061    (0)
	#define MASK_AHB_REG_FD_ENTRY_061 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_061)

#define AHB_REG_ENTRY_062           (0x01B4)
	#define NO_AHB_REG_BIT_ENTRY_062    (0)
	#define MASK_AHB_REG_FD_ENTRY_062 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_062)

#define AHB_REG_ENTRY_063           (0x01B8)
	#define NO_AHB_REG_BIT_ENTRY_063    (0)
	#define MASK_AHB_REG_FD_ENTRY_063 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_063)

#define AHB_REG_ENTRY_064           (0x01BC)
	#define NO_AHB_REG_BIT_ENTRY_064    (0)
	#define MASK_AHB_REG_FD_ENTRY_064 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_064)

#define AHB_REG_ENTRY_065           (0x01C0)
	#define NO_AHB_REG_BIT_ENTRY_065    (0)
	#define MASK_AHB_REG_FD_ENTRY_065 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_065)

#define AHB_REG_ENTRY_066           (0x01C4)
	#define NO_AHB_REG_BIT_ENTRY_066    (0)
	#define MASK_AHB_REG_FD_ENTRY_066 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_066)

#define AHB_REG_ENTRY_067           (0x01C8)
	#define NO_AHB_REG_BIT_ENTRY_067    (0)
	#define MASK_AHB_REG_FD_ENTRY_067 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_067)

#define AHB_REG_ENTRY_068           (0x01CC)
	#define NO_AHB_REG_BIT_ENTRY_068    (0)
	#define MASK_AHB_REG_FD_ENTRY_068        \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_068)

#define AHB_REG_ENTRY_069           (0x01D0)
	#define NO_AHB_REG_BIT_ENTRY_069           (0)
	#define MASK_AHB_REG_FD_ENTRY_069        \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_069)

#define AHB_REG_ENTRY_070           (0x01D4)
	#define NO_AHB_REG_BIT_ENTRY_070           (0)
	#define MASK_AHB_REG_FD_ENTRY_070 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_070)

#define AHB_REG_ENTRY_071           (0x01D8)
	#define NO_AHB_REG_BIT_ENTRY_071    (0)
	#define MASK_AHB_REG_FD_ENTRY_071 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_071)

#define AHB_REG_ENTRY_072           (0x01DC)
	#define NO_AHB_REG_BIT_ENTRY_072    (0)
	#define MASK_AHB_REG_FD_ENTRY_072 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_072)

#define AHB_REG_ENTRY_073           (0x01E0)
	#define NO_AHB_REG_BIT_ENTRY_073    (0)
	#define MASK_AHB_REG_FD_ENTRY_073 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_073)

#define AHB_REG_ENTRY_074           (0x01E4)
	#define NO_AHB_REG_BIT_ENTRY_074    (0)
	#define MASK_AHB_REG_FD_ENTRY_074 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_074)

#define AHB_REG_ENTRY_075           (0x01E8)
	#define NO_AHB_REG_BIT_ENTRY_075    (0)
	#define MASK_AHB_REG_FD_ENTRY_075 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_075)

#define AHB_REG_ENTRY_076           (0x01EC)
	#define NO_AHB_REG_BIT_ENTRY_076    (0)
	#define MASK_AHB_REG_FD_ENTRY_076 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_076)

#define AHB_REG_ENTRY_077           (0x01F0)
	#define NO_AHB_REG_BIT_ENTRY_077    (0)
	#define MASK_AHB_REG_FD_ENTRY_077 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_077)

#define AHB_REG_ENTRY_078           (0x01F4)
	#define NO_AHB_REG_BIT_ENTRY_078    (0)
	#define MASK_AHB_REG_FD_ENTRY_078 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_078)

#define AHB_REG_ENTRY_079           (0x01F8)
	#define NO_AHB_REG_BIT_ENTRY_079    (0)
	#define MASK_AHB_REG_FD_ENTRY_079 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_079)

#define AHB_REG_ENTRY_080           (0x01FC)
	#define NO_AHB_REG_BIT_ENTRY_080    (0)
	#define MASK_AHB_REG_FD_ENTRY_080 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_080)

#define AHB_REG_ENTRY_081           (0x0200)
	#define NO_AHB_REG_BIT_ENTRY_081    (0)
	#define MASK_AHB_REG_FD_ENTRY_081 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_081)

#define AHB_REG_ENTRY_082           (0x0204)
	#define NO_AHB_REG_BIT_ENTRY_082    (0)
	#define MASK_AHB_REG_FD_ENTRY_082 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_082)

#define AHB_REG_ENTRY_083           (0x0208)
	#define NO_AHB_REG_BIT_ENTRY_083    (0)
	#define MASK_AHB_REG_FD_ENTRY_083 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_083)

#define AHB_REG_ENTRY_084           (0x020C)
	#define NO_AHB_REG_BIT_ENTRY_084    (0)
	#define MASK_AHB_REG_FD_ENTRY_084 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_084)

#define AHB_REG_ENTRY_085           (0x0210)
	#define NO_AHB_REG_BIT_ENTRY_085    (0)
	#define MASK_AHB_REG_FD_ENTRY_085 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_085)

#define AHB_REG_ENTRY_086           (0x0214)
	#define NO_AHB_REG_BIT_ENTRY_086    (0)
	#define MASK_AHB_REG_FD_ENTRY_086 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_086)

#define AHB_REG_ENTRY_087           (0x0218)
	#define NO_AHB_REG_BIT_ENTRY_087    (0)
	#define MASK_AHB_REG_FD_ENTRY_087 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_087)

#define AHB_REG_ENTRY_088           (0x021C)
	#define NO_AHB_REG_BIT_ENTRY_088    (0)
	#define MASK_AHB_REG_FD_ENTRY_088 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_088)

#define AHB_REG_ENTRY_089           (0x0220)
	#define NO_AHB_REG_BIT_ENTRY_089    (0)
	#define MASK_AHB_REG_FD_ENTRY_089 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_089)

#define AHB_REG_ENTRY_090           (0x0224)
	#define NO_AHB_REG_BIT_ENTRY_090    (0)
	#define MASK_AHB_REG_FD_ENTRY_090 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_090)

#define AHB_REG_ENTRY_091           (0x0228)
	#define NO_AHB_REG_BIT_ENTRY_091    (0)
	#define MASK_AHB_REG_FD_ENTRY_091 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_091)

#define AHB_REG_ENTRY_092           (0x022C)
	#define NO_AHB_REG_BIT_ENTRY_092    (0)
	#define MASK_AHB_REG_FD_ENTRY_092 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_092)

#define AHB_REG_ENTRY_093           (0x0230)
	#define NO_AHB_REG_BIT_ENTRY_093    (0)
	#define MASK_AHB_REG_FD_ENTRY_093 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_093)

#define AHB_REG_ENTRY_094           (0x0234)
	#define NO_AHB_REG_BIT_ENTRY_094    (0)
	#define MASK_AHB_REG_FD_ENTRY_094 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_094)

#define AHB_REG_ENTRY_095           (0x0238)
	#define NO_AHB_REG_BIT_ENTRY_095    (0)
	#define MASK_AHB_REG_FD_ENTRY_095 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_095)

#define AHB_REG_ENTRY_096           (0x023C)
	#define NO_AHB_REG_BIT_ENTRY_096    (0)
	#define MASK_AHB_REG_FD_ENTRY_096 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_096)

#define AHB_REG_ENTRY_097           (0x0240)
	#define NO_AHB_REG_BIT_ENTRY_097    (0)
	#define MASK_AHB_REG_FD_ENTRY_097 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_097)

#define AHB_REG_ENTRY_098           (0x0244)
	#define NO_AHB_REG_BIT_ENTRY_098    (0)
	#define MASK_AHB_REG_FD_ENTRY_098 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_098)

#define AHB_REG_ENTRY_099           (0x0248)
	#define NO_AHB_REG_BIT_ENTRY_099    (0)
	#define MASK_AHB_REG_FD_ENTRY_099 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_099)

#define AHB_REG_ENTRY_100           (0x024C)
	#define NO_AHB_REG_BIT_ENTRY_100    (0)
	#define MASK_AHB_REG_FD_ENTRY_100 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_100)

#define AHB_REG_ENTRY_101           (0x0250)
	#define NO_AHB_REG_BIT_ENTRY_101    (0)
	#define MASK_AHB_REG_FD_ENTRY_101 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_101)

#define AHB_REG_ENTRY_102           (0x0254)
	#define NO_AHB_REG_BIT_ENTRY_102    (0)
	#define MASK_AHB_REG_FD_ENTRY_102 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_102)

#define AHB_REG_ENTRY_103           (0x0258)
	#define NO_AHB_REG_BIT_ENTRY_103    (0)
	#define MASK_AHB_REG_FD_ENTRY_103 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_103)

#define AHB_REG_ENTRY_104           (0x025C)
	#define NO_AHB_REG_BIT_ENTRY_104    (0)
	#define MASK_AHB_REG_FD_ENTRY_104 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_104)

#define AHB_REG_ENTRY_105           (0x0260)
	#define NO_AHB_REG_BIT_ENTRY_105    (0)
	#define MASK_AHB_REG_FD_ENTRY_105 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_105)

#define AHB_REG_ENTRY_106           (0x0264)
	#define NO_AHB_REG_BIT_ENTRY_106    (0)
	#define MASK_AHB_REG_FD_ENTRY_106 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_106)

#define AHB_REG_ENTRY_107           (0x0268)
	#define NO_AHB_REG_BIT_ENTRY_107    (0)
	#define MASK_AHB_REG_FD_ENTRY_107 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_107)

#define AHB_REG_ENTRY_108           (0x026C)
	#define NO_AHB_REG_BIT_ENTRY_108    (0)
	#define MASK_AHB_REG_FD_ENTRY_108 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_108)

#define AHB_REG_ENTRY_109           (0x0270)
	#define NO_AHB_REG_BIT_ENTRY_109    (0)
	#define MASK_AHB_REG_FD_ENTRY_109 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_109)

#define AHB_REG_ENTRY_110           (0x0274)
	#define NO_AHB_REG_BIT_ENTRY_110    (0)
	#define MASK_AHB_REG_FD_ENTRY_110 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_110)

#define AHB_REG_ENTRY_111           (0x0278)
	#define NO_AHB_REG_BIT_ENTRY_111    (0)
	#define MASK_AHB_REG_FD_ENTRY_111 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_111)

#define AHB_REG_ENTRY_112           (0x027C)
	#define NO_AHB_REG_BIT_ENTRY_112    (0)
	#define MASK_AHB_REG_FD_ENTRY_112 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_112)

#define AHB_REG_ENTRY_113           (0x0280)
	#define NO_AHB_REG_BIT_ENTRY_113    (0)
	#define MASK_AHB_REG_FD_ENTRY_113 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_113)

#define AHB_REG_ENTRY_114           (0x0284)
	#define NO_AHB_REG_BIT_ENTRY_114    (0)
	#define MASK_AHB_REG_FD_ENTRY_114 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_114)

#define AHB_REG_ENTRY_115           (0x0288)
	#define NO_AHB_REG_BIT_ENTRY_115    (0)
	#define MASK_AHB_REG_FD_ENTRY_115 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_115)

#define AHB_REG_ENTRY_116           (0x028C)
	#define NO_AHB_REG_BIT_ENTRY_116    (0)
	#define MASK_AHB_REG_FD_ENTRY_116 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_116)

#define AHB_REG_ENTRY_117           (0x0290)
	#define NO_AHB_REG_BIT_ENTRY_117    (0)
	#define MASK_AHB_REG_FD_ENTRY_117 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_117)

#define AHB_REG_ENTRY_118           (0x0294)
	#define NO_AHB_REG_BIT_ENTRY_118    (0)
	#define MASK_AHB_REG_FD_ENTRY_118 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_118)

#define AHB_REG_ENTRY_119           (0x0298)
	#define NO_AHB_REG_BIT_ENTRY_119    (0)
	#define MASK_AHB_REG_FD_ENTRY_119 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_119)

#define AHB_REG_ENTRY_120           (0x029C)
	#define NO_AHB_REG_BIT_ENTRY_120    (0)
	#define MASK_AHB_REG_FD_ENTRY_120 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_120)

#define AHB_REG_ENTRY_121           (0x02A0)
	#define NO_AHB_REG_BIT_ENTRY_121    (0)
	#define MASK_AHB_REG_FD_ENTRY_121 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_121)

#define AHB_REG_ENTRY_122           (0x02A4)
	#define NO_AHB_REG_BIT_ENTRY_122    (0)
	#define MASK_AHB_REG_FD_ENTRY_122 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_122)

#define AHB_REG_ENTRY_123           (0x02A8)
	#define NO_AHB_REG_BIT_ENTRY_123    (0)
	#define MASK_AHB_REG_FD_ENTRY_123 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_123)

#define AHB_REG_ENTRY_124           (0x02AC)
	#define NO_AHB_REG_BIT_ENTRY_124    (0)
	#define MASK_AHB_REG_FD_ENTRY_124 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_124)

#define AHB_REG_ENTRY_125           (0x02B0)
	#define NO_AHB_REG_BIT_ENTRY_125    (0)
	#define MASK_AHB_REG_FD_ENTRY_125 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_125)

#define AHB_REG_ENTRY_126           (0x02B4)
	#define NO_AHB_REG_BIT_ENTRY_126    (0)
	#define MASK_AHB_REG_FD_ENTRY_126 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_126)

#define AHB_REG_ENTRY_127           (0x02B8)
	#define NO_AHB_REG_BIT_ENTRY_127    (0)
	#define MASK_AHB_REG_FD_ENTRY_127 \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_ENTRY_127)

#define AHB_REG_EXTEND_SRAM         (0x02BC)
	#define NO_AHB_REG_BIT_EXTEND_SRAM (0)
	#define NO_AHB_REG_BIT_EXTEND_SRAM (0)
	#define MASK_AHB_REG_FD_EXTEND_SRAM \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_EXTEND_SRAM)
	#define MASK_AHB_REG_FD_EXTEND_SRAM \
		(0xFFFFFFFF<<NO_AHB_REG_BIT_EXTEND_SRAM)

#endif
