{"vcs1":{"timestamp_begin":1760702108.974377363, "rt":2.14, "ut":1.54, "st":0.20}}
{"vcselab":{"timestamp_begin":1760702111.188096209, "rt":0.72, "ut":0.25, "st":0.08}}
{"link":{"timestamp_begin":1760702111.961327493, "rt":0.20, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760702108.536425804}
{"VCS_COMP_START_TIME": 1760702108.536425804}
{"VCS_COMP_END_TIME": 1760702115.400228665}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog0+FSDB_ALL +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 372780}}
{"vcselab": {"peak_mem": 247080}}
