(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "CarController")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "CarController")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/A  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/A  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/A  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/A  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_a0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/A  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  r_m1/A  r_m1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_a0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[0\]/CLK  hbridgecontroller_0/counter\[0\]/Q  hbridgecontroller_0/un2_counter_1_I_10/A  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_45/A  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_39/A  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_39/A  hbridgecontroller_0/un1_counter_1_0_I_39/Y  hbridgecontroller_0/un1_counter_1_0_I_42/B  hbridgecontroller_0/un1_counter_1_0_I_42/Y  hbridgecontroller_0/un1_counter_1_0_I_43/A  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/A  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/A  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un60_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un60_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[4\]/CLK  hbridgecontroller_0/counter\[4\]/Q  hbridgecontroller_0/un2_counter_1_I_18/B  hbridgecontroller_0/un2_counter_1_I_18/Y  hbridgecontroller_0/un2_counter_1_I_30/B  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_27/A  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I68_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I68_un1_Y_s/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_45/A  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_29/A  hbridgecontroller_0/un1_counter_2_0_I_29/Y  hbridgecontroller_0/un1_counter_2_0_I_31/A  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_45/A  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_29/A  hbridgecontroller_0/un1_counter_1_0_I_29/Y  hbridgecontroller_0/un1_counter_1_0_I_31/A  hbridgecontroller_0/un1_counter_1_0_I_31/Y  hbridgecontroller_0/un1_counter_1_0_I_32/C  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_30/A  hbridgecontroller_0/un1_counter_2_0_I_30/Y  hbridgecontroller_0/un1_counter_2_0_I_31/B  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[3\]/CLK  hbridgecontroller_0/counter\[3\]/Q  hbridgecontroller_0/un2_counter_1_I_18/A  hbridgecontroller_0/un2_counter_1_I_18/Y  hbridgecontroller_0/un2_counter_1_I_30/B  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I68_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I68_un1_Y_s/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_s/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/B  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_27/B  hbridgecontroller_0/un1_counter_2_0_I_27/Y  hbridgecontroller_0/un1_counter_2_0_I_28/B  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_27/B  hbridgecontroller_0/un1_counter_1_0_I_27/Y  hbridgecontroller_0/un1_counter_1_0_I_28/B  hbridgecontroller_0/un1_counter_1_0_I_28/Y  hbridgecontroller_0/un1_counter_1_0_I_32/B  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[2\]/CLK  hbridgecontroller_0/counter\[2\]/Q  hbridgecontroller_0/un2_counter_1_I_10/C  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_0_a2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_0_a2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/A  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[4\]/CLK  hbridgecontroller_0/counter\[4\]/Q  hbridgecontroller_0/un2_counter_1_I_18/B  hbridgecontroller_0/un2_counter_1_I_18/Y  hbridgecontroller_0/un2_counter_1_I_24/B  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_27/A  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/A  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_a0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/A  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[5\]/CLK  hbridgecontroller_0/counter\[5\]/Q  hbridgecontroller_0/un2_counter_1_I_18/C  hbridgecontroller_0/un2_counter_1_I_18/Y  hbridgecontroller_0/un2_counter_1_I_30/B  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_45/A  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_17/A  hbridgecontroller_0/un1_counter_2_0_I_17/Y  hbridgecontroller_0/un1_counter_2_0_I_20/C  hbridgecontroller_0/un1_counter_2_0_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_21/B  hbridgecontroller_0/un1_counter_2_0_I_21/Y  hbridgecontroller_0/un1_counter_2_0_I_44/A  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_45/A  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_17/A  hbridgecontroller_0/un1_counter_1_0_I_17/Y  hbridgecontroller_0/un1_counter_1_0_I_20/C  hbridgecontroller_0/un1_counter_1_0_I_20/Y  hbridgecontroller_0/un1_counter_1_0_I_21/B  hbridgecontroller_0/un1_counter_1_0_I_21/Y  hbridgecontroller_0/un1_counter_1_0_I_44/A  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/B  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_27/B  hbridgecontroller_0/un1_counter_2_0_I_27/Y  hbridgecontroller_0/un1_counter_2_0_I_31/C  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_27/B  hbridgecontroller_0/un1_counter_1_0_I_27/Y  hbridgecontroller_0/un1_counter_1_0_I_31/C  hbridgecontroller_0/un1_counter_1_0_I_31/Y  hbridgecontroller_0/un1_counter_1_0_I_32/C  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[6\]/CLK  hbridgecontroller_0/counter\[6\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/B  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I73_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/B  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_s/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a3_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a3_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_42/A  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_23/B  hbridgecontroller_0/un1_counter_2_0_I_23/Y  hbridgecontroller_0/un1_counter_2_0_I_25/B  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a3_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a3_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/A  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/M2_duty_RNIECUJ\[15\]/A  hbridgecontroller_0/M2_duty_RNIECUJ\[15\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I36_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[10\]/CLK  hbridgecontroller_0/counter\[10\]/Q  hbridgecontroller_0/counter_RNIVFT\[11\]/B  hbridgecontroller_0/counter_RNIVFT\[11\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/C  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a3_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a3_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_0_a2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_0_a2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_27/A  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_37/B  hbridgecontroller_0/un1_counter_2_0_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_42/A  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_27/A  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_37/B  hbridgecontroller_0/un1_counter_1_0_I_37/Y  hbridgecontroller_0/un1_counter_1_0_I_42/A  hbridgecontroller_0/un1_counter_1_0_I_42/Y  hbridgecontroller_0/un1_counter_1_0_I_43/A  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_34/B  hbridgecontroller_0/un2_counter_1_I_34/Y  hbridgecontroller_0/un2_counter_1_I_35/A  hbridgecontroller_0/un2_counter_1_I_35/Y  hbridgecontroller_0/un1_counter_2_0_I_38/A  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[7\]/CLK  hbridgecontroller_0/counter\[7\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/A  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[7\]/CLK  hbridgecontroller_0/counter\[7\]/Q  hbridgecontroller_0/un2_counter_1_I_29/B  hbridgecontroller_0/un2_counter_1_I_29/Y  hbridgecontroller_0/un2_counter_1_I_30/C  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_42/A  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_24/B  hbridgecontroller_0/un1_counter_2_0_I_24/Y  hbridgecontroller_0/un1_counter_2_0_I_25/C  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_42/A  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_24/B  hbridgecontroller_0/un1_counter_1_0_I_24/Y  hbridgecontroller_0/un1_counter_1_0_I_25/C  hbridgecontroller_0/un1_counter_1_0_I_25/Y  hbridgecontroller_0/un1_counter_1_0_I_32/A  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/un2_counter_1_I_29/C  hbridgecontroller_0/un2_counter_1_I_29/Y  hbridgecontroller_0/un2_counter_1_I_30/C  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a4_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a4_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[7\]/CLK  hbridgecontroller_0/counter\[7\]/Q  hbridgecontroller_0/un2_counter_1_I_21/B  hbridgecontroller_0/un2_counter_1_I_21/Y  hbridgecontroller_0/un2_counter_1_I_24/C  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_27/A  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_39/A  hbridgecontroller_0/un2_counter_1_I_39/Y  hbridgecontroller_0/un2_counter_1_I_40/A  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/un1_counter_2_0_I_22/B  hbridgecontroller_0/un1_counter_2_0_I_22/Y  hbridgecontroller_0/un1_counter_2_0_I_25/A  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_a1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/B  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a1_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a1_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[6\]/CLK  hbridgecontroller_0/counter\[6\]/Q  hbridgecontroller_0/un2_counter_1_I_29/A  hbridgecontroller_0/un2_counter_1_I_29/Y  hbridgecontroller_0/un2_counter_1_I_30/C  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[11\]/CLK  hbridgecontroller_0/counter\[11\]/Q  hbridgecontroller_0/counter_RNIVFT\[11\]/A  hbridgecontroller_0/counter_RNIVFT\[11\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/C  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_36/A  hbridgecontroller_0/un2_counter_1_I_36/Y  hbridgecontroller_0/un2_counter_1_I_37/A  hbridgecontroller_0/un2_counter_1_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_36/B  hbridgecontroller_0/un1_counter_2_0_I_36/Y  hbridgecontroller_0/un1_counter_2_0_I_41/C  hbridgecontroller_0/un1_counter_2_0_I_41/Y  hbridgecontroller_0/un1_counter_2_0_I_43/B  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_e_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a4_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a4_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/A  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/A  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I32_un1_Y_a0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I32_un1_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[6\]/CLK  hbridgecontroller_0/counter\[6\]/Q  hbridgecontroller_0/un2_counter_1_I_21/A  hbridgecontroller_0/un2_counter_1_I_21/Y  hbridgecontroller_0/un2_counter_1_I_24/C  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_27/A  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a1_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a1_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_1/S  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/un2_counter_1_I_33/A  hbridgecontroller_0/un2_counter_1_I_33/Y  hbridgecontroller_0/un2_counter_1_I_44/A  hbridgecontroller_0/un2_counter_1_I_44/Y  hbridgecontroller_0/un2_counter_1_I_45/B  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_25/B  hbridgecontroller_0/un2_counter_1_I_25/Y  hbridgecontroller_0/un2_counter_1_I_26/A  hbridgecontroller_0/un2_counter_1_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_35/B  hbridgecontroller_0/un1_counter_2_0_I_35/Y  hbridgecontroller_0/un1_counter_2_0_I_37/C  hbridgecontroller_0/un1_counter_2_0_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_42/A  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/A  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y_0_tz_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y_0_tz_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/A  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[10\]/CLK  hbridgecontroller_0/counter\[10\]/Q  hbridgecontroller_0/un2_counter_1_I_33/B  hbridgecontroller_0/un2_counter_1_I_33/Y  hbridgecontroller_0/un2_counter_1_I_44/A  hbridgecontroller_0/un2_counter_1_I_44/Y  hbridgecontroller_0/un2_counter_1_I_45/B  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a1_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a1_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/un2_counter_1_I_33/A  hbridgecontroller_0/un2_counter_1_I_33/Y  hbridgecontroller_0/un2_counter_1_I_44/A  hbridgecontroller_0/un2_counter_1_I_44/Y  hbridgecontroller_0/un2_counter_1_I_48/B  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_30/A  hbridgecontroller_0/un1_counter_2_0_I_30/Y  hbridgecontroller_0/un1_counter_2_0_I_31/B  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_1/A  hbridgecontroller_0/un1_counter_2_0_I_1/Y  hbridgecontroller_0/un1_counter_2_0_I_10/C  hbridgecontroller_0/un1_counter_2_0_I_10/Y  hbridgecontroller_0/un1_counter_2_0_I_13/A  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_1/A  hbridgecontroller_0/un1_counter_1_0_I_1/Y  hbridgecontroller_0/un1_counter_1_0_I_10/C  hbridgecontroller_0/un1_counter_1_0_I_10/Y  hbridgecontroller_0/un1_counter_1_0_I_13/A  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_8/A  hbridgecontroller_0/un1_counter_2_0_I_8/Y  hbridgecontroller_0/un1_counter_2_0_I_12/C  hbridgecontroller_0/un1_counter_2_0_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_13/C  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_8/A  hbridgecontroller_0/un1_counter_1_0_I_8/Y  hbridgecontroller_0/un1_counter_1_0_I_12/C  hbridgecontroller_0/un1_counter_1_0_I_12/Y  hbridgecontroller_0/un1_counter_1_0_I_13/C  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y_0_tz_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y_0_tz_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a3_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a3_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_45/A  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_3/A  hbridgecontroller_0/un1_counter_2_0_I_3/Y  hbridgecontroller_0/un1_counter_2_0_I_10/B  hbridgecontroller_0/un1_counter_2_0_I_10/Y  hbridgecontroller_0/un1_counter_2_0_I_13/A  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_45/A  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_3/A  hbridgecontroller_0/un1_counter_1_0_I_3/Y  hbridgecontroller_0/un1_counter_1_0_I_10/B  hbridgecontroller_0/un1_counter_1_0_I_10/Y  hbridgecontroller_0/un1_counter_1_0_I_13/A  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_16/A  hbridgecontroller_0/un1_counter_2_0_I_16/Y  hbridgecontroller_0/un1_counter_2_0_I_21/A  hbridgecontroller_0/un1_counter_2_0_I_21/Y  hbridgecontroller_0/un1_counter_2_0_I_44/A  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_16/A  hbridgecontroller_0/un1_counter_1_0_I_16/Y  hbridgecontroller_0/un1_counter_1_0_I_21/A  hbridgecontroller_0/un1_counter_1_0_I_21/Y  hbridgecontroller_0/un1_counter_1_0_I_44/A  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_42/A  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_18/A  hbridgecontroller_0/un1_counter_2_0_I_18/Y  hbridgecontroller_0/un1_counter_2_0_I_20/B  hbridgecontroller_0/un1_counter_2_0_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_21/B  hbridgecontroller_0/un1_counter_2_0_I_21/Y  hbridgecontroller_0/un1_counter_2_0_I_44/A  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_42/A  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_18/A  hbridgecontroller_0/un1_counter_1_0_I_18/Y  hbridgecontroller_0/un1_counter_1_0_I_20/B  hbridgecontroller_0/un1_counter_1_0_I_20/Y  hbridgecontroller_0/un1_counter_1_0_I_21/B  hbridgecontroller_0/un1_counter_1_0_I_21/Y  hbridgecontroller_0/un1_counter_1_0_I_44/A  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a2_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/A  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_52/B  hbridgecontroller_0/un1_counter_2_0_I_52/Y  hbridgecontroller_0/un1_counter_2_0_I_54/B  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5_tz_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5_tz_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/A  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_30/A  hbridgecontroller_0/un1_counter_2_0_I_30/Y  hbridgecontroller_0/un1_counter_2_0_I_31/B  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/A  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_30/A  hbridgecontroller_0/un1_counter_1_0_I_30/Y  hbridgecontroller_0/un1_counter_1_0_I_31/B  hbridgecontroller_0/un1_counter_1_0_I_31/Y  hbridgecontroller_0/un1_counter_1_0_I_32/C  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNI86KP\[0\]/A  hbridgecontroller_0/counter_RNI86KP\[0\]/Y  hbridgecontroller_0/un1_counter_2_0_I_64/B  hbridgecontroller_0/un1_counter_2_0_I_64/Y  hbridgecontroller_0/un1_counter_2_0_I_66/C  hbridgecontroller_0/un1_counter_2_0_I_66/Y  hbridgecontroller_0/un1_counter_2_0_I_71/A  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/counter_RNILQEI\[9\]/A  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_4_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0_s/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/A  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un60_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un60_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/A  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0_s/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/M2_duty_RNIGEUJ\[17\]/A  hbridgecontroller_0/M2_duty_RNIGEUJ\[17\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un60_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un60_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[11\]/CLK  hbridgecontroller_0/counter\[11\]/Q  hbridgecontroller_0/un2_counter_1_I_33/C  hbridgecontroller_0/un2_counter_1_I_33/Y  hbridgecontroller_0/un2_counter_1_I_44/A  hbridgecontroller_0/un2_counter_1_I_44/Y  hbridgecontroller_0/un2_counter_1_I_45/B  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[13\]/CLK  hbridgecontroller_0/counter\[13\]/Q  hbridgecontroller_0/counter_RNI5MT\[14\]/B  hbridgecontroller_0/counter_RNI5MT\[14\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/B  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_39/A  hbridgecontroller_0/un2_counter_1_I_39/Y  hbridgecontroller_0/un2_counter_1_I_40/A  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/un1_counter_2_0_I_19/A  hbridgecontroller_0/un1_counter_2_0_I_19/Y  hbridgecontroller_0/un1_counter_2_0_I_20/A  hbridgecontroller_0/un1_counter_2_0_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_21/B  hbridgecontroller_0/un1_counter_2_0_I_21/Y  hbridgecontroller_0/un1_counter_2_0_I_44/A  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_39/A  hbridgecontroller_0/un2_counter_1_I_39/Y  hbridgecontroller_0/un2_counter_1_I_40/A  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/un1_counter_1_0_I_19/A  hbridgecontroller_0/un1_counter_1_0_I_19/Y  hbridgecontroller_0/un1_counter_1_0_I_20/A  hbridgecontroller_0/un1_counter_1_0_I_20/Y  hbridgecontroller_0/un1_counter_1_0_I_21/B  hbridgecontroller_0/un1_counter_1_0_I_21/Y  hbridgecontroller_0/un1_counter_1_0_I_44/A  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[17\]/CLK  hbridgecontroller_0/M1_duty\[17\]/Q  hbridgecontroller_0/M1_duty_RNIF5QE\[17\]/A  hbridgecontroller_0/M1_duty_RNIF5QE\[17\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[12\]/CLK  hbridgecontroller_0/counter\[12\]/Q  hbridgecontroller_0/counter_RNI5MT\[15\]/B  hbridgecontroller_0/counter_RNI5MT\[15\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/A  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/A  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_59/A  hbridgecontroller_0/un1_counter_2_0_I_59/Y  hbridgecontroller_0/un1_counter_2_0_I_60/B  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/A  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_59/A  hbridgecontroller_0/un1_counter_1_0_I_59/Y  hbridgecontroller_0/un1_counter_1_0_I_60/B  hbridgecontroller_0/un1_counter_1_0_I_60/Y  hbridgecontroller_0/un1_counter_1_0_I_61/C  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_4_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a1_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1_tz_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1_tz_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5_tz_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5_tz_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/A  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un60_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un60_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y_0_tz_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y_0_tz_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m4_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1_tz_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1_tz_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I56_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m8_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_16/A  hbridgecontroller_0/un2_counter_1_I_16/Y  hbridgecontroller_0/un2_counter_1_I_17/A  hbridgecontroller_0/un2_counter_1_I_17/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/C  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_52/B  hbridgecontroller_0/un1_counter_2_0_I_52/Y  hbridgecontroller_0/un1_counter_2_0_I_54/B  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[15\]/CLK  hbridgecontroller_0/counter\[15\]/Q  hbridgecontroller_0/counter_RNI5MT\[15\]/A  hbridgecontroller_0/counter_RNI5MT\[15\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/A  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[12\]/CLK  hbridgecontroller_0/counter\[12\]/Q  hbridgecontroller_0/un2_counter_1_I_41/A  hbridgecontroller_0/un2_counter_1_I_41/Y  hbridgecontroller_0/un2_counter_1_I_44/B  hbridgecontroller_0/un2_counter_1_I_44/Y  hbridgecontroller_0/un2_counter_1_I_45/B  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a2_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_a0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_a0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/A  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_53/B  hbridgecontroller_0/un1_counter_2_0_I_53/Y  hbridgecontroller_0/un1_counter_2_0_I_54/C  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/A  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_53/B  hbridgecontroller_0/un1_counter_1_0_I_53/Y  hbridgecontroller_0/un1_counter_1_0_I_54/C  hbridgecontroller_0/un1_counter_1_0_I_54/Y  hbridgecontroller_0/un1_counter_1_0_I_61/A  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_a1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_a0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m3_e_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNI9OAP\[11\]/A  hbridgecontroller_0/M2_duty_RNI9OAP\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_4_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_a0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I96_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[13\]/CLK  hbridgecontroller_0/counter\[13\]/Q  hbridgecontroller_0/un2_counter_1_I_41/B  hbridgecontroller_0/un2_counter_1_I_41/Y  hbridgecontroller_0/un2_counter_1_I_44/B  hbridgecontroller_0/un2_counter_1_I_44/Y  hbridgecontroller_0/un2_counter_1_I_45/B  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_34/B  hbridgecontroller_0/un2_counter_1_I_34/Y  hbridgecontroller_0/un2_counter_1_I_35/A  hbridgecontroller_0/un2_counter_1_I_35/Y  hbridgecontroller_0/un1_counter_2_0_I_41/A  hbridgecontroller_0/un1_counter_2_0_I_41/Y  hbridgecontroller_0/un1_counter_2_0_I_43/B  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_34/B  hbridgecontroller_0/un2_counter_1_I_34/Y  hbridgecontroller_0/un2_counter_1_I_35/A  hbridgecontroller_0/un2_counter_1_I_35/Y  hbridgecontroller_0/un1_counter_1_0_I_41/A  hbridgecontroller_0/un1_counter_1_0_I_41/Y  hbridgecontroller_0/un1_counter_1_0_I_43/B  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m4_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I72_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I55_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/A  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_56/B  hbridgecontroller_0/un1_counter_2_0_I_56/Y  hbridgecontroller_0/un1_counter_2_0_I_57/B  hbridgecontroller_0/un1_counter_2_0_I_57/Y  hbridgecontroller_0/un1_counter_2_0_I_61/B  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/A  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_56/B  hbridgecontroller_0/un1_counter_1_0_I_56/Y  hbridgecontroller_0/un1_counter_1_0_I_57/B  hbridgecontroller_0/un1_counter_1_0_I_57/Y  hbridgecontroller_0/un1_counter_1_0_I_61/B  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/A  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_56/B  hbridgecontroller_0/un1_counter_2_0_I_56/Y  hbridgecontroller_0/un1_counter_2_0_I_60/C  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/A  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_56/B  hbridgecontroller_0/un1_counter_1_0_I_56/Y  hbridgecontroller_0/un1_counter_1_0_I_60/C  hbridgecontroller_0/un1_counter_1_0_I_60/Y  hbridgecontroller_0/un1_counter_1_0_I_61/C  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_tz_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I93_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/A  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_47/A  hbridgecontroller_0/un1_counter_2_0_I_47/Y  hbridgecontroller_0/un1_counter_2_0_I_49/B  hbridgecontroller_0/un1_counter_2_0_I_49/Y  hbridgecontroller_0/un1_counter_2_0_I_50/B  hbridgecontroller_0/un1_counter_2_0_I_50/Y  hbridgecontroller_0/un1_counter_2_0_I_73/A  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/A  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_47/A  hbridgecontroller_0/un1_counter_1_0_I_47/Y  hbridgecontroller_0/un1_counter_1_0_I_49/B  hbridgecontroller_0/un1_counter_1_0_I_49/Y  hbridgecontroller_0/un1_counter_1_0_I_50/B  hbridgecontroller_0/un1_counter_1_0_I_50/Y  hbridgecontroller_0/un1_counter_1_0_I_73/A  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[14\]/CLK  hbridgecontroller_0/counter\[14\]/Q  hbridgecontroller_0/counter_RNI5MT\[14\]/A  hbridgecontroller_0/counter_RNI5MT\[14\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/B  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/A  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a3_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_36/A  hbridgecontroller_0/un2_counter_1_I_36/Y  hbridgecontroller_0/un2_counter_1_I_37/A  hbridgecontroller_0/un2_counter_1_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_40/A  hbridgecontroller_0/un1_counter_2_0_I_40/Y  hbridgecontroller_0/un1_counter_2_0_I_43/C  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_36/A  hbridgecontroller_0/un2_counter_1_I_36/Y  hbridgecontroller_0/un2_counter_1_I_37/A  hbridgecontroller_0/un2_counter_1_I_37/Y  hbridgecontroller_0/un1_counter_1_0_I_40/A  hbridgecontroller_0/un1_counter_1_0_I_40/Y  hbridgecontroller_0/un1_counter_1_0_I_43/C  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I51_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I26_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I46_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[14\]/CLK  hbridgecontroller_0/counter\[14\]/Q  hbridgecontroller_0/un2_counter_1_I_41/C  hbridgecontroller_0/un2_counter_1_I_41/Y  hbridgecontroller_0/un2_counter_1_I_44/B  hbridgecontroller_0/un2_counter_1_I_44/Y  hbridgecontroller_0/un2_counter_1_I_45/B  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNI9OAP\[11\]/B  hbridgecontroller_0/M2_duty_RNI9OAP\[11\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_22/A  hbridgecontroller_0/un2_counter_1_I_22/Y  hbridgecontroller_0/un2_counter_1_I_23/A  hbridgecontroller_0/un2_counter_1_I_23/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/C  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_59/A  hbridgecontroller_0/un1_counter_2_0_I_59/Y  hbridgecontroller_0/un1_counter_2_0_I_60/B  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/A  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y_0_tz_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y_0_tz_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/A  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_tz_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0_s/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I72_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a5/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_39/A  hbridgecontroller_0/un2_counter_1_I_39/Y  hbridgecontroller_0/un2_counter_1_I_40/A  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/un1_counter_2_0_I_5/A  hbridgecontroller_0/un1_counter_2_0_I_5/Y  hbridgecontroller_0/un1_counter_2_0_I_11/C  hbridgecontroller_0/un1_counter_2_0_I_11/Y  hbridgecontroller_0/un1_counter_2_0_I_13/B  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_39/A  hbridgecontroller_0/un2_counter_1_I_39/Y  hbridgecontroller_0/un2_counter_1_I_40/A  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/un1_counter_1_0_I_5/A  hbridgecontroller_0/un1_counter_1_0_I_5/Y  hbridgecontroller_0/un1_counter_1_0_I_11/C  hbridgecontroller_0/un1_counter_1_0_I_11/Y  hbridgecontroller_0/un1_counter_1_0_I_13/B  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_un1_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m3_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_34/B  hbridgecontroller_0/un2_counter_1_I_34/Y  hbridgecontroller_0/un2_counter_1_I_35/A  hbridgecontroller_0/un2_counter_1_I_35/Y  hbridgecontroller_0/un1_counter_2_0_I_7/A  hbridgecontroller_0/un1_counter_2_0_I_7/Y  hbridgecontroller_0/un1_counter_2_0_I_11/A  hbridgecontroller_0/un1_counter_2_0_I_11/Y  hbridgecontroller_0/un1_counter_2_0_I_13/B  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_34/B  hbridgecontroller_0/un2_counter_1_I_34/Y  hbridgecontroller_0/un2_counter_1_I_35/A  hbridgecontroller_0/un2_counter_1_I_35/Y  hbridgecontroller_0/un1_counter_1_0_I_7/A  hbridgecontroller_0/un1_counter_1_0_I_7/Y  hbridgecontroller_0/un1_counter_1_0_I_11/A  hbridgecontroller_0/un1_counter_1_0_I_11/Y  hbridgecontroller_0/un1_counter_1_0_I_13/B  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_36/A  hbridgecontroller_0/un2_counter_1_I_36/Y  hbridgecontroller_0/un2_counter_1_I_37/A  hbridgecontroller_0/un2_counter_1_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_2/A  hbridgecontroller_0/un1_counter_2_0_I_2/Y  hbridgecontroller_0/un1_counter_2_0_I_11/B  hbridgecontroller_0/un1_counter_2_0_I_11/Y  hbridgecontroller_0/un1_counter_2_0_I_13/B  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_36/A  hbridgecontroller_0/un2_counter_1_I_36/Y  hbridgecontroller_0/un2_counter_1_I_37/A  hbridgecontroller_0/un2_counter_1_I_37/Y  hbridgecontroller_0/un1_counter_1_0_I_2/A  hbridgecontroller_0/un1_counter_1_0_I_2/Y  hbridgecontroller_0/un1_counter_1_0_I_11/B  hbridgecontroller_0/un1_counter_1_0_I_11/Y  hbridgecontroller_0/un1_counter_1_0_I_13/B  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y_a0_0/Y  hbridgecontroller_0/M2_duty_RNIS2061\[12\]/A  hbridgecontroller_0/M2_duty_RNIS2061\[12\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/B  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[4\]/CLK  hbridgecontroller_0/counter\[4\]/Q  hbridgecontroller_0/un2_counter_1_I_18/B  hbridgecontroller_0/un2_counter_1_I_18/Y  hbridgecontroller_0/un2_counter_1_I_22/B  hbridgecontroller_0/un2_counter_1_I_22/Y  hbridgecontroller_0/un2_counter_1_I_23/A  hbridgecontroller_0/un2_counter_1_I_23/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/C  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_59/A  hbridgecontroller_0/un1_counter_2_0_I_59/Y  hbridgecontroller_0/un1_counter_2_0_I_60/B  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_42/A  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_4/A  hbridgecontroller_0/un1_counter_2_0_I_4/Y  hbridgecontroller_0/un1_counter_2_0_I_10/A  hbridgecontroller_0/un1_counter_2_0_I_10/Y  hbridgecontroller_0/un1_counter_2_0_I_13/A  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_42/A  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_4/A  hbridgecontroller_0/un1_counter_1_0_I_4/Y  hbridgecontroller_0/un1_counter_1_0_I_10/A  hbridgecontroller_0/un1_counter_1_0_I_10/Y  hbridgecontroller_0/un1_counter_1_0_I_13/A  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/B  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I93_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_0_a2_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_0_a2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_a0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_a0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_0_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_27/A  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_9/A  hbridgecontroller_0/un1_counter_2_0_I_9/Y  hbridgecontroller_0/un1_counter_2_0_I_12/B  hbridgecontroller_0/un1_counter_2_0_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_13/C  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_27/A  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_9/A  hbridgecontroller_0/un1_counter_1_0_I_9/Y  hbridgecontroller_0/un1_counter_1_0_I_12/B  hbridgecontroller_0/un1_counter_1_0_I_12/Y  hbridgecontroller_0/un1_counter_1_0_I_13/C  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_0_a2_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m3_0_a2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I50_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m1_e/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I32_un1_Y_a1_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I32_un1_Y_a1_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I72_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/un2_counter_1_I_33/A  hbridgecontroller_0/un2_counter_1_I_33/Y  hbridgecontroller_0/un2_counter_1_I_42/B  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_23/B  hbridgecontroller_0/un1_counter_2_0_I_23/Y  hbridgecontroller_0/un1_counter_2_0_I_25/B  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/A  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/un2_counter_1_I_27/C  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_a1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I71_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I32_un1_Y_a1_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I32_un1_Y_a1_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/A  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/M2_duty_RNIECUJ\[15\]/A  hbridgecontroller_0/M2_duty_RNIECUJ\[15\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I36_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I72_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_m5_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I47_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/A  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/M2_duty_RNIOKVM\[8\]/C  hbridgecontroller_0/M2_duty_RNIOKVM\[8\]/Y  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/A  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/C  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y_tz_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a1_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a1_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/A  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I36_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I95_Y_a1_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I28_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[4\]/CLK  hbridgecontroller_0/counter\[4\]/Q  hbridgecontroller_0/un2_counter_1_I_15/B  hbridgecontroller_0/un2_counter_1_I_15/Y  hbridgecontroller_0/un2_counter_1_I_16/B  hbridgecontroller_0/un2_counter_1_I_16/Y  hbridgecontroller_0/un2_counter_1_I_17/A  hbridgecontroller_0/un2_counter_1_I_17/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/C  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_52/B  hbridgecontroller_0/un1_counter_2_0_I_52/Y  hbridgecontroller_0/un1_counter_2_0_I_54/B  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/un2_counter_1_I_27/B  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I72_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I72_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I94_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[3\]/CLK  hbridgecontroller_0/counter\[3\]/Q  hbridgecontroller_0/un2_counter_1_I_15/A  hbridgecontroller_0/un2_counter_1_I_15/Y  hbridgecontroller_0/un2_counter_1_I_16/B  hbridgecontroller_0/un2_counter_1_I_16/Y  hbridgecontroller_0/un2_counter_1_I_17/A  hbridgecontroller_0/un2_counter_1_I_17/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/C  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_52/B  hbridgecontroller_0/un1_counter_2_0_I_52/Y  hbridgecontroller_0/un1_counter_2_0_I_54/B  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a1_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a1_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/A  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I54_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[16\]/CLK  hbridgecontroller_0/counter\[16\]/Q  hbridgecontroller_0/counter_RNIBST\[17\]/B  hbridgecontroller_0/counter_RNIBST\[17\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/B  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a1_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNIOKVM\[8\]/A  hbridgecontroller_0/M2_duty_RNIOKVM\[8\]/Y  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/A  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/C  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNI9OAP\[11\]/A  hbridgecontroller_0/M2_duty_RNI9OAP\[11\]/Y  hbridgecontroller_0/M2_duty_RNI7U3F1\[9\]/C  hbridgecontroller_0/M2_duty_RNI7U3F1\[9\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/A  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I32_un1_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I32_un1_Y_a0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I32_un1_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a1_2/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a1_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a6/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a6/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_5/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/A  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I60_un1_Y_2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_19/A  hbridgecontroller_0/un2_counter_1_I_19/Y  hbridgecontroller_0/un2_counter_1_I_20/A  hbridgecontroller_0/un2_counter_1_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_55/B  hbridgecontroller_0/un1_counter_2_0_I_55/Y  hbridgecontroller_0/un1_counter_2_0_I_57/A  hbridgecontroller_0/un1_counter_2_0_I_57/Y  hbridgecontroller_0/un1_counter_2_0_I_61/B  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un67_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/A  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I93_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I93_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/un2_counter_1_I_33/A  hbridgecontroller_0/un2_counter_1_I_33/Y  hbridgecontroller_0/un2_counter_1_I_39/B  hbridgecontroller_0/un2_counter_1_I_39/Y  hbridgecontroller_0/un2_counter_1_I_40/A  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/un1_counter_2_0_I_22/B  hbridgecontroller_0/un1_counter_2_0_I_22/Y  hbridgecontroller_0/un1_counter_2_0_I_25/A  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/A  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_45/A  hbridgecontroller_0/un1_counter_2_0_I_45/Y  hbridgecontroller_0/un1_counter_2_0_I_50/A  hbridgecontroller_0/un1_counter_2_0_I_50/Y  hbridgecontroller_0/un1_counter_2_0_I_73/A  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/A  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_1_0_I_45/A  hbridgecontroller_0/un1_counter_1_0_I_45/Y  hbridgecontroller_0/un1_counter_1_0_I_50/A  hbridgecontroller_0/un1_counter_1_0_I_50/Y  hbridgecontroller_0/un1_counter_1_0_I_73/A  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/A  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/un2_counter_1_I_33/A  hbridgecontroller_0/un2_counter_1_I_33/Y  hbridgecontroller_0/un2_counter_1_I_34/A  hbridgecontroller_0/un2_counter_1_I_34/Y  hbridgecontroller_0/un2_counter_1_I_35/A  hbridgecontroller_0/un2_counter_1_I_35/Y  hbridgecontroller_0/un1_counter_2_0_I_38/A  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[7\]/CLK  hbridgecontroller_0/counter\[7\]/Q  hbridgecontroller_0/un2_counter_1_I_21/B  hbridgecontroller_0/un2_counter_1_I_21/Y  hbridgecontroller_0/un2_counter_1_I_22/C  hbridgecontroller_0/un2_counter_1_I_22/Y  hbridgecontroller_0/un2_counter_1_I_23/A  hbridgecontroller_0/un2_counter_1_I_23/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/C  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_59/A  hbridgecontroller_0/un1_counter_2_0_I_59/Y  hbridgecontroller_0/un1_counter_2_0_I_60/B  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[15\]/CLK  hbridgecontroller_0/counter\[15\]/Q  hbridgecontroller_0/un2_counter_1_I_47/A  hbridgecontroller_0/un2_counter_1_I_47/Y  hbridgecontroller_0/un2_counter_1_I_48/C  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_30/A  hbridgecontroller_0/un1_counter_2_0_I_30/Y  hbridgecontroller_0/un1_counter_2_0_I_31/B  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I54_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m2_i/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_m4/Y  r_m1/B  r_m1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_19/A  hbridgecontroller_0/un2_counter_1_I_19/Y  hbridgecontroller_0/un2_counter_1_I_20/A  hbridgecontroller_0/un2_counter_1_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_58/A  hbridgecontroller_0/un1_counter_2_0_I_58/Y  hbridgecontroller_0/un1_counter_2_0_I_60/A  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_19/A  hbridgecontroller_0/un2_counter_1_I_19/Y  hbridgecontroller_0/un2_counter_1_I_20/A  hbridgecontroller_0/un2_counter_1_I_20/Y  hbridgecontroller_0/un1_counter_1_0_I_58/A  hbridgecontroller_0/un1_counter_1_0_I_58/Y  hbridgecontroller_0/un1_counter_1_0_I_60/A  hbridgecontroller_0/un1_counter_1_0_I_60/Y  hbridgecontroller_0/un1_counter_1_0_I_61/C  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/un2_counter_1_I_33/A  hbridgecontroller_0/un2_counter_1_I_33/Y  hbridgecontroller_0/un2_counter_1_I_36/B  hbridgecontroller_0/un2_counter_1_I_36/Y  hbridgecontroller_0/un2_counter_1_I_37/A  hbridgecontroller_0/un2_counter_1_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_36/B  hbridgecontroller_0/un1_counter_2_0_I_36/Y  hbridgecontroller_0/un1_counter_2_0_I_41/C  hbridgecontroller_0/un1_counter_2_0_I_41/Y  hbridgecontroller_0/un1_counter_2_0_I_43/B  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I57_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_11/B  hbridgecontroller_0/un2_counter_1_I_11/Y  hbridgecontroller_0/un2_counter_1_I_12/A  hbridgecontroller_0/un2_counter_1_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_65/B  hbridgecontroller_0/un1_counter_2_0_I_65/Y  hbridgecontroller_0/un1_counter_2_0_I_70/C  hbridgecontroller_0/un1_counter_2_0_I_70/Y  hbridgecontroller_0/un1_counter_2_0_I_72/B  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[4\]/CLK  hbridgecontroller_0/counter\[4\]/Q  hbridgecontroller_0/un2_counter_1_I_18/B  hbridgecontroller_0/un2_counter_1_I_18/Y  hbridgecontroller_0/un2_counter_1_I_19/B  hbridgecontroller_0/un2_counter_1_I_19/Y  hbridgecontroller_0/un2_counter_1_I_20/A  hbridgecontroller_0/un2_counter_1_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_55/B  hbridgecontroller_0/un1_counter_2_0_I_55/Y  hbridgecontroller_0/un1_counter_2_0_I_57/A  hbridgecontroller_0/un1_counter_2_0_I_57/Y  hbridgecontroller_0/un1_counter_2_0_I_61/B  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/M2_duty_RNIOKVM\[8\]/B  hbridgecontroller_0/M2_duty_RNIOKVM\[8\]/Y  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/A  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/C  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_13/A  hbridgecontroller_0/un2_counter_1_I_13/Y  hbridgecontroller_0/un2_counter_1_I_14/A  hbridgecontroller_0/un2_counter_1_I_14/Y  hbridgecontroller_0/un1_counter_2_0_I_51/B  hbridgecontroller_0/un1_counter_2_0_I_51/Y  hbridgecontroller_0/un1_counter_2_0_I_54/A  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I54_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/A  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un74_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a1_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a1_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a6/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a6/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a1_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a1_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[17\]/CLK  hbridgecontroller_0/counter\[17\]/Q  hbridgecontroller_0/counter_RNIBST\[17\]/A  hbridgecontroller_0/counter_RNIBST\[17\]/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/B  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I56_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I94_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I94_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_a0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/A  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_un1_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_a0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[12\]/CLK  hbridgecontroller_0/counter\[12\]/Q  hbridgecontroller_0/un2_counter_1_I_41/A  hbridgecontroller_0/un2_counter_1_I_41/Y  hbridgecontroller_0/un2_counter_1_I_42/C  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_23/B  hbridgecontroller_0/un1_counter_2_0_I_23/Y  hbridgecontroller_0/un1_counter_2_0_I_25/B  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/C  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/C  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI7U3F1\[9\]/A  hbridgecontroller_0/M2_duty_RNI7U3F1\[9\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/A  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a6/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_a6/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I23_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I68_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I82_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/A  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_19/A  hbridgecontroller_0/un2_counter_1_I_19/Y  hbridgecontroller_0/un2_counter_1_I_20/A  hbridgecontroller_0/un2_counter_1_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_46/A  hbridgecontroller_0/un1_counter_2_0_I_46/Y  hbridgecontroller_0/un1_counter_2_0_I_49/C  hbridgecontroller_0/un1_counter_2_0_I_49/Y  hbridgecontroller_0/un1_counter_2_0_I_50/B  hbridgecontroller_0/un1_counter_2_0_I_50/Y  hbridgecontroller_0/un1_counter_2_0_I_73/A  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_19/A  hbridgecontroller_0/un2_counter_1_I_19/Y  hbridgecontroller_0/un2_counter_1_I_20/A  hbridgecontroller_0/un2_counter_1_I_20/Y  hbridgecontroller_0/un1_counter_1_0_I_46/A  hbridgecontroller_0/un1_counter_1_0_I_46/Y  hbridgecontroller_0/un1_counter_1_0_I_49/C  hbridgecontroller_0/un1_counter_1_0_I_49/Y  hbridgecontroller_0/un1_counter_1_0_I_50/B  hbridgecontroller_0/un1_counter_1_0_I_50/Y  hbridgecontroller_0/un1_counter_1_0_I_73/A  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/A  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I54_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I54_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[16\]/CLK  hbridgecontroller_0/counter\[16\]/Q  hbridgecontroller_0/un2_counter_1_I_47/B  hbridgecontroller_0/un2_counter_1_I_47/Y  hbridgecontroller_0/un2_counter_1_I_48/C  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_30/A  hbridgecontroller_0/un1_counter_2_0_I_30/Y  hbridgecontroller_0/un1_counter_2_0_I_31/B  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/un2_counter_1_I_31/B  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/S  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[16\]/CLK  hbridgecontroller_0/counter\[16\]/Q  hbridgecontroller_0/counter_RNIBST\[17\]/B  hbridgecontroller_0/counter_RNIBST\[17\]/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/B  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a0_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_Y_a0_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[10\]/CLK  hbridgecontroller_0/counter\[10\]/Q  hbridgecontroller_0/un2_counter_1_I_28/B  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_33/B  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_25/B  hbridgecontroller_0/un2_counter_1_I_25/Y  hbridgecontroller_0/un2_counter_1_I_26/A  hbridgecontroller_0/un2_counter_1_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_6/A  hbridgecontroller_0/un1_counter_2_0_I_6/Y  hbridgecontroller_0/un1_counter_2_0_I_12/A  hbridgecontroller_0/un1_counter_2_0_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_13/C  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_25/B  hbridgecontroller_0/un2_counter_1_I_25/Y  hbridgecontroller_0/un2_counter_1_I_26/A  hbridgecontroller_0/un2_counter_1_I_26/Y  hbridgecontroller_0/un1_counter_1_0_I_6/A  hbridgecontroller_0/un1_counter_1_0_I_6/Y  hbridgecontroller_0/un1_counter_1_0_I_12/A  hbridgecontroller_0/un1_counter_1_0_I_12/Y  hbridgecontroller_0/un1_counter_1_0_I_13/C  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_a0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_a0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I72_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_m3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_a4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/S  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_a4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_a4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_N_3_mux_i_0_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I48_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_m9_0_x2_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I48_un1_Y_1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[14\]/CLK  hbridgecontroller_0/M2_duty_0\[14\]/Q  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/B  hbridgecontroller_0/M2_duty_0_RNI2NF01\[12\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/C  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIS2061\[12\]/B  hbridgecontroller_0/M2_duty_RNIS2061\[12\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/B  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[15\]/CLK  hbridgecontroller_0/counter\[15\]/Q  hbridgecontroller_0/un2_counter_1_I_45/C  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[10\]/CLK  hbridgecontroller_0/counter\[10\]/Q  hbridgecontroller_0/un2_counter_1_I_31/C  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[16\]/CLK  hbridgecontroller_0/counter\[16\]/Q  hbridgecontroller_0/counter_RNIBST\[17\]/B  hbridgecontroller_0/counter_RNIBST\[17\]/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/B  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_52/B  hbridgecontroller_0/un1_counter_2_0_I_52/Y  hbridgecontroller_0/un1_counter_2_0_I_54/B  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI7U3F1\[9\]/B  hbridgecontroller_0/M2_duty_RNI7U3F1\[9\]/Y  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/A  hbridgecontroller_0/M2_duty_0_RNI5OJL3\[12\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I92_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I95_Y_a1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_4/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I81_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[16\]/CLK  hbridgecontroller_0/counter\[16\]/Q  hbridgecontroller_0/counter_RNIBST\[17\]/B  hbridgecontroller_0/counter_RNIBST\[17\]/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/B  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_30/A  hbridgecontroller_0/un1_counter_2_0_I_30/Y  hbridgecontroller_0/un1_counter_2_0_I_31/B  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[16\]/CLK  hbridgecontroller_0/counter\[16\]/Q  hbridgecontroller_0/counter_RNIBST\[17\]/B  hbridgecontroller_0/counter_RNIBST\[17\]/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/B  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_13/A  hbridgecontroller_0/un2_counter_1_I_13/Y  hbridgecontroller_0/un2_counter_1_I_14/A  hbridgecontroller_0/un2_counter_1_I_14/Y  hbridgecontroller_0/un1_counter_2_0_I_48/A  hbridgecontroller_0/un1_counter_2_0_I_48/Y  hbridgecontroller_0/un1_counter_2_0_I_49/A  hbridgecontroller_0/un1_counter_2_0_I_49/Y  hbridgecontroller_0/un1_counter_2_0_I_50/B  hbridgecontroller_0/un1_counter_2_0_I_50/Y  hbridgecontroller_0/un1_counter_2_0_I_73/A  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_13/A  hbridgecontroller_0/un2_counter_1_I_13/Y  hbridgecontroller_0/un2_counter_1_I_14/A  hbridgecontroller_0/un2_counter_1_I_14/Y  hbridgecontroller_0/un1_counter_1_0_I_48/A  hbridgecontroller_0/un1_counter_1_0_I_48/Y  hbridgecontroller_0/un1_counter_1_0_I_49/A  hbridgecontroller_0/un1_counter_1_0_I_49/Y  hbridgecontroller_0/un1_counter_1_0_I_50/B  hbridgecontroller_0/un1_counter_1_0_I_50/Y  hbridgecontroller_0/un1_counter_1_0_I_73/A  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a4/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[16\]/CLK  hbridgecontroller_0/counter\[16\]/Q  hbridgecontroller_0/counter_RNIBST\[17\]/B  hbridgecontroller_0/counter_RNIBST\[17\]/Y  hbridgecontroller_0/counter_RNI86KP\[0\]/B  hbridgecontroller_0/counter_RNI86KP\[0\]/Y  hbridgecontroller_0/un1_counter_2_0_I_64/B  hbridgecontroller_0/un1_counter_2_0_I_64/Y  hbridgecontroller_0/un1_counter_2_0_I_66/C  hbridgecontroller_0/un1_counter_2_0_I_66/Y  hbridgecontroller_0/un1_counter_2_0_I_71/A  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[12\]/CLK  hbridgecontroller_0/counter\[12\]/Q  hbridgecontroller_0/un2_counter_1_I_38/A  hbridgecontroller_0/un2_counter_1_I_38/Y  hbridgecontroller_0/un2_counter_1_I_39/C  hbridgecontroller_0/un2_counter_1_I_39/Y  hbridgecontroller_0/un2_counter_1_I_40/A  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/un1_counter_2_0_I_22/B  hbridgecontroller_0/un1_counter_2_0_I_22/Y  hbridgecontroller_0/un1_counter_2_0_I_25/A  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_5/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un95_sum_ADD_20x20_fast_I91_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I32_un1_Y/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I32_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/A  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[16\]/CLK  hbridgecontroller_0/counter\[16\]/Q  hbridgecontroller_0/counter_RNIBST\[17\]/B  hbridgecontroller_0/counter_RNIBST\[17\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/B  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_59/A  hbridgecontroller_0/un1_counter_2_0_I_59/Y  hbridgecontroller_0/un1_counter_2_0_I_60/B  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_m6_0_a3_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/A  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I72_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I96_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I23_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I92_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[5\]/CLK  hbridgecontroller_0/counter\[5\]/Q  hbridgecontroller_0/un2_counter_1_I_16/C  hbridgecontroller_0/un2_counter_1_I_16/Y  hbridgecontroller_0/un2_counter_1_I_17/A  hbridgecontroller_0/un2_counter_1_I_17/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/C  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_52/B  hbridgecontroller_0/un1_counter_2_0_I_52/Y  hbridgecontroller_0/un1_counter_2_0_I_54/B  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[13\]/CLK  hbridgecontroller_0/counter\[13\]/Q  hbridgecontroller_0/un2_counter_1_I_38/B  hbridgecontroller_0/un2_counter_1_I_38/Y  hbridgecontroller_0/un2_counter_1_I_39/C  hbridgecontroller_0/un2_counter_1_I_39/Y  hbridgecontroller_0/un2_counter_1_I_40/A  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/un1_counter_2_0_I_22/B  hbridgecontroller_0/un1_counter_2_0_I_22/Y  hbridgecontroller_0/un1_counter_2_0_I_25/A  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[13\]/CLK  hbridgecontroller_0/M2_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I92_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/A  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I91_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a4/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a1_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a1_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/un2_counter_1_I_25/A  hbridgecontroller_0/un2_counter_1_I_25/Y  hbridgecontroller_0/un2_counter_1_I_26/A  hbridgecontroller_0/un2_counter_1_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_35/B  hbridgecontroller_0/un1_counter_2_0_I_35/Y  hbridgecontroller_0/un1_counter_2_0_I_37/C  hbridgecontroller_0/un1_counter_2_0_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_42/A  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_11/B  hbridgecontroller_0/un2_counter_1_I_11/Y  hbridgecontroller_0/un2_counter_1_I_12/A  hbridgecontroller_0/un2_counter_1_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_69/A  hbridgecontroller_0/un1_counter_2_0_I_69/Y  hbridgecontroller_0/un1_counter_2_0_I_72/C  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_11/B  hbridgecontroller_0/un2_counter_1_I_11/Y  hbridgecontroller_0/un2_counter_1_I_12/A  hbridgecontroller_0/un2_counter_1_I_12/Y  hbridgecontroller_0/un1_counter_1_0_I_69/A  hbridgecontroller_0/un1_counter_1_0_I_69/Y  hbridgecontroller_0/un1_counter_1_0_I_72/C  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I72_Y_a3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_4/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a4/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_a4/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0_6/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I70_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/A  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I92_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a1_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a1_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[17\]/CLK  hbridgecontroller_0/M1_duty\[17\]/Q  hbridgecontroller_0/M1_duty_RNIF5QE\[17\]/A  hbridgecontroller_0/M1_duty_RNIF5QE\[17\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/A  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_256_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_256_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[13\]/CLK  hbridgecontroller_0/M1_duty_0\[13\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a1_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a1_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[6\]/CLK  hbridgecontroller_0/counter\[6\]/Q  hbridgecontroller_0/un2_counter_1_I_17/B  hbridgecontroller_0/un2_counter_1_I_17/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/C  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_52/B  hbridgecontroller_0/un1_counter_2_0_I_52/Y  hbridgecontroller_0/un1_counter_2_0_I_54/B  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un88_sum_ADD_20x20_fast_I71_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y_3/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/un2_counter_1_I_23/B  hbridgecontroller_0/un2_counter_1_I_23/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/C  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_59/A  hbridgecontroller_0/un1_counter_2_0_I_59/Y  hbridgecontroller_0/un1_counter_2_0_I_60/B  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[11\]/CLK  hbridgecontroller_0/counter\[11\]/Q  hbridgecontroller_0/un2_counter_1_I_32/B  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_34/A  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_un1_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/A  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_5/B  hbridgecontroller_0/un2_counter_1_I_5/Y  hbridgecontroller_0/un1_counter_2_0_I_62/B  hbridgecontroller_0/un1_counter_2_0_I_62/Y  hbridgecontroller_0/un1_counter_2_0_I_68/C  hbridgecontroller_0/un1_counter_2_0_I_68/Y  hbridgecontroller_0/un1_counter_2_0_I_71/B  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[9\]/CLK  hbridgecontroller_0/counter\[9\]/Q  hbridgecontroller_0/un2_counter_1_I_26/B  hbridgecontroller_0/un2_counter_1_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_35/B  hbridgecontroller_0/un1_counter_2_0_I_35/Y  hbridgecontroller_0/un1_counter_2_0_I_37/C  hbridgecontroller_0/un1_counter_2_0_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_42/A  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[17\]/CLK  hbridgecontroller_0/M1_duty\[17\]/Q  hbridgecontroller_0/M1_duty_RNIF5QE\[17\]/A  hbridgecontroller_0/M1_duty_RNIF5QE\[17\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un81_sum_ADD_20x20_fast_I95_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_x2_0_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/A  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I92_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I92_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/M2_duty_RNIDBUJ\[14\]/A  hbridgecontroller_0/M2_duty_RNIDBUJ\[14\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I71_Y_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I97_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I80_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I101_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[12\]/CLK  hbridgecontroller_0/counter\[12\]/Q  hbridgecontroller_0/un2_counter_1_I_36/C  hbridgecontroller_0/un2_counter_1_I_36/Y  hbridgecontroller_0/un2_counter_1_I_37/A  hbridgecontroller_0/un2_counter_1_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_36/B  hbridgecontroller_0/un1_counter_2_0_I_36/Y  hbridgecontroller_0/un1_counter_2_0_I_41/C  hbridgecontroller_0/un1_counter_2_0_I_41/Y  hbridgecontroller_0/un1_counter_2_0_I_43/B  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_4/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I25_Y_0_4/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I98_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0_a3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[0\]/CLK  hbridgecontroller_0/counter\[0\]/Q  hbridgecontroller_0/un2_counter_1_I_6/B  hbridgecontroller_0/un2_counter_1_I_6/Y  hbridgecontroller_0/un2_counter_1_I_7/A  hbridgecontroller_0/un2_counter_1_I_7/Y  hbridgecontroller_0/un1_counter_2_0_I_63/A  hbridgecontroller_0/un1_counter_2_0_I_63/Y  hbridgecontroller_0/un1_counter_2_0_I_67/C  hbridgecontroller_0/un1_counter_2_0_I_67/Y  hbridgecontroller_0/un1_counter_2_0_I_71/C  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[0\]/CLK  hbridgecontroller_0/counter\[0\]/Q  hbridgecontroller_0/un2_counter_1_I_6/B  hbridgecontroller_0/un2_counter_1_I_6/Y  hbridgecontroller_0/un2_counter_1_I_7/A  hbridgecontroller_0/un2_counter_1_I_7/Y  hbridgecontroller_0/un1_counter_1_0_I_63/A  hbridgecontroller_0/un1_counter_1_0_I_63/Y  hbridgecontroller_0/un1_counter_1_0_I_67/C  hbridgecontroller_0/un1_counter_1_0_I_67/Y  hbridgecontroller_0/un1_counter_1_0_I_71/C  hbridgecontroller_0/un1_counter_1_0_I_71/Y  hbridgecontroller_0/un1_counter_1_0_I_72/A  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[16\]/CLK  hbridgecontroller_0/counter\[16\]/Q  hbridgecontroller_0/un2_counter_1_I_46/B  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_26/B  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[6\]/CLK  hbridgecontroller_0/counter\[6\]/Q  hbridgecontroller_0/un2_counter_1_I_19/C  hbridgecontroller_0/un2_counter_1_I_19/Y  hbridgecontroller_0/un2_counter_1_I_20/A  hbridgecontroller_0/un2_counter_1_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_55/B  hbridgecontroller_0/un1_counter_2_0_I_55/Y  hbridgecontroller_0/un1_counter_2_0_I_57/A  hbridgecontroller_0/un1_counter_2_0_I_57/Y  hbridgecontroller_0/un1_counter_2_0_I_61/B  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y_3/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I80_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I70_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[0\]/CLK  hbridgecontroller_0/counter\[0\]/Q  hbridgecontroller_0/un2_counter_1_I_5/A  hbridgecontroller_0/un2_counter_1_I_5/Y  hbridgecontroller_0/un1_counter_2_0_I_62/B  hbridgecontroller_0/un1_counter_2_0_I_62/Y  hbridgecontroller_0/un1_counter_2_0_I_68/C  hbridgecontroller_0/un1_counter_2_0_I_68/Y  hbridgecontroller_0/un1_counter_2_0_I_71/B  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_6/A  hbridgecontroller_0/un2_counter_1_I_6/Y  hbridgecontroller_0/un2_counter_1_I_7/A  hbridgecontroller_0/un2_counter_1_I_7/Y  hbridgecontroller_0/un1_counter_2_0_I_63/A  hbridgecontroller_0/un1_counter_2_0_I_63/Y  hbridgecontroller_0/un1_counter_2_0_I_67/C  hbridgecontroller_0/un1_counter_2_0_I_67/Y  hbridgecontroller_0/un1_counter_2_0_I_71/C  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_un1_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un116_sum_ADD_20x20_fast_I57_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/A  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_256_tz/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_256_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/A  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_un1_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_un1_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[3\]/CLK  hbridgecontroller_0/counter\[3\]/Q  hbridgecontroller_0/un2_counter_1_I_13/B  hbridgecontroller_0/un2_counter_1_I_13/Y  hbridgecontroller_0/un2_counter_1_I_14/A  hbridgecontroller_0/un2_counter_1_I_14/Y  hbridgecontroller_0/un1_counter_2_0_I_51/B  hbridgecontroller_0/un1_counter_2_0_I_51/Y  hbridgecontroller_0/un1_counter_2_0_I_54/A  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[15\]/CLK  hbridgecontroller_0/counter\[15\]/Q  hbridgecontroller_0/un2_counter_1_I_43/B  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_23/B  hbridgecontroller_0/un1_counter_2_0_I_23/Y  hbridgecontroller_0/un1_counter_2_0_I_25/B  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[4\]/CLK  hbridgecontroller_0/counter\[4\]/Q  hbridgecontroller_0/un2_counter_1_I_13/C  hbridgecontroller_0/un2_counter_1_I_13/Y  hbridgecontroller_0/un2_counter_1_I_14/A  hbridgecontroller_0/un2_counter_1_I_14/Y  hbridgecontroller_0/un1_counter_2_0_I_51/B  hbridgecontroller_0/un1_counter_2_0_I_51/Y  hbridgecontroller_0/un1_counter_2_0_I_54/A  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_8/B  hbridgecontroller_0/un2_counter_1_I_8/Y  hbridgecontroller_0/un2_counter_1_I_9/A  hbridgecontroller_0/un2_counter_1_I_9/Y  hbridgecontroller_0/un1_counter_2_0_I_67/A  hbridgecontroller_0/un1_counter_2_0_I_67/Y  hbridgecontroller_0/un1_counter_2_0_I_71/C  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[0\]/CLK  hbridgecontroller_0/counter\[0\]/Q  hbridgecontroller_0/un2_counter_1_I_6/B  hbridgecontroller_0/un2_counter_1_I_6/Y  hbridgecontroller_0/un2_counter_1_I_7/A  hbridgecontroller_0/un2_counter_1_I_7/Y  hbridgecontroller_0/un1_counter_2_0_I_68/A  hbridgecontroller_0/un1_counter_2_0_I_68/Y  hbridgecontroller_0/un1_counter_2_0_I_71/B  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[0\]/CLK  hbridgecontroller_0/counter\[0\]/Q  hbridgecontroller_0/un2_counter_1_I_6/B  hbridgecontroller_0/un2_counter_1_I_6/Y  hbridgecontroller_0/un2_counter_1_I_7/A  hbridgecontroller_0/un2_counter_1_I_7/Y  hbridgecontroller_0/un1_counter_1_0_I_68/A  hbridgecontroller_0/un1_counter_1_0_I_68/Y  hbridgecontroller_0/un1_counter_1_0_I_71/B  hbridgecontroller_0/un1_counter_1_0_I_71/Y  hbridgecontroller_0/un1_counter_1_0_I_72/A  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[3\]/CLK  hbridgecontroller_0/counter\[3\]/Q  hbridgecontroller_0/un2_counter_1_I_11/A  hbridgecontroller_0/un2_counter_1_I_11/Y  hbridgecontroller_0/un2_counter_1_I_12/A  hbridgecontroller_0/un2_counter_1_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_65/B  hbridgecontroller_0/un1_counter_2_0_I_65/Y  hbridgecontroller_0/un1_counter_2_0_I_70/C  hbridgecontroller_0/un1_counter_2_0_I_70/Y  hbridgecontroller_0/un1_counter_2_0_I_72/B  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[17\]/CLK  hbridgecontroller_0/counter\[17\]/Q  hbridgecontroller_0/un2_counter_1_I_49/B  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/un1_counter_2_0_I_30/A  hbridgecontroller_0/un1_counter_2_0_I_30/Y  hbridgecontroller_0/un1_counter_2_0_I_31/B  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/un1_counter_2_0_I_33/A  hbridgecontroller_0/un1_counter_2_0_I_33/Y  hbridgecontroller_0/un1_counter_2_0_I_39/C  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_5/B  hbridgecontroller_0/un2_counter_1_I_5/Y  hbridgecontroller_0/un1_counter_2_0_I_66/B  hbridgecontroller_0/un1_counter_2_0_I_66/Y  hbridgecontroller_0/un1_counter_2_0_I_71/A  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_5/B  hbridgecontroller_0/un2_counter_1_I_5/Y  hbridgecontroller_0/un1_counter_1_0_I_66/B  hbridgecontroller_0/un1_counter_1_0_I_66/Y  hbridgecontroller_0/un1_counter_1_0_I_71/A  hbridgecontroller_0/un1_counter_1_0_I_71/Y  hbridgecontroller_0/un1_counter_1_0_I_72/A  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[0\]/CLK  hbridgecontroller_0/counter\[0\]/Q  hbridgecontroller_0/un2_counter_1_I_8/A  hbridgecontroller_0/un2_counter_1_I_8/Y  hbridgecontroller_0/un2_counter_1_I_9/A  hbridgecontroller_0/un2_counter_1_I_9/Y  hbridgecontroller_0/un1_counter_2_0_I_67/A  hbridgecontroller_0/un1_counter_2_0_I_67/Y  hbridgecontroller_0/un1_counter_2_0_I_71/C  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/A  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_0/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I99_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[12\]/CLK  hbridgecontroller_0/counter\[12\]/Q  hbridgecontroller_0/un2_counter_1_I_35/B  hbridgecontroller_0/un2_counter_1_I_35/Y  hbridgecontroller_0/un1_counter_2_0_I_38/A  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/A  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_s/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_20x20_fast_I82_un1_Y_s/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m1_0_a2/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_m2/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[2\]/CLK  hbridgecontroller_0/counter\[2\]/Q  hbridgecontroller_0/un2_counter_1_I_8/C  hbridgecontroller_0/un2_counter_1_I_8/Y  hbridgecontroller_0/un2_counter_1_I_9/A  hbridgecontroller_0/un2_counter_1_I_9/Y  hbridgecontroller_0/un1_counter_2_0_I_67/A  hbridgecontroller_0/un1_counter_2_0_I_67/Y  hbridgecontroller_0/un1_counter_2_0_I_71/C  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I36_un1_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I36_un1_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un102_sum_ADD_20x20_fast_I56_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_tz/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un109_sum_ADD_20x20_fast_I82_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un123_sum_ADD_m8_0_o2_0/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/un1_counter_2_0_I_35/A  hbridgecontroller_0/un1_counter_2_0_I_35/Y  hbridgecontroller_0/un1_counter_2_0_I_37/C  hbridgecontroller_0/un1_counter_2_0_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_42/A  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[0\]/CLK  hbridgecontroller_0/counter\[0\]/Q  hbridgecontroller_0/counter_RNI86KP\[0\]/C  hbridgecontroller_0/counter_RNI86KP\[0\]/Y  hbridgecontroller_0/un1_counter_2_0_I_64/B  hbridgecontroller_0/un1_counter_2_0_I_64/Y  hbridgecontroller_0/un1_counter_2_0_I_66/C  hbridgecontroller_0/un1_counter_2_0_I_66/Y  hbridgecontroller_0/un1_counter_2_0_I_71/A  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[7\]/CLK  hbridgecontroller_0/counter\[7\]/Q  hbridgecontroller_0/un2_counter_1_I_20/B  hbridgecontroller_0/un2_counter_1_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_55/B  hbridgecontroller_0/un1_counter_2_0_I_55/Y  hbridgecontroller_0/un1_counter_2_0_I_57/A  hbridgecontroller_0/un1_counter_2_0_I_57/Y  hbridgecontroller_0/un1_counter_2_0_I_61/B  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_45/A  hbridgecontroller_0/un2_counter_1_I_45/Y  hbridgecontroller_0/un2_counter_1_I_46/A  hbridgecontroller_0/un2_counter_1_I_46/Y  hbridgecontroller_0/counter_RNI19A42\[17\]/C  hbridgecontroller_0/counter_RNI19A42\[17\]/Y  hbridgecontroller_0/counter\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_48/A  hbridgecontroller_0/un2_counter_1_I_48/Y  hbridgecontroller_0/un2_counter_1_I_49/A  hbridgecontroller_0/un2_counter_1_I_49/Y  hbridgecontroller_0/counter_RNIN7P42\[17\]/C  hbridgecontroller_0/counter_RNIN7P42\[17\]/Y  hbridgecontroller_0/counter\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/un1_counter_1_0_I_35/A  hbridgecontroller_0/un1_counter_1_0_I_35/Y  hbridgecontroller_0/un1_counter_1_0_I_37/C  hbridgecontroller_0/un1_counter_1_0_I_37/Y  hbridgecontroller_0/un1_counter_1_0_I_42/A  hbridgecontroller_0/un1_counter_1_0_I_42/Y  hbridgecontroller_0/un1_counter_1_0_I_43/A  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[2\]/CLK  hbridgecontroller_0/counter\[2\]/Q  hbridgecontroller_0/un2_counter_1_I_7/B  hbridgecontroller_0/un2_counter_1_I_7/Y  hbridgecontroller_0/un1_counter_2_0_I_63/A  hbridgecontroller_0/un1_counter_2_0_I_63/Y  hbridgecontroller_0/un1_counter_2_0_I_67/C  hbridgecontroller_0/un1_counter_2_0_I_67/Y  hbridgecontroller_0/un1_counter_2_0_I_71/C  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_31/A  hbridgecontroller_0/un2_counter_1_I_31/Y  hbridgecontroller_0/un2_counter_1_I_32/A  hbridgecontroller_0/un2_counter_1_I_32/Y  hbridgecontroller_0/counter_RNI2VV12\[17\]/C  hbridgecontroller_0/counter_RNI2VV12\[17\]/Y  hbridgecontroller_0/counter\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[3\]/CLK  hbridgecontroller_0/counter\[3\]/Q  hbridgecontroller_0/un2_counter_1_I_9/B  hbridgecontroller_0/un2_counter_1_I_9/Y  hbridgecontroller_0/un1_counter_2_0_I_67/A  hbridgecontroller_0/un1_counter_2_0_I_67/Y  hbridgecontroller_0/un1_counter_2_0_I_71/C  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/un1_counter_1_0_I_33/A  hbridgecontroller_0/un1_counter_1_0_I_33/Y  hbridgecontroller_0/un1_counter_1_0_I_39/C  hbridgecontroller_0/un1_counter_1_0_I_39/Y  hbridgecontroller_0/un1_counter_1_0_I_42/B  hbridgecontroller_0/un1_counter_1_0_I_42/Y  hbridgecontroller_0/un1_counter_1_0_I_43/A  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[13\]/CLK  hbridgecontroller_0/counter\[13\]/Q  hbridgecontroller_0/un2_counter_1_I_37/B  hbridgecontroller_0/un2_counter_1_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_36/B  hbridgecontroller_0/un1_counter_2_0_I_36/Y  hbridgecontroller_0/un1_counter_2_0_I_41/C  hbridgecontroller_0/un1_counter_2_0_I_41/Y  hbridgecontroller_0/un1_counter_2_0_I_43/B  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[6\]/CLK  hbridgecontroller_0/M1_duty\[6\]/Q  hbridgecontroller_0/M1_duty_RNITCG7\[6\]/A  hbridgecontroller_0/M1_duty_RNITCG7\[6\]/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/B  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/C  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/A  hbridgecontroller_0/PRDATA_2_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s/Y  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_5\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[14\]/CLK  hbridgecontroller_0/counter\[14\]/Q  hbridgecontroller_0/un2_counter_1_I_40/B  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/un1_counter_2_0_I_22/B  hbridgecontroller_0/un1_counter_2_0_I_22/Y  hbridgecontroller_0/un1_counter_2_0_I_25/A  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[4\]/CLK  hbridgecontroller_0/counter\[4\]/Q  hbridgecontroller_0/un2_counter_1_I_12/B  hbridgecontroller_0/un2_counter_1_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_65/B  hbridgecontroller_0/un1_counter_2_0_I_65/Y  hbridgecontroller_0/un1_counter_2_0_I_70/C  hbridgecontroller_0/un1_counter_2_0_I_70/Y  hbridgecontroller_0/un1_counter_2_0_I_72/B  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[6\]/CLK  hbridgecontroller_0/M2_duty\[6\]/Q  hbridgecontroller_0/M2_duty_RNIUKCG\[6\]/A  hbridgecontroller_0/M2_duty_RNIUKCG\[6\]/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_256_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y_256_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/B  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I73_Y/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_0/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/C  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_un1_Y_s_1/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y_0_tz/Y  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/A  hbridgecontroller_0/PRDATA_3_if_generate_plus.mult1_un130_sum_ADD_20x20_fast_I78_Y/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/un1_counter_1_0_I_23/A  hbridgecontroller_0/un1_counter_1_0_I_23/Y  hbridgecontroller_0/un1_counter_1_0_I_25/B  hbridgecontroller_0/un1_counter_1_0_I_25/Y  hbridgecontroller_0/un1_counter_1_0_I_32/A  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[5\]/CLK  hbridgecontroller_0/counter\[5\]/Q  hbridgecontroller_0/un2_counter_1_I_14/B  hbridgecontroller_0/un2_counter_1_I_14/Y  hbridgecontroller_0/un1_counter_2_0_I_51/B  hbridgecontroller_0/un1_counter_2_0_I_51/Y  hbridgecontroller_0/un1_counter_2_0_I_54/A  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_8/B  hbridgecontroller_0/un2_counter_1_I_8/Y  hbridgecontroller_0/un2_counter_1_I_9/A  hbridgecontroller_0/un2_counter_1_I_9/Y  hbridgecontroller_0/un1_counter_2_0_I_70/A  hbridgecontroller_0/un1_counter_2_0_I_70/Y  hbridgecontroller_0/un1_counter_2_0_I_72/B  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_8/B  hbridgecontroller_0/un2_counter_1_I_8/Y  hbridgecontroller_0/un2_counter_1_I_9/A  hbridgecontroller_0/un2_counter_1_I_9/Y  hbridgecontroller_0/un1_counter_1_0_I_70/A  hbridgecontroller_0/un1_counter_1_0_I_70/Y  hbridgecontroller_0/un1_counter_1_0_I_72/B  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/un1_counter_2_0_I_37/A  hbridgecontroller_0/un1_counter_2_0_I_37/Y  hbridgecontroller_0/un1_counter_2_0_I_42/A  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/un1_counter_2_0_I_34/B  hbridgecontroller_0/un1_counter_2_0_I_34/Y  hbridgecontroller_0/un1_counter_2_0_I_38/C  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/un1_counter_1_0_I_34/B  hbridgecontroller_0/un1_counter_1_0_I_34/Y  hbridgecontroller_0/un1_counter_1_0_I_38/C  hbridgecontroller_0/un1_counter_1_0_I_38/Y  hbridgecontroller_0/un1_counter_1_0_I_42/C  hbridgecontroller_0/un1_counter_1_0_I_42/Y  hbridgecontroller_0/un1_counter_1_0_I_43/A  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/un1_counter_2_0_I_26/A  hbridgecontroller_0/un1_counter_2_0_I_26/Y  hbridgecontroller_0/un1_counter_2_0_I_28/A  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/un1_counter_2_0_I_23/A  hbridgecontroller_0/un1_counter_2_0_I_23/Y  hbridgecontroller_0/un1_counter_2_0_I_25/B  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_42/A  hbridgecontroller_0/un2_counter_1_I_42/Y  hbridgecontroller_0/un2_counter_1_I_43/A  hbridgecontroller_0/un2_counter_1_I_43/Y  hbridgecontroller_0/counter\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/un1_counter_1_0_I_22/A  hbridgecontroller_0/un1_counter_1_0_I_22/Y  hbridgecontroller_0/un1_counter_1_0_I_25/A  hbridgecontroller_0/un1_counter_1_0_I_25/Y  hbridgecontroller_0/un1_counter_1_0_I_32/A  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_34/B  hbridgecontroller_0/un2_counter_1_I_34/Y  hbridgecontroller_0/un2_counter_1_I_35/A  hbridgecontroller_0/un2_counter_1_I_35/Y  hbridgecontroller_0/counter\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/un1_counter_2_0_I_22/A  hbridgecontroller_0/un1_counter_2_0_I_22/Y  hbridgecontroller_0/un1_counter_2_0_I_25/A  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/un1_counter_2_0_I_17/B  hbridgecontroller_0/un1_counter_2_0_I_17/Y  hbridgecontroller_0/un1_counter_2_0_I_20/C  hbridgecontroller_0/un1_counter_2_0_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_21/B  hbridgecontroller_0/un1_counter_2_0_I_21/Y  hbridgecontroller_0/un1_counter_2_0_I_44/A  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/un1_counter_1_0_I_18/B  hbridgecontroller_0/un1_counter_1_0_I_18/Y  hbridgecontroller_0/un1_counter_1_0_I_20/B  hbridgecontroller_0/un1_counter_1_0_I_20/Y  hbridgecontroller_0/un1_counter_1_0_I_21/B  hbridgecontroller_0/un1_counter_1_0_I_21/Y  hbridgecontroller_0/un1_counter_1_0_I_44/A  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_39/A  hbridgecontroller_0/un2_counter_1_I_39/Y  hbridgecontroller_0/un2_counter_1_I_40/A  hbridgecontroller_0/un2_counter_1_I_40/Y  hbridgecontroller_0/counter\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_30/A  hbridgecontroller_0/un2_counter_1_I_30/Y  hbridgecontroller_0/un2_counter_1_I_36/A  hbridgecontroller_0/un2_counter_1_I_36/Y  hbridgecontroller_0/un2_counter_1_I_37/A  hbridgecontroller_0/un2_counter_1_I_37/Y  hbridgecontroller_0/counter\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[11\]/CLK  hbridgecontroller_0/M1_duty_0\[11\]/Q  hbridgecontroller_0/un1_counter_1_0_I_39/B  hbridgecontroller_0/un1_counter_1_0_I_39/Y  hbridgecontroller_0/un1_counter_1_0_I_42/B  hbridgecontroller_0/un1_counter_1_0_I_42/Y  hbridgecontroller_0/un1_counter_1_0_I_43/A  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/un1_counter_1_0_I_38/B  hbridgecontroller_0/un1_counter_1_0_I_38/Y  hbridgecontroller_0/un1_counter_1_0_I_42/C  hbridgecontroller_0/un1_counter_1_0_I_42/Y  hbridgecontroller_0/un1_counter_1_0_I_43/A  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/un1_counter_2_0_I_38/B  hbridgecontroller_0/un1_counter_2_0_I_38/Y  hbridgecontroller_0/un1_counter_2_0_I_42/C  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/un1_counter_1_0_I_24/A  hbridgecontroller_0/un1_counter_1_0_I_24/Y  hbridgecontroller_0/un1_counter_1_0_I_25/C  hbridgecontroller_0/un1_counter_1_0_I_25/Y  hbridgecontroller_0/un1_counter_1_0_I_32/A  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[10\]/CLK  hbridgecontroller_0/M1_duty_0\[10\]/Q  hbridgecontroller_0/un1_counter_1_0_I_37/A  hbridgecontroller_0/un1_counter_1_0_I_37/Y  hbridgecontroller_0/un1_counter_1_0_I_42/A  hbridgecontroller_0/un1_counter_1_0_I_42/Y  hbridgecontroller_0/un1_counter_1_0_I_43/A  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[1\]/CLK  hbridgecontroller_0/M1_duty\[1\]/Q  hbridgecontroller_0/un1_counter_1_0_I_62/A  hbridgecontroller_0/un1_counter_1_0_I_62/Y  hbridgecontroller_0/un1_counter_1_0_I_68/C  hbridgecontroller_0/un1_counter_1_0_I_68/Y  hbridgecontroller_0/un1_counter_1_0_I_71/B  hbridgecontroller_0/un1_counter_1_0_I_71/Y  hbridgecontroller_0/un1_counter_1_0_I_72/A  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[1\]/CLK  hbridgecontroller_0/M2_duty\[1\]/Q  hbridgecontroller_0/un1_counter_2_0_I_62/A  hbridgecontroller_0/un1_counter_2_0_I_62/Y  hbridgecontroller_0/un1_counter_2_0_I_68/C  hbridgecontroller_0/un1_counter_2_0_I_68/Y  hbridgecontroller_0/un1_counter_2_0_I_71/B  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/un1_counter_2_0_I_39/B  hbridgecontroller_0/un1_counter_2_0_I_39/Y  hbridgecontroller_0/un1_counter_2_0_I_42/B  hbridgecontroller_0/un1_counter_2_0_I_42/Y  hbridgecontroller_0/un1_counter_2_0_I_43/A  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/un1_counter_2_0_I_29/B  hbridgecontroller_0/un1_counter_2_0_I_29/Y  hbridgecontroller_0/un1_counter_2_0_I_31/A  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_27/A  hbridgecontroller_0/un2_counter_1_I_27/Y  hbridgecontroller_0/un2_counter_1_I_28/A  hbridgecontroller_0/un2_counter_1_I_28/Y  hbridgecontroller_0/counter_RNII6H12\[17\]/C  hbridgecontroller_0/counter_RNII6H12\[17\]/Y  hbridgecontroller_0/counter\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/un1_counter_1_0_I_36/A  hbridgecontroller_0/un1_counter_1_0_I_36/Y  hbridgecontroller_0/un1_counter_1_0_I_41/C  hbridgecontroller_0/un1_counter_1_0_I_41/Y  hbridgecontroller_0/un1_counter_1_0_I_43/B  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/un1_counter_2_0_I_18/B  hbridgecontroller_0/un1_counter_2_0_I_18/Y  hbridgecontroller_0/un1_counter_2_0_I_20/B  hbridgecontroller_0/un1_counter_2_0_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_21/B  hbridgecontroller_0/un1_counter_2_0_I_21/Y  hbridgecontroller_0/un1_counter_2_0_I_44/A  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/un1_counter_2_0_I_36/A  hbridgecontroller_0/un1_counter_2_0_I_36/Y  hbridgecontroller_0/un1_counter_2_0_I_41/C  hbridgecontroller_0/un1_counter_2_0_I_41/Y  hbridgecontroller_0/un1_counter_2_0_I_43/B  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/un1_counter_1_0_I_19/B  hbridgecontroller_0/un1_counter_1_0_I_19/Y  hbridgecontroller_0/un1_counter_1_0_I_20/A  hbridgecontroller_0/un1_counter_1_0_I_20/Y  hbridgecontroller_0/un1_counter_1_0_I_21/B  hbridgecontroller_0/un1_counter_1_0_I_21/Y  hbridgecontroller_0/un1_counter_1_0_I_44/A  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/un1_counter_2_0_I_19/B  hbridgecontroller_0/un1_counter_2_0_I_19/Y  hbridgecontroller_0/un1_counter_2_0_I_20/A  hbridgecontroller_0/un1_counter_2_0_I_20/Y  hbridgecontroller_0/un1_counter_2_0_I_21/B  hbridgecontroller_0/un1_counter_2_0_I_21/Y  hbridgecontroller_0/un1_counter_2_0_I_44/A  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/un1_counter_2_0_I_24/A  hbridgecontroller_0/un1_counter_2_0_I_24/Y  hbridgecontroller_0/un1_counter_2_0_I_25/C  hbridgecontroller_0/un1_counter_2_0_I_25/Y  hbridgecontroller_0/un1_counter_2_0_I_32/A  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[0\]/CLK  hbridgecontroller_0/M1_duty\[0\]/Q  hbridgecontroller_0/un1_counter_1_0_I_64/A  hbridgecontroller_0/un1_counter_1_0_I_64/Y  hbridgecontroller_0/un1_counter_1_0_I_66/C  hbridgecontroller_0/un1_counter_1_0_I_66/Y  hbridgecontroller_0/un1_counter_1_0_I_71/A  hbridgecontroller_0/un1_counter_1_0_I_71/Y  hbridgecontroller_0/un1_counter_1_0_I_72/A  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[0\]/CLK  hbridgecontroller_0/M2_duty\[0\]/Q  hbridgecontroller_0/un1_counter_2_0_I_64/A  hbridgecontroller_0/un1_counter_2_0_I_64/Y  hbridgecontroller_0/un1_counter_2_0_I_66/C  hbridgecontroller_0/un1_counter_2_0_I_66/Y  hbridgecontroller_0/un1_counter_2_0_I_71/A  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/A  hbridgecontroller_0/counter_RNIHDTJ1\[17\]/Y  hbridgecontroller_0/counter\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNIS2MS1\[17\]/A  hbridgecontroller_0/counter_RNIS2MS1\[17\]/Y  hbridgecontroller_0/counter\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/un1_counter_2_0_I_30/B  hbridgecontroller_0/un1_counter_2_0_I_30/Y  hbridgecontroller_0/un1_counter_2_0_I_31/B  hbridgecontroller_0/un1_counter_2_0_I_31/Y  hbridgecontroller_0/un1_counter_2_0_I_32/C  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/un1_counter_1_0_I_26/A  hbridgecontroller_0/un1_counter_1_0_I_26/Y  hbridgecontroller_0/un1_counter_1_0_I_28/A  hbridgecontroller_0/un1_counter_1_0_I_28/Y  hbridgecontroller_0/un1_counter_1_0_I_32/B  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/un1_counter_1_0_I_59/B  hbridgecontroller_0/un1_counter_1_0_I_59/Y  hbridgecontroller_0/un1_counter_1_0_I_60/B  hbridgecontroller_0/un1_counter_1_0_I_60/Y  hbridgecontroller_0/un1_counter_1_0_I_61/C  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/un1_counter_2_0_I_59/B  hbridgecontroller_0/un1_counter_2_0_I_59/Y  hbridgecontroller_0/un1_counter_2_0_I_60/B  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/un1_counter_1_0_I_17/B  hbridgecontroller_0/un1_counter_1_0_I_17/Y  hbridgecontroller_0/un1_counter_1_0_I_20/C  hbridgecontroller_0/un1_counter_1_0_I_20/Y  hbridgecontroller_0/un1_counter_1_0_I_21/B  hbridgecontroller_0/un1_counter_1_0_I_21/Y  hbridgecontroller_0/un1_counter_1_0_I_44/A  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[2\]/CLK  hbridgecontroller_0/M1_duty\[2\]/Q  hbridgecontroller_0/un1_counter_1_0_I_63/B  hbridgecontroller_0/un1_counter_1_0_I_63/Y  hbridgecontroller_0/un1_counter_1_0_I_67/C  hbridgecontroller_0/un1_counter_1_0_I_67/Y  hbridgecontroller_0/un1_counter_1_0_I_71/C  hbridgecontroller_0/un1_counter_1_0_I_71/Y  hbridgecontroller_0/un1_counter_1_0_I_72/A  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[2\]/CLK  hbridgecontroller_0/M2_duty\[2\]/Q  hbridgecontroller_0/un1_counter_2_0_I_63/B  hbridgecontroller_0/un1_counter_2_0_I_63/Y  hbridgecontroller_0/un1_counter_2_0_I_67/C  hbridgecontroller_0/un1_counter_2_0_I_67/Y  hbridgecontroller_0/un1_counter_2_0_I_71/C  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/un1_counter_2_0_I_27/A  hbridgecontroller_0/un1_counter_2_0_I_27/Y  hbridgecontroller_0/un1_counter_2_0_I_28/B  hbridgecontroller_0/un1_counter_2_0_I_28/Y  hbridgecontroller_0/un1_counter_2_0_I_32/B  hbridgecontroller_0/un1_counter_2_0_I_32/Y  hbridgecontroller_0/un1_counter_2_0_I_44/C  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/un1_counter_2_0_I_9/B  hbridgecontroller_0/un1_counter_2_0_I_9/Y  hbridgecontroller_0/un1_counter_2_0_I_12/B  hbridgecontroller_0/un1_counter_2_0_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_13/C  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[6\]/CLK  hbridgecontroller_0/M1_duty\[6\]/Q  hbridgecontroller_0/un1_counter_1_0_I_52/A  hbridgecontroller_0/un1_counter_1_0_I_52/Y  hbridgecontroller_0/un1_counter_1_0_I_54/B  hbridgecontroller_0/un1_counter_1_0_I_54/Y  hbridgecontroller_0/un1_counter_1_0_I_61/A  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[6\]/CLK  hbridgecontroller_0/M2_duty\[6\]/Q  hbridgecontroller_0/un1_counter_2_0_I_52/A  hbridgecontroller_0/un1_counter_2_0_I_52/Y  hbridgecontroller_0/un1_counter_2_0_I_54/B  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[1\]/CLK  hbridgecontroller_0/M1_duty\[1\]/Q  hbridgecontroller_0/motor1_pwm_RNO_8/A  hbridgecontroller_0/motor1_pwm_RNO_8/Y  hbridgecontroller_0/motor1_pwm_RNO_5/B  hbridgecontroller_0/motor1_pwm_RNO_5/Y  hbridgecontroller_0/motor1_pwm_RNO_2/B  hbridgecontroller_0/motor1_pwm_RNO_2/Y  hbridgecontroller_0/motor1_pwm_RNO_0/A  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[1\]/CLK  hbridgecontroller_0/M2_duty\[1\]/Q  hbridgecontroller_0/motor2_pwm_RNO_8/A  hbridgecontroller_0/motor2_pwm_RNO_8/Y  hbridgecontroller_0/motor2_pwm_RNO_5/B  hbridgecontroller_0/motor2_pwm_RNO_5/Y  hbridgecontroller_0/motor2_pwm_RNO_2/B  hbridgecontroller_0/motor2_pwm_RNO_2/Y  hbridgecontroller_0/motor2_pwm_RNO_0/A  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[17\]/CLK  hbridgecontroller_0/M1_duty\[17\]/Q  hbridgecontroller_0/un1_counter_1_0_I_30/B  hbridgecontroller_0/un1_counter_1_0_I_30/Y  hbridgecontroller_0/un1_counter_1_0_I_31/B  hbridgecontroller_0/un1_counter_1_0_I_31/Y  hbridgecontroller_0/un1_counter_1_0_I_32/C  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/un1_counter_1_0_I_29/B  hbridgecontroller_0/un1_counter_1_0_I_29/Y  hbridgecontroller_0/un1_counter_1_0_I_31/A  hbridgecontroller_0/un1_counter_1_0_I_31/Y  hbridgecontroller_0/un1_counter_1_0_I_32/C  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/un1_counter_2_0_I_3/B  hbridgecontroller_0/un1_counter_2_0_I_3/Y  hbridgecontroller_0/un1_counter_2_0_I_10/B  hbridgecontroller_0/un1_counter_2_0_I_10/Y  hbridgecontroller_0/un1_counter_2_0_I_13/A  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/un1_counter_1_0_I_56/A  hbridgecontroller_0/un1_counter_1_0_I_56/Y  hbridgecontroller_0/un1_counter_1_0_I_57/B  hbridgecontroller_0/un1_counter_1_0_I_57/Y  hbridgecontroller_0/un1_counter_1_0_I_61/B  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/un1_counter_2_0_I_56/A  hbridgecontroller_0/un1_counter_2_0_I_56/Y  hbridgecontroller_0/un1_counter_2_0_I_57/B  hbridgecontroller_0/un1_counter_2_0_I_57/Y  hbridgecontroller_0/un1_counter_2_0_I_61/B  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[2\]/CLK  hbridgecontroller_0/M1_duty\[2\]/Q  hbridgecontroller_0/un1_counter_1_0_I_68/B  hbridgecontroller_0/un1_counter_1_0_I_68/Y  hbridgecontroller_0/un1_counter_1_0_I_71/B  hbridgecontroller_0/un1_counter_1_0_I_71/Y  hbridgecontroller_0/un1_counter_1_0_I_72/A  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[2\]/CLK  hbridgecontroller_0/M2_duty\[2\]/Q  hbridgecontroller_0/un1_counter_2_0_I_68/B  hbridgecontroller_0/un1_counter_2_0_I_68/Y  hbridgecontroller_0/un1_counter_2_0_I_71/B  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/un1_counter_1_0_I_4/B  hbridgecontroller_0/un1_counter_1_0_I_4/Y  hbridgecontroller_0/un1_counter_1_0_I_10/A  hbridgecontroller_0/un1_counter_1_0_I_10/Y  hbridgecontroller_0/un1_counter_1_0_I_13/A  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[2\]/CLK  hbridgecontroller_0/M1_duty\[2\]/Q  hbridgecontroller_0/motor1_pwm_RNO_8/C  hbridgecontroller_0/motor1_pwm_RNO_8/Y  hbridgecontroller_0/motor1_pwm_RNO_5/B  hbridgecontroller_0/motor1_pwm_RNO_5/Y  hbridgecontroller_0/motor1_pwm_RNO_2/B  hbridgecontroller_0/motor1_pwm_RNO_2/Y  hbridgecontroller_0/motor1_pwm_RNO_0/A  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[2\]/CLK  hbridgecontroller_0/M2_duty\[2\]/Q  hbridgecontroller_0/motor2_pwm_RNO_8/C  hbridgecontroller_0/motor2_pwm_RNO_8/Y  hbridgecontroller_0/motor2_pwm_RNO_5/B  hbridgecontroller_0/motor2_pwm_RNO_5/Y  hbridgecontroller_0/motor2_pwm_RNO_2/B  hbridgecontroller_0/motor2_pwm_RNO_2/Y  hbridgecontroller_0/motor2_pwm_RNO_0/A  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[17\]/CLK  hbridgecontroller_0/M1_duty\[17\]/Q  hbridgecontroller_0/un1_counter_1_0_I_27/A  hbridgecontroller_0/un1_counter_1_0_I_27/Y  hbridgecontroller_0/un1_counter_1_0_I_28/B  hbridgecontroller_0/un1_counter_1_0_I_28/Y  hbridgecontroller_0/un1_counter_1_0_I_32/B  hbridgecontroller_0/un1_counter_1_0_I_32/Y  hbridgecontroller_0/un1_counter_1_0_I_44/C  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/un1_counter_1_0_I_55/A  hbridgecontroller_0/un1_counter_1_0_I_55/Y  hbridgecontroller_0/un1_counter_1_0_I_57/A  hbridgecontroller_0/un1_counter_1_0_I_57/Y  hbridgecontroller_0/un1_counter_1_0_I_61/B  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/un1_counter_2_0_I_55/A  hbridgecontroller_0/un1_counter_2_0_I_55/Y  hbridgecontroller_0/un1_counter_2_0_I_57/A  hbridgecontroller_0/un1_counter_2_0_I_57/Y  hbridgecontroller_0/un1_counter_2_0_I_61/B  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[5\]/CLK  hbridgecontroller_0/M1_duty\[5\]/Q  hbridgecontroller_0/un1_counter_1_0_I_51/A  hbridgecontroller_0/un1_counter_1_0_I_51/Y  hbridgecontroller_0/un1_counter_1_0_I_54/A  hbridgecontroller_0/un1_counter_1_0_I_54/Y  hbridgecontroller_0/un1_counter_1_0_I_61/A  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[5\]/CLK  hbridgecontroller_0/M2_duty\[5\]/Q  hbridgecontroller_0/un1_counter_2_0_I_51/A  hbridgecontroller_0/un1_counter_2_0_I_51/Y  hbridgecontroller_0/un1_counter_2_0_I_54/A  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/un1_counter_1_0_I_5/B  hbridgecontroller_0/un1_counter_1_0_I_5/Y  hbridgecontroller_0/un1_counter_1_0_I_11/C  hbridgecontroller_0/un1_counter_1_0_I_11/Y  hbridgecontroller_0/un1_counter_1_0_I_13/B  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/un1_counter_2_0_I_8/B  hbridgecontroller_0/un1_counter_2_0_I_8/Y  hbridgecontroller_0/un1_counter_2_0_I_12/C  hbridgecontroller_0/un1_counter_2_0_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_13/C  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/un1_counter_1_0_I_8/B  hbridgecontroller_0/un1_counter_1_0_I_8/Y  hbridgecontroller_0/un1_counter_1_0_I_12/C  hbridgecontroller_0/un1_counter_1_0_I_12/Y  hbridgecontroller_0/un1_counter_1_0_I_13/C  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/un1_counter_2_0_I_6/B  hbridgecontroller_0/un1_counter_2_0_I_6/Y  hbridgecontroller_0/un1_counter_2_0_I_12/A  hbridgecontroller_0/un1_counter_2_0_I_12/Y  hbridgecontroller_0/un1_counter_2_0_I_13/C  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/un1_counter_2_0_I_5/B  hbridgecontroller_0/un1_counter_2_0_I_5/Y  hbridgecontroller_0/un1_counter_2_0_I_11/C  hbridgecontroller_0/un1_counter_2_0_I_11/Y  hbridgecontroller_0/un1_counter_2_0_I_13/B  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/un1_counter_1_0_I_2/B  hbridgecontroller_0/un1_counter_1_0_I_2/Y  hbridgecontroller_0/un1_counter_1_0_I_11/B  hbridgecontroller_0/un1_counter_1_0_I_11/Y  hbridgecontroller_0/un1_counter_1_0_I_13/B  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/un1_counter_1_0_I_46/B  hbridgecontroller_0/un1_counter_1_0_I_46/Y  hbridgecontroller_0/un1_counter_1_0_I_49/C  hbridgecontroller_0/un1_counter_1_0_I_49/Y  hbridgecontroller_0/un1_counter_1_0_I_50/B  hbridgecontroller_0/un1_counter_1_0_I_50/Y  hbridgecontroller_0/un1_counter_1_0_I_73/A  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/un1_counter_2_0_I_46/B  hbridgecontroller_0/un1_counter_2_0_I_46/Y  hbridgecontroller_0/un1_counter_2_0_I_49/C  hbridgecontroller_0/un1_counter_2_0_I_49/Y  hbridgecontroller_0/un1_counter_2_0_I_50/B  hbridgecontroller_0/un1_counter_2_0_I_50/Y  hbridgecontroller_0/un1_counter_2_0_I_73/A  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/un1_counter_1_0_I_6/B  hbridgecontroller_0/un1_counter_1_0_I_6/Y  hbridgecontroller_0/un1_counter_1_0_I_12/A  hbridgecontroller_0/un1_counter_1_0_I_12/Y  hbridgecontroller_0/un1_counter_1_0_I_13/C  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[1\]/CLK  hbridgecontroller_0/M1_duty\[1\]/Q  hbridgecontroller_0/un1_counter_1_0_I_66/A  hbridgecontroller_0/un1_counter_1_0_I_66/Y  hbridgecontroller_0/un1_counter_1_0_I_71/A  hbridgecontroller_0/un1_counter_1_0_I_71/Y  hbridgecontroller_0/un1_counter_1_0_I_72/A  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[1\]/CLK  hbridgecontroller_0/M2_duty\[1\]/Q  hbridgecontroller_0/un1_counter_2_0_I_66/A  hbridgecontroller_0/un1_counter_2_0_I_66/Y  hbridgecontroller_0/un1_counter_2_0_I_71/A  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[3\]/CLK  hbridgecontroller_0/M1_duty\[3\]/Q  hbridgecontroller_0/un1_counter_1_0_I_67/B  hbridgecontroller_0/un1_counter_1_0_I_67/Y  hbridgecontroller_0/un1_counter_1_0_I_71/C  hbridgecontroller_0/un1_counter_1_0_I_71/Y  hbridgecontroller_0/un1_counter_1_0_I_72/A  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[3\]/CLK  hbridgecontroller_0/M2_duty\[3\]/Q  hbridgecontroller_0/un1_counter_2_0_I_67/B  hbridgecontroller_0/un1_counter_2_0_I_67/Y  hbridgecontroller_0/un1_counter_2_0_I_71/C  hbridgecontroller_0/un1_counter_2_0_I_71/Y  hbridgecontroller_0/un1_counter_2_0_I_72/A  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/un1_counter_2_0_I_2/B  hbridgecontroller_0/un1_counter_2_0_I_2/Y  hbridgecontroller_0/un1_counter_2_0_I_11/B  hbridgecontroller_0/un1_counter_2_0_I_11/Y  hbridgecontroller_0/un1_counter_2_0_I_13/B  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[6\]/CLK  hbridgecontroller_0/M1_duty\[6\]/Q  hbridgecontroller_0/un1_counter_1_0_I_47/B  hbridgecontroller_0/un1_counter_1_0_I_47/Y  hbridgecontroller_0/un1_counter_1_0_I_49/B  hbridgecontroller_0/un1_counter_1_0_I_49/Y  hbridgecontroller_0/un1_counter_1_0_I_50/B  hbridgecontroller_0/un1_counter_1_0_I_50/Y  hbridgecontroller_0/un1_counter_1_0_I_73/A  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[6\]/CLK  hbridgecontroller_0/M2_duty\[6\]/Q  hbridgecontroller_0/un1_counter_2_0_I_47/B  hbridgecontroller_0/un1_counter_2_0_I_47/Y  hbridgecontroller_0/un1_counter_2_0_I_49/B  hbridgecontroller_0/un1_counter_2_0_I_49/Y  hbridgecontroller_0/un1_counter_2_0_I_50/B  hbridgecontroller_0/un1_counter_2_0_I_50/Y  hbridgecontroller_0/un1_counter_2_0_I_73/A  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/un1_counter_1_0_I_9/B  hbridgecontroller_0/un1_counter_1_0_I_9/Y  hbridgecontroller_0/un1_counter_1_0_I_12/B  hbridgecontroller_0/un1_counter_1_0_I_12/Y  hbridgecontroller_0/un1_counter_1_0_I_13/C  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/un1_counter_1_0_I_40/B  hbridgecontroller_0/un1_counter_1_0_I_40/Y  hbridgecontroller_0/un1_counter_1_0_I_43/C  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_24/A  hbridgecontroller_0/un2_counter_1_I_24/Y  hbridgecontroller_0/un2_counter_1_I_25/B  hbridgecontroller_0/un2_counter_1_I_25/Y  hbridgecontroller_0/un2_counter_1_I_26/A  hbridgecontroller_0/un2_counter_1_I_26/Y  hbridgecontroller_0/counter\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/un1_counter_2_0_I_7/B  hbridgecontroller_0/un1_counter_2_0_I_7/Y  hbridgecontroller_0/un1_counter_2_0_I_11/A  hbridgecontroller_0/un1_counter_2_0_I_11/Y  hbridgecontroller_0/un1_counter_2_0_I_13/B  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/un1_counter_1_0_I_58/B  hbridgecontroller_0/un1_counter_1_0_I_58/Y  hbridgecontroller_0/un1_counter_1_0_I_60/A  hbridgecontroller_0/un1_counter_1_0_I_60/Y  hbridgecontroller_0/un1_counter_1_0_I_61/C  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/un1_counter_2_0_I_58/B  hbridgecontroller_0/un1_counter_2_0_I_58/Y  hbridgecontroller_0/un1_counter_2_0_I_60/A  hbridgecontroller_0/un1_counter_2_0_I_60/Y  hbridgecontroller_0/un1_counter_2_0_I_61/C  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[0\]/CLK  hbridgecontroller_0/M1_duty\[0\]/Q  hbridgecontroller_0/motor1_pwm_RNO_8/B  hbridgecontroller_0/motor1_pwm_RNO_8/Y  hbridgecontroller_0/motor1_pwm_RNO_5/B  hbridgecontroller_0/motor1_pwm_RNO_5/Y  hbridgecontroller_0/motor1_pwm_RNO_2/B  hbridgecontroller_0/motor1_pwm_RNO_2/Y  hbridgecontroller_0/motor1_pwm_RNO_0/A  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[0\]/CLK  hbridgecontroller_0/M2_duty\[0\]/Q  hbridgecontroller_0/motor2_pwm_RNO_8/B  hbridgecontroller_0/motor2_pwm_RNO_8/Y  hbridgecontroller_0/motor2_pwm_RNO_5/B  hbridgecontroller_0/motor2_pwm_RNO_5/Y  hbridgecontroller_0/motor2_pwm_RNO_2/B  hbridgecontroller_0/motor2_pwm_RNO_2/Y  hbridgecontroller_0/motor2_pwm_RNO_0/A  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[8\]/CLK  hbridgecontroller_0/counter\[8\]/Q  hbridgecontroller_0/counter_RNIFU4D\[7\]/C  hbridgecontroller_0/counter_RNIFU4D\[7\]/Y  hbridgecontroller_0/counter_RNILQEI\[9\]/B  hbridgecontroller_0/counter_RNILQEI\[9\]/Y  hbridgecontroller_0/counter_RNIV6AK\[14\]/C  hbridgecontroller_0/counter_RNIV6AK\[14\]/Y  hbridgecontroller_0/counter_RNI86KP\[0\]/A  hbridgecontroller_0/counter_RNI86KP\[0\]/Y  hbridgecontroller_0/counter\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[12\]/CLK  hbridgecontroller_0/M1_duty_0\[12\]/Q  hbridgecontroller_0/un1_counter_1_0_I_41/B  hbridgecontroller_0/un1_counter_1_0_I_41/Y  hbridgecontroller_0/un1_counter_1_0_I_43/B  hbridgecontroller_0/un1_counter_1_0_I_43/Y  hbridgecontroller_0/un1_counter_1_0_I_44/B  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[12\]/CLK  hbridgecontroller_0/M2_duty_0\[12\]/Q  hbridgecontroller_0/un1_counter_2_0_I_41/B  hbridgecontroller_0/un1_counter_2_0_I_41/Y  hbridgecontroller_0/un1_counter_2_0_I_43/B  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/un1_counter_2_0_I_40/B  hbridgecontroller_0/un1_counter_2_0_I_40/Y  hbridgecontroller_0/un1_counter_2_0_I_43/C  hbridgecontroller_0/un1_counter_2_0_I_43/Y  hbridgecontroller_0/un1_counter_2_0_I_44/B  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/un1_counter_2_0_I_4/B  hbridgecontroller_0/un1_counter_2_0_I_4/Y  hbridgecontroller_0/un1_counter_2_0_I_10/A  hbridgecontroller_0/un1_counter_2_0_I_10/Y  hbridgecontroller_0/un1_counter_2_0_I_13/A  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[6\]/CLK  hbridgecontroller_0/M1_duty\[6\]/Q  hbridgecontroller_0/un1_counter_1_0_I_53/A  hbridgecontroller_0/un1_counter_1_0_I_53/Y  hbridgecontroller_0/un1_counter_1_0_I_54/C  hbridgecontroller_0/un1_counter_1_0_I_54/Y  hbridgecontroller_0/un1_counter_1_0_I_61/A  hbridgecontroller_0/un1_counter_1_0_I_61/Y  hbridgecontroller_0/un1_counter_1_0_I_73/C  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[6\]/CLK  hbridgecontroller_0/M2_duty\[6\]/Q  hbridgecontroller_0/un1_counter_2_0_I_53/A  hbridgecontroller_0/un1_counter_2_0_I_53/Y  hbridgecontroller_0/un1_counter_2_0_I_54/C  hbridgecontroller_0/un1_counter_2_0_I_54/Y  hbridgecontroller_0/un1_counter_2_0_I_61/A  hbridgecontroller_0/un1_counter_2_0_I_61/Y  hbridgecontroller_0/un1_counter_2_0_I_73/C  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/un1_counter_1_0_I_7/B  hbridgecontroller_0/un1_counter_1_0_I_7/Y  hbridgecontroller_0/un1_counter_1_0_I_11/A  hbridgecontroller_0/un1_counter_1_0_I_11/Y  hbridgecontroller_0/un1_counter_1_0_I_13/B  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[4\]/CLK  hbridgecontroller_0/M1_duty\[4\]/Q  hbridgecontroller_0/un1_counter_1_0_I_65/A  hbridgecontroller_0/un1_counter_1_0_I_65/Y  hbridgecontroller_0/un1_counter_1_0_I_70/C  hbridgecontroller_0/un1_counter_1_0_I_70/Y  hbridgecontroller_0/un1_counter_1_0_I_72/B  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[4\]/CLK  hbridgecontroller_0/M2_duty\[4\]/Q  hbridgecontroller_0/un1_counter_2_0_I_65/A  hbridgecontroller_0/un1_counter_2_0_I_65/Y  hbridgecontroller_0/un1_counter_2_0_I_70/C  hbridgecontroller_0/un1_counter_2_0_I_70/Y  hbridgecontroller_0/un1_counter_2_0_I_72/B  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[5\]/CLK  hbridgecontroller_0/M1_duty\[5\]/Q  hbridgecontroller_0/un1_counter_1_0_I_48/B  hbridgecontroller_0/un1_counter_1_0_I_48/Y  hbridgecontroller_0/un1_counter_1_0_I_49/A  hbridgecontroller_0/un1_counter_1_0_I_49/Y  hbridgecontroller_0/un1_counter_1_0_I_50/B  hbridgecontroller_0/un1_counter_1_0_I_50/Y  hbridgecontroller_0/un1_counter_1_0_I_73/A  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[5\]/CLK  hbridgecontroller_0/M2_duty\[5\]/Q  hbridgecontroller_0/un1_counter_2_0_I_48/B  hbridgecontroller_0/un1_counter_2_0_I_48/Y  hbridgecontroller_0/un1_counter_2_0_I_49/A  hbridgecontroller_0/un1_counter_2_0_I_49/Y  hbridgecontroller_0/un1_counter_2_0_I_50/B  hbridgecontroller_0/un1_counter_2_0_I_50/Y  hbridgecontroller_0/un1_counter_2_0_I_73/A  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/un1_counter_2_0_I_1/B  hbridgecontroller_0/un1_counter_2_0_I_1/Y  hbridgecontroller_0/un1_counter_2_0_I_10/C  hbridgecontroller_0/un1_counter_2_0_I_10/Y  hbridgecontroller_0/un1_counter_2_0_I_13/A  hbridgecontroller_0/un1_counter_2_0_I_13/Y  hbridgecontroller_0/un1_counter_2_0_I_74/A  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/un1_counter_2_0_I_16/B  hbridgecontroller_0/un1_counter_2_0_I_16/Y  hbridgecontroller_0/un1_counter_2_0_I_21/A  hbridgecontroller_0/un1_counter_2_0_I_21/Y  hbridgecontroller_0/un1_counter_2_0_I_44/A  hbridgecontroller_0/un1_counter_2_0_I_44/Y  hbridgecontroller_0/un1_counter_2_0_I_74/C  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/M2_duty_RNIDQ0DJ5\[12\]/A  hbridgecontroller_0/M2_duty_RNIDQ0DJ5\[12\]/Y  hbridgecontroller_0/M2_duty_RNI5D2I59\[12\]/A  hbridgecontroller_0/M2_duty_RNI5D2I59\[12\]/Y  hbridgecontroller_0/M2_duty\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[12\]/CLK  hbridgecontroller_0/M2_duty\[12\]/Q  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/A  hbridgecontroller_0/M2_duty_RNIB9UJ\[12\]/Y  hbridgecontroller_0/M2_duty_RNIDQ0DJ5\[12\]/A  hbridgecontroller_0/M2_duty_RNIDQ0DJ5\[12\]/Y  hbridgecontroller_0/M2_duty_RNI5D2I59\[12\]/A  hbridgecontroller_0/M2_duty_RNI5D2I59\[12\]/Y  hbridgecontroller_0/M2_duty_0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/un1_counter_1_0_I_3/B  hbridgecontroller_0/un1_counter_1_0_I_3/Y  hbridgecontroller_0/un1_counter_1_0_I_10/B  hbridgecontroller_0/un1_counter_1_0_I_10/Y  hbridgecontroller_0/un1_counter_1_0_I_13/A  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/un1_counter_1_0_I_45/B  hbridgecontroller_0/un1_counter_1_0_I_45/Y  hbridgecontroller_0/un1_counter_1_0_I_50/A  hbridgecontroller_0/un1_counter_1_0_I_50/Y  hbridgecontroller_0/un1_counter_1_0_I_73/A  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/M2_duty_RNIEE7C95\[11\]/A  hbridgecontroller_0/M2_duty_RNIEE7C95\[11\]/Y  hbridgecontroller_0/M2_duty_RNI619HR8\[11\]/A  hbridgecontroller_0/M2_duty_RNI619HR8\[11\]/Y  hbridgecontroller_0/M2_duty\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[11\]/CLK  hbridgecontroller_0/M2_duty\[11\]/Q  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/A  hbridgecontroller_0/M2_duty_RNIA8UJ\[11\]/Y  hbridgecontroller_0/M2_duty_RNIEE7C95\[11\]/A  hbridgecontroller_0/M2_duty_RNIEE7C95\[11\]/Y  hbridgecontroller_0/M2_duty_RNI619HR8\[11\]/A  hbridgecontroller_0/M2_duty_RNI619HR8\[11\]/Y  hbridgecontroller_0/M2_duty_0\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/un1_counter_2_0_I_45/B  hbridgecontroller_0/un1_counter_2_0_I_45/Y  hbridgecontroller_0/un1_counter_2_0_I_50/A  hbridgecontroller_0/un1_counter_2_0_I_50/Y  hbridgecontroller_0/un1_counter_2_0_I_73/A  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/motor1_pwm_RNO_7/B  hbridgecontroller_0/motor1_pwm_RNO_7/Y  hbridgecontroller_0/motor1_pwm_RNO_3/C  hbridgecontroller_0/motor1_pwm_RNO_3/Y  hbridgecontroller_0/motor1_pwm_RNO_0/B  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/A  hbridgecontroller_0/M2_duty_RNI97UJ\[10\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[10\]/A  hbridgecontroller_0/M2_duty_RNO_0\[10\]/Y  hbridgecontroller_0/M2_duty_RNO\[10\]/A  hbridgecontroller_0/M2_duty_RNO\[10\]/Y  hbridgecontroller_0/M2_duty\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[17\]/CLK  hbridgecontroller_0/M1_duty\[17\]/Q  hbridgecontroller_0/un1_counter_1_0_I_1/B  hbridgecontroller_0/un1_counter_1_0_I_1/Y  hbridgecontroller_0/un1_counter_1_0_I_10/C  hbridgecontroller_0/un1_counter_1_0_I_10/Y  hbridgecontroller_0/un1_counter_1_0_I_13/A  hbridgecontroller_0/un1_counter_1_0_I_13/Y  hbridgecontroller_0/un1_counter_1_0_I_74/A  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/A  hbridgecontroller_0/M1_duty_RNID3QE\[15\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[15\]/A  hbridgecontroller_0/M1_duty_RNO_0\[15\]/Y  hbridgecontroller_0/M1_duty_RNO\[15\]/C  hbridgecontroller_0/M1_duty_RNO\[15\]/Y  hbridgecontroller_0/M1_duty\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[17\]/CLK  hbridgecontroller_0/M1_duty\[17\]/Q  hbridgecontroller_0/un1_counter_1_0_I_16/B  hbridgecontroller_0/un1_counter_1_0_I_16/Y  hbridgecontroller_0/un1_counter_1_0_I_21/A  hbridgecontroller_0/un1_counter_1_0_I_21/Y  hbridgecontroller_0/un1_counter_1_0_I_44/A  hbridgecontroller_0/un1_counter_1_0_I_44/Y  hbridgecontroller_0/un1_counter_1_0_I_74/C  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/motor2_pwm_RNO_7/B  hbridgecontroller_0/motor2_pwm_RNO_7/Y  hbridgecontroller_0/motor2_pwm_RNO_3/A  hbridgecontroller_0/motor2_pwm_RNO_3/Y  hbridgecontroller_0/motor2_pwm_RNO_0/B  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[9\]/CLK  hbridgecontroller_0/M2_duty\[9\]/Q  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/A  hbridgecontroller_0/M2_duty_RNI1OCG\[9\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[9\]/A  hbridgecontroller_0/M2_duty_RNO_0\[9\]/Y  hbridgecontroller_0/M2_duty_RNO\[9\]/A  hbridgecontroller_0/M2_duty_RNO\[9\]/Y  hbridgecontroller_0/M2_duty\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/motor1_pwm_RNO_7/A  hbridgecontroller_0/motor1_pwm_RNO_7/Y  hbridgecontroller_0/motor1_pwm_RNO_3/C  hbridgecontroller_0/motor1_pwm_RNO_3/Y  hbridgecontroller_0/motor1_pwm_RNO_0/B  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_19/A  hbridgecontroller_0/un2_counter_1_I_19/Y  hbridgecontroller_0/un2_counter_1_I_20/A  hbridgecontroller_0/un2_counter_1_I_20/Y  hbridgecontroller_0/counter\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/M2_duty_RNI27TN97\[13\]/A  hbridgecontroller_0/M2_duty_RNI27TN97\[13\]/Y  hbridgecontroller_0/M2_duty_RNIQPUSRA\[13\]/A  hbridgecontroller_0/M2_duty_RNIQPUSRA\[13\]/Y  hbridgecontroller_0/M2_duty\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/A  hbridgecontroller_0/M2_duty_RNICAUJ\[13\]/Y  hbridgecontroller_0/M2_duty_RNI27TN97\[13\]/A  hbridgecontroller_0/M2_duty_RNI27TN97\[13\]/Y  hbridgecontroller_0/M2_duty_RNIQPUSRA\[13\]/A  hbridgecontroller_0/M2_duty_RNIQPUSRA\[13\]/Y  hbridgecontroller_0/M2_duty_0\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[3\]/CLK  hbridgecontroller_0/M1_duty\[3\]/Q  hbridgecontroller_0/motor1_pwm_RNO_5/A  hbridgecontroller_0/motor1_pwm_RNO_5/Y  hbridgecontroller_0/motor1_pwm_RNO_2/B  hbridgecontroller_0/motor1_pwm_RNO_2/Y  hbridgecontroller_0/motor1_pwm_RNO_0/A  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[3\]/CLK  hbridgecontroller_0/M2_duty\[3\]/Q  hbridgecontroller_0/motor2_pwm_RNO_5/A  hbridgecontroller_0/motor2_pwm_RNO_5/Y  hbridgecontroller_0/motor2_pwm_RNO_2/B  hbridgecontroller_0/motor2_pwm_RNO_2/Y  hbridgecontroller_0/motor2_pwm_RNO_0/A  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNI982F\[12\]/B  hbridgecontroller_0/M1_duty_RNI982F\[12\]/Y  hbridgecontroller_0/motor1_pwm_RNO_0/C  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_11/B  hbridgecontroller_0/un2_counter_1_I_11/Y  hbridgecontroller_0/un2_counter_1_I_12/A  hbridgecontroller_0/un2_counter_1_I_12/Y  hbridgecontroller_0/counter\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[13\]/CLK  hbridgecontroller_0/M2_duty\[13\]/Q  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/B  hbridgecontroller_0/M2_duty_RNIBQAP\[12\]/Y  hbridgecontroller_0/motor2_pwm_RNO_0/C  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/M1_duty_RNI819KB7\[14\]/A  hbridgecontroller_0/M1_duty_RNI819KB7\[14\]/Y  hbridgecontroller_0/M1_duty_RNI817SSA\[14\]/C  hbridgecontroller_0/M1_duty_RNI817SSA\[14\]/Y  hbridgecontroller_0/M1_duty\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/M1_duty_RNI9BLL87\[13\]/A  hbridgecontroller_0/M1_duty_RNI9BLL87\[13\]/Y  hbridgecontroller_0/M1_duty_RNI9BJTPA\[13\]/C  hbridgecontroller_0/M1_duty_RNI9BJTPA\[13\]/Y  hbridgecontroller_0/M1_duty\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[14\]/CLK  hbridgecontroller_0/M1_duty\[14\]/Q  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/A  hbridgecontroller_0/M1_duty_RNIC2QE\[14\]/Y  hbridgecontroller_0/M1_duty_RNI819KB7\[14\]/A  hbridgecontroller_0/M1_duty_RNI819KB7\[14\]/Y  hbridgecontroller_0/M1_duty_RNI817SSA\[14\]/C  hbridgecontroller_0/M1_duty_RNI817SSA\[14\]/Y  hbridgecontroller_0/M1_duty_0\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[13\]/CLK  hbridgecontroller_0/M1_duty\[13\]/Q  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/A  hbridgecontroller_0/M1_duty_RNIB1QE\[13\]/Y  hbridgecontroller_0/M1_duty_RNI9BLL87\[13\]/A  hbridgecontroller_0/M1_duty_RNI9BLL87\[13\]/Y  hbridgecontroller_0/M1_duty_RNI9BJTPA\[13\]/C  hbridgecontroller_0/M1_duty_RNI9BJTPA\[13\]/Y  hbridgecontroller_0/M1_duty_0\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[11\]/CLK  hbridgecontroller_0/M1_duty\[11\]/Q  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/A  hbridgecontroller_0/M1_duty_RNI9VPE\[11\]/Y  hbridgecontroller_0/M1_duty_RNILIV985\[11\]/A  hbridgecontroller_0/M1_duty_RNILIV985\[11\]/Y  hbridgecontroller_0/M1_duty_RNILITHP8\[11\]/C  hbridgecontroller_0/M1_duty_RNILITHP8\[11\]/Y  hbridgecontroller_0/M1_duty\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/A  hbridgecontroller_0/M1_duty_RNI0GG7\[9\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[9\]/A  hbridgecontroller_0/M1_duty_RNO_0\[9\]/Y  hbridgecontroller_0/M1_duty_RNO\[9\]/C  hbridgecontroller_0/M1_duty_RNO\[9\]/Y  hbridgecontroller_0/M1_duty\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[10\]/CLK  hbridgecontroller_0/M2_duty\[10\]/Q  hbridgecontroller_0/motor2_pwm_RNO_3/B  hbridgecontroller_0/motor2_pwm_RNO_3/Y  hbridgecontroller_0/motor2_pwm_RNO_0/B  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_10/B  hbridgecontroller_0/un2_counter_1_I_10/Y  hbridgecontroller_0/un2_counter_1_I_13/A  hbridgecontroller_0/un2_counter_1_I_13/Y  hbridgecontroller_0/un2_counter_1_I_14/A  hbridgecontroller_0/un2_counter_1_I_14/Y  hbridgecontroller_0/counter\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[10\]/CLK  hbridgecontroller_0/M1_duty\[10\]/Q  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/A  hbridgecontroller_0/M1_duty_RNI8UPE\[10\]/Y  hbridgecontroller_0/M1_duty_RNI0753T3\[10\]/A  hbridgecontroller_0/M1_duty_RNI0753T3\[10\]/Y  hbridgecontroller_0/M1_duty_RNI073BE7\[10\]/C  hbridgecontroller_0/M1_duty_RNI073BE7\[10\]/Y  hbridgecontroller_0/M1_duty\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[4\]/CLK  hbridgecontroller_0/M1_duty\[4\]/Q  hbridgecontroller_0/motor1_pwm_RNO_5/C  hbridgecontroller_0/motor1_pwm_RNO_5/Y  hbridgecontroller_0/motor1_pwm_RNO_2/B  hbridgecontroller_0/motor1_pwm_RNO_2/Y  hbridgecontroller_0/motor1_pwm_RNO_0/A  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[4\]/CLK  hbridgecontroller_0/M2_duty\[4\]/Q  hbridgecontroller_0/motor2_pwm_RNO_5/C  hbridgecontroller_0/motor2_pwm_RNO_5/Y  hbridgecontroller_0/motor2_pwm_RNO_2/B  hbridgecontroller_0/motor2_pwm_RNO_2/Y  hbridgecontroller_0/motor2_pwm_RNO_0/A  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[4\]/CLK  hbridgecontroller_0/M1_duty\[4\]/Q  hbridgecontroller_0/un1_counter_1_0_I_69/B  hbridgecontroller_0/un1_counter_1_0_I_69/Y  hbridgecontroller_0/un1_counter_1_0_I_72/C  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[4\]/CLK  hbridgecontroller_0/M2_duty\[4\]/Q  hbridgecontroller_0/un1_counter_2_0_I_69/B  hbridgecontroller_0/un1_counter_2_0_I_69/Y  hbridgecontroller_0/un1_counter_2_0_I_72/C  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/A  hbridgecontroller_0/M1_duty_RNIVEG7\[8\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[8\]/A  hbridgecontroller_0/M1_duty_RNO_0\[8\]/Y  hbridgecontroller_0/M1_duty_RNO\[8\]/C  hbridgecontroller_0/M1_duty_RNO\[8\]/Y  hbridgecontroller_0/M1_duty\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[3\]/CLK  hbridgecontroller_0/M1_duty\[3\]/Q  hbridgecontroller_0/un1_counter_1_0_I_70/B  hbridgecontroller_0/un1_counter_1_0_I_70/Y  hbridgecontroller_0/un1_counter_1_0_I_72/B  hbridgecontroller_0/un1_counter_1_0_I_72/Y  hbridgecontroller_0/un1_counter_1_0_I_73/B  hbridgecontroller_0/un1_counter_1_0_I_73/Y  hbridgecontroller_0/un1_counter_1_0_I_74/B  hbridgecontroller_0/un1_counter_1_0_I_74/Y  hbridgecontroller_0/motor1_pwm_RNO/C  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[3\]/CLK  hbridgecontroller_0/M2_duty\[3\]/Q  hbridgecontroller_0/un1_counter_2_0_I_70/B  hbridgecontroller_0/un1_counter_2_0_I_70/Y  hbridgecontroller_0/un1_counter_2_0_I_72/B  hbridgecontroller_0/un1_counter_2_0_I_72/Y  hbridgecontroller_0/un1_counter_2_0_I_73/B  hbridgecontroller_0/un1_counter_2_0_I_73/Y  hbridgecontroller_0/un1_counter_2_0_I_74/B  hbridgecontroller_0/un1_counter_2_0_I_74/Y  hbridgecontroller_0/motor2_pwm_RNO/C  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/motor2_pwm_RNO_6/B  hbridgecontroller_0/motor2_pwm_RNO_6/Y  hbridgecontroller_0/motor2_pwm_RNO_2/C  hbridgecontroller_0/motor2_pwm_RNO_2/Y  hbridgecontroller_0/motor2_pwm_RNO_0/A  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[6\]/CLK  hbridgecontroller_0/M1_duty\[6\]/Q  hbridgecontroller_0/motor1_pwm_RNO_6/B  hbridgecontroller_0/motor1_pwm_RNO_6/Y  hbridgecontroller_0/motor1_pwm_RNO_2/C  hbridgecontroller_0/motor1_pwm_RNO_2/Y  hbridgecontroller_0/motor1_pwm_RNO_0/A  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/motor1_pwm_RNO_6/A  hbridgecontroller_0/motor1_pwm_RNO_6/Y  hbridgecontroller_0/motor1_pwm_RNO_2/C  hbridgecontroller_0/motor1_pwm_RNO_2/Y  hbridgecontroller_0/motor1_pwm_RNO_0/A  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[6\]/CLK  hbridgecontroller_0/M2_duty\[6\]/Q  hbridgecontroller_0/motor2_pwm_RNO_6/A  hbridgecontroller_0/motor2_pwm_RNO_6/Y  hbridgecontroller_0/motor2_pwm_RNO_2/C  hbridgecontroller_0/motor2_pwm_RNO_2/Y  hbridgecontroller_0/motor2_pwm_RNO_0/A  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/A  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/Y  hbridgecontroller_0/M1_duty_RNIKUOAI5\[12\]/A  hbridgecontroller_0/M1_duty_RNIKUOAI5\[12\]/Y  hbridgecontroller_0/M1_duty_RNIKUMI39\[12\]/C  hbridgecontroller_0/M1_duty_RNIKUMI39\[12\]/Y  hbridgecontroller_0/M1_duty\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[12\]/CLK  hbridgecontroller_0/M1_duty\[12\]/Q  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/A  hbridgecontroller_0/M1_duty_RNIA0QE\[12\]/Y  hbridgecontroller_0/M1_duty_RNIKUOAI5\[12\]/A  hbridgecontroller_0/M1_duty_RNIKUOAI5\[12\]/Y  hbridgecontroller_0/M1_duty_RNIKUMI39\[12\]/C  hbridgecontroller_0/M1_duty_RNIKUMI39\[12\]/Y  hbridgecontroller_0/M1_duty_0\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/A  hbridgecontroller_0/M1_duty_RNIE4QE\[16\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[16\]/A  hbridgecontroller_0/M1_duty_RNO_0\[16\]/Y  hbridgecontroller_0/M1_duty_RNO\[16\]/C  hbridgecontroller_0/M1_duty_RNO\[16\]/Y  hbridgecontroller_0/M1_duty\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/motor2_pwm_RNO_7/A  hbridgecontroller_0/motor2_pwm_RNO_7/Y  hbridgecontroller_0/motor2_pwm_RNO_3/A  hbridgecontroller_0/motor2_pwm_RNO_3/Y  hbridgecontroller_0/motor2_pwm_RNO_0/B  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/A  hbridgecontroller_0/M2_duty_RNIFDUJ\[16\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[16\]/A  hbridgecontroller_0/M2_duty_RNO_0\[16\]/Y  hbridgecontroller_0/M2_duty_RNO\[16\]/A  hbridgecontroller_0/M2_duty_RNO\[16\]/Y  hbridgecontroller_0/M2_duty\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[11\]/CLK  hbridgecontroller_0/M2_duty_0\[11\]/Q  hbridgecontroller_0/motor2_pwm_RNO_3/C  hbridgecontroller_0/motor2_pwm_RNO_3/Y  hbridgecontroller_0/motor2_pwm_RNO_0/B  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[8\]/CLK  hbridgecontroller_0/M2_duty\[8\]/Q  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/A  hbridgecontroller_0/M2_duty_RNI0NCG\[8\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[8\]/A  hbridgecontroller_0/M2_duty_RNO_0\[8\]/Y  hbridgecontroller_0/M2_duty_RNO\[8\]/A  hbridgecontroller_0/M2_duty_RNO\[8\]/Y  hbridgecontroller_0/M2_duty\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[9\]/CLK  hbridgecontroller_0/M1_duty\[9\]/Q  hbridgecontroller_0/motor1_pwm_RNO_3/A  hbridgecontroller_0/motor1_pwm_RNO_3/Y  hbridgecontroller_0/motor1_pwm_RNO_0/B  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/motor2_ctrl\[1\]/CLK  hbridgecontroller_0/motor2_ctrl\[1\]/Q  hbridgecontroller_0/motor2_ctrl_RNICORA\[1\]/B  hbridgecontroller_0/motor2_ctrl_RNICORA\[1\]/Y  hbridgecontroller_0/motor2_ctrl_RNIOSRD4\[1\]/C  hbridgecontroller_0/motor2_ctrl_RNIOSRD4\[1\]/Y  hbridgecontroller_0/motor1_ctrl_RNIFHR29\[1\]/C  hbridgecontroller_0/motor1_ctrl_RNIFHR29\[1\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[16\]/CLK  hbridgecontroller_0/M2_duty\[16\]/Q  hbridgecontroller_0/motor2_pwm_RNO_4/B  hbridgecontroller_0/motor2_pwm_RNO_4/Y  hbridgecontroller_0/motor2_pwm_RNO_1/A  hbridgecontroller_0/motor2_pwm_RNO_1/Y  hbridgecontroller_0/motor2_pwm_RNO/B  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/motor2_ctrl\[1\]/CLK  hbridgecontroller_0/motor2_ctrl\[1\]/Q  hbridgecontroller_0/motor2_ctrl_RNICORA\[1\]/B  hbridgecontroller_0/motor2_ctrl_RNICORA\[1\]/Y  hbridgecontroller_0/motor2_ctrl_RNIOSRD4\[1\]/C  hbridgecontroller_0/motor2_ctrl_RNIOSRD4\[1\]/Y  hbridgecontroller_0/motor1_ctrl_RNIFHR29\[1\]/C  hbridgecontroller_0/motor1_ctrl_RNIFHR29\[1\]/Y  hbridgecontroller_0/PRDATA_1_RNO_4\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_4\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/S  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[7\]/CLK  hbridgecontroller_0/M2_duty\[7\]/Q  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/A  hbridgecontroller_0/M2_duty_RNIVLCG\[7\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[7\]/A  hbridgecontroller_0/M2_duty_RNO_0\[7\]/Y  hbridgecontroller_0/M2_duty_RNO\[7\]/A  hbridgecontroller_0/M2_duty_RNO\[7\]/Y  hbridgecontroller_0/M2_duty\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[8\]/CLK  hbridgecontroller_0/M1_duty\[8\]/Q  hbridgecontroller_0/motor1_pwm_RNO_3/B  hbridgecontroller_0/motor1_pwm_RNO_3/Y  hbridgecontroller_0/motor1_pwm_RNO_0/B  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[17\]/CLK  hbridgecontroller_0/M1_duty\[17\]/Q  hbridgecontroller_0/M1_duty_RNIF5QE\[17\]/A  hbridgecontroller_0/M1_duty_RNIF5QE\[17\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[17\]/A  hbridgecontroller_0/M1_duty_RNO_0\[17\]/Y  hbridgecontroller_0/M1_duty_RNO\[17\]/C  hbridgecontroller_0/M1_duty_RNO\[17\]/Y  hbridgecontroller_0/M1_duty\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[7\]/CLK  hbridgecontroller_0/M1_duty\[7\]/Q  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/A  hbridgecontroller_0/M1_duty_RNIUDG7\[7\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[7\]/A  hbridgecontroller_0/M1_duty_RNO_0\[7\]/Y  hbridgecontroller_0/M1_duty_RNO\[7\]/C  hbridgecontroller_0/M1_duty_RNO\[7\]/Y  hbridgecontroller_0/M1_duty\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/M2_duty_RNIECUJ\[15\]/A  hbridgecontroller_0/M2_duty_RNIECUJ\[15\]/Y  hbridgecontroller_0/M2_duty_RNIMA1OD9\[15\]/A  hbridgecontroller_0/M2_duty_RNIMA1OD9\[15\]/Y  hbridgecontroller_0/M2_duty_RNIET2TVC\[15\]/A  hbridgecontroller_0/M2_duty_RNIET2TVC\[15\]/Y  hbridgecontroller_0/M2_duty\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[15\]/CLK  hbridgecontroller_0/M2_duty\[15\]/Q  hbridgecontroller_0/M2_duty_RNIECUJ\[15\]/A  hbridgecontroller_0/M2_duty_RNIECUJ\[15\]/Y  hbridgecontroller_0/M2_duty_RNIMA1OD9\[15\]/A  hbridgecontroller_0/M2_duty_RNIMA1OD9\[15\]/Y  hbridgecontroller_0/M2_duty_RNIET2TVC\[15\]/A  hbridgecontroller_0/M2_duty_RNIET2TVC\[15\]/Y  hbridgecontroller_0/M2_duty_0\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/motor2_ctrl\[0\]/CLK  hbridgecontroller_0/motor2_ctrl\[0\]/Q  hbridgecontroller_0/motor2_ctrl_RNI1VI64\[0\]/C  hbridgecontroller_0/motor2_ctrl_RNI1VI64\[0\]/Y  hbridgecontroller_0/motor1_ctrl_RNI1M9K8\[0\]/C  hbridgecontroller_0/motor1_ctrl_RNI1M9K8\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/M2_duty_RNIDBUJ\[14\]/A  hbridgecontroller_0/M2_duty_RNIDBUJ\[14\]/Y  hbridgecontroller_0/M2_duty_RNI1TGMC7\[14\]/A  hbridgecontroller_0/M2_duty_RNI1TGMC7\[14\]/Y  hbridgecontroller_0/M2_duty_RNIPFIRUA\[14\]/A  hbridgecontroller_0/M2_duty_RNIPFIRUA\[14\]/Y  hbridgecontroller_0/M2_duty\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/M2_duty_RNIDBUJ\[14\]/A  hbridgecontroller_0/M2_duty_RNIDBUJ\[14\]/Y  hbridgecontroller_0/M2_duty_RNI1TGMC7\[14\]/A  hbridgecontroller_0/M2_duty_RNI1TGMC7\[14\]/Y  hbridgecontroller_0/M2_duty_RNIPFIRUA\[14\]/A  hbridgecontroller_0/M2_duty_RNIPFIRUA\[14\]/Y  hbridgecontroller_0/M2_duty_0\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[5\]/CLK  hbridgecontroller_0/M1_duty\[5\]/Q  hbridgecontroller_0/motor1_pwm_RNO_2/A  hbridgecontroller_0/motor1_pwm_RNO_2/Y  hbridgecontroller_0/motor1_pwm_RNO_0/A  hbridgecontroller_0/motor1_pwm_RNO_0/Y  hbridgecontroller_0/motor1_pwm_RNO/A  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[5\]/CLK  hbridgecontroller_0/M2_duty\[5\]/Q  hbridgecontroller_0/motor2_pwm_RNO_2/A  hbridgecontroller_0/motor2_pwm_RNO_2/Y  hbridgecontroller_0/motor2_pwm_RNO_0/A  hbridgecontroller_0/motor2_pwm_RNO_0/Y  hbridgecontroller_0/motor2_pwm_RNO/A  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[16\]/CLK  hbridgecontroller_0/M1_duty\[16\]/Q  hbridgecontroller_0/motor1_pwm_RNO_4/B  hbridgecontroller_0/motor1_pwm_RNO_4/Y  hbridgecontroller_0/motor1_pwm_RNO_1/B  hbridgecontroller_0/motor1_pwm_RNO_1/Y  hbridgecontroller_0/motor1_pwm_RNO/B  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/M2_duty_RNIGEUJ\[17\]/A  hbridgecontroller_0/M2_duty_RNIGEUJ\[17\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[17\]/A  hbridgecontroller_0/M2_duty_RNO_0\[17\]/Y  hbridgecontroller_0/M2_duty_RNO\[17\]/A  hbridgecontroller_0/M2_duty_RNO\[17\]/Y  hbridgecontroller_0/M2_duty\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[17\]/CLK  hbridgecontroller_0/M2_duty\[17\]/Q  hbridgecontroller_0/motor2_pwm_RNO_4/A  hbridgecontroller_0/motor2_pwm_RNO_4/Y  hbridgecontroller_0/motor2_pwm_RNO_1/A  hbridgecontroller_0/motor2_pwm_RNO_1/Y  hbridgecontroller_0/motor2_pwm_RNO/B  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[17\]/CLK  hbridgecontroller_0/M1_duty\[17\]/Q  hbridgecontroller_0/motor1_pwm_RNO_4/A  hbridgecontroller_0/motor1_pwm_RNO_4/Y  hbridgecontroller_0/motor1_pwm_RNO_1/B  hbridgecontroller_0/motor1_pwm_RNO_1/Y  hbridgecontroller_0/motor1_pwm_RNO/B  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[15\]/CLK  hbridgecontroller_0/M1_duty\[15\]/Q  hbridgecontroller_0/motor1_pwm_RNO_1/A  hbridgecontroller_0/motor1_pwm_RNO_1/Y  hbridgecontroller_0/motor1_pwm_RNO/B  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty_0\[15\]/CLK  hbridgecontroller_0/M2_duty_0\[15\]/Q  hbridgecontroller_0/motor2_pwm_RNO_1/B  hbridgecontroller_0/motor2_pwm_RNO_1/Y  hbridgecontroller_0/motor2_pwm_RNO/B  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty_0\[14\]/CLK  hbridgecontroller_0/M1_duty_0\[14\]/Q  hbridgecontroller_0/motor1_pwm_RNO_1/C  hbridgecontroller_0/motor1_pwm_RNO_1/Y  hbridgecontroller_0/motor1_pwm_RNO/B  hbridgecontroller_0/motor1_pwm_RNO/Y  hbridgecontroller_0/motor1_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[14\]/CLK  hbridgecontroller_0/M2_duty\[14\]/Q  hbridgecontroller_0/motor2_pwm_RNO_1/C  hbridgecontroller_0/motor2_pwm_RNO_1/Y  hbridgecontroller_0/motor2_pwm_RNO/B  hbridgecontroller_0/motor2_pwm_RNO/Y  hbridgecontroller_0/motor2_pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/motor1_ctrl\[1\]/CLK  hbridgecontroller_0/motor1_ctrl\[1\]/Q  hbridgecontroller_0/motor1_ctrl_RNIBGVH\[1\]/B  hbridgecontroller_0/motor1_ctrl_RNIBGVH\[1\]/Y  hbridgecontroller_0/motor1_ctrl_RNIFHR29\[1\]/A  hbridgecontroller_0/motor1_ctrl_RNIFHR29\[1\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[6\]/CLK  hbridgecontroller_0/M1_duty\[6\]/Q  hbridgecontroller_0/M1_duty_RNITCG7\[6\]/A  hbridgecontroller_0/M1_duty_RNITCG7\[6\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[6\]/A  hbridgecontroller_0/M1_duty_RNO_0\[6\]/Y  hbridgecontroller_0/M1_duty_RNO\[6\]/C  hbridgecontroller_0/M1_duty_RNO\[6\]/Y  hbridgecontroller_0/M1_duty\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/motor2_ctrl\[0\]/CLK  hbridgecontroller_0/motor2_ctrl\[0\]/Q  hbridgecontroller_0/motor2_ctrl_RNI1VI64\[0\]/C  hbridgecontroller_0/motor2_ctrl_RNI1VI64\[0\]/Y  hbridgecontroller_0/motor1_ctrl_RNI1M9K8\[0\]/C  hbridgecontroller_0/motor1_ctrl_RNI1M9K8\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_4\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_4\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/S  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[6\]/CLK  hbridgecontroller_0/M2_duty\[6\]/Q  hbridgecontroller_0/M2_duty_RNIUKCG\[6\]/A  hbridgecontroller_0/M2_duty_RNIUKCG\[6\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[6\]/A  hbridgecontroller_0/M2_duty_RNO_0\[6\]/Y  hbridgecontroller_0/M2_duty_RNO\[6\]/A  hbridgecontroller_0/M2_duty_RNO\[6\]/Y  hbridgecontroller_0/M2_duty\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[2\]/CLK  hbridgecontroller_0/M2_duty\[2\]/Q  hbridgecontroller_0/M2_duty_RNO_1\[2\]/A  hbridgecontroller_0/M2_duty_RNO_1\[2\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[2\]/A  hbridgecontroller_0/M2_duty_RNO_0\[2\]/Y  hbridgecontroller_0/M2_duty_RNO\[2\]/A  hbridgecontroller_0/M2_duty_RNO\[2\]/Y  hbridgecontroller_0/M2_duty\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_8/B  hbridgecontroller_0/un2_counter_1_I_8/Y  hbridgecontroller_0/un2_counter_1_I_9/A  hbridgecontroller_0/un2_counter_1_I_9/Y  hbridgecontroller_0/counter\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[0\]/CLK  hbridgecontroller_0/counter\[0\]/Q  hbridgecontroller_0/un2_counter_1_I_6/B  hbridgecontroller_0/un2_counter_1_I_6/Y  hbridgecontroller_0/un2_counter_1_I_7/A  hbridgecontroller_0/un2_counter_1_I_7/Y  hbridgecontroller_0/counter\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/motor1_ctrl\[0\]/CLK  hbridgecontroller_0/motor1_ctrl\[0\]/Q  hbridgecontroller_0/motor1_ctrl_RNI1M9K8\[0\]/A  hbridgecontroller_0/motor1_ctrl_RNI1M9K8\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/C  hbridgecontroller_0/PRDATA_1_RNO_6\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/B  hbridgecontroller_0/PRDATA_1_RNO_1\[0\]/Y  hbridgecontroller_0/PRDATA_1_RNO\[0\]/A  hbridgecontroller_0/PRDATA_1_RNO\[0\]/Y  hbridgecontroller_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[1\]/CLK  hbridgecontroller_0/M2_duty\[1\]/Q  hbridgecontroller_0/M2_duty_RNO_1\[1\]/A  hbridgecontroller_0/M2_duty_RNO_1\[1\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[1\]/A  hbridgecontroller_0/M2_duty_RNO_0\[1\]/Y  hbridgecontroller_0/M2_duty_RNO\[1\]/A  hbridgecontroller_0/M2_duty_RNO\[1\]/Y  hbridgecontroller_0/M2_duty\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[5\]/CLK  hbridgecontroller_0/M2_duty\[5\]/Q  hbridgecontroller_0/M2_duty_RNO_1\[5\]/A  hbridgecontroller_0/M2_duty_RNO_1\[5\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[5\]/A  hbridgecontroller_0/M2_duty_RNO_0\[5\]/Y  hbridgecontroller_0/M2_duty_RNO\[5\]/A  hbridgecontroller_0/M2_duty_RNO\[5\]/Y  hbridgecontroller_0/M2_duty\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[3\]/CLK  hbridgecontroller_0/M2_duty\[3\]/Q  hbridgecontroller_0/M2_duty_RNO_1\[3\]/A  hbridgecontroller_0/M2_duty_RNO_1\[3\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[3\]/A  hbridgecontroller_0/M2_duty_RNO_0\[3\]/Y  hbridgecontroller_0/M2_duty_RNO\[3\]/A  hbridgecontroller_0/M2_duty_RNO\[3\]/Y  hbridgecontroller_0/M2_duty\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[4\]/CLK  hbridgecontroller_0/M2_duty\[4\]/Q  hbridgecontroller_0/M2_duty_RNO_1\[4\]/A  hbridgecontroller_0/M2_duty_RNO_1\[4\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[4\]/A  hbridgecontroller_0/M2_duty_RNO_0\[4\]/Y  hbridgecontroller_0/M2_duty_RNO\[4\]/A  hbridgecontroller_0/M2_duty_RNO\[4\]/Y  hbridgecontroller_0/M2_duty\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[2\]/CLK  hbridgecontroller_0/M1_duty\[2\]/Q  hbridgecontroller_0/M1_duty_RNO_1\[2\]/A  hbridgecontroller_0/M1_duty_RNO_1\[2\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[2\]/A  hbridgecontroller_0/M1_duty_RNO_0\[2\]/Y  hbridgecontroller_0/M1_duty_RNO\[2\]/C  hbridgecontroller_0/M1_duty_RNO\[2\]/Y  hbridgecontroller_0/M1_duty\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[1\]/CLK  hbridgecontroller_0/M1_duty\[1\]/Q  hbridgecontroller_0/M1_duty_RNO_1\[1\]/A  hbridgecontroller_0/M1_duty_RNO_1\[1\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[1\]/A  hbridgecontroller_0/M1_duty_RNO_0\[1\]/Y  hbridgecontroller_0/M1_duty_RNO\[1\]/C  hbridgecontroller_0/M1_duty_RNO\[1\]/Y  hbridgecontroller_0/M1_duty\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[5\]/CLK  hbridgecontroller_0/M1_duty\[5\]/Q  hbridgecontroller_0/M1_duty_RNO_1\[5\]/A  hbridgecontroller_0/M1_duty_RNO_1\[5\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[5\]/A  hbridgecontroller_0/M1_duty_RNO_0\[5\]/Y  hbridgecontroller_0/M1_duty_RNO\[5\]/C  hbridgecontroller_0/M1_duty_RNO\[5\]/Y  hbridgecontroller_0/M1_duty\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[3\]/CLK  hbridgecontroller_0/M1_duty\[3\]/Q  hbridgecontroller_0/M1_duty_RNO_1\[3\]/A  hbridgecontroller_0/M1_duty_RNO_1\[3\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[3\]/A  hbridgecontroller_0/M1_duty_RNO_0\[3\]/Y  hbridgecontroller_0/M1_duty_RNO\[3\]/C  hbridgecontroller_0/M1_duty_RNO\[3\]/Y  hbridgecontroller_0/M1_duty\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[4\]/CLK  hbridgecontroller_0/M1_duty\[4\]/Q  hbridgecontroller_0/M1_duty_RNO_1\[4\]/A  hbridgecontroller_0/M1_duty_RNO_1\[4\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[4\]/A  hbridgecontroller_0/M1_duty_RNO_0\[4\]/Y  hbridgecontroller_0/M1_duty_RNO\[4\]/C  hbridgecontroller_0/M1_duty_RNO\[4\]/Y  hbridgecontroller_0/M1_duty\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/counter\[1\]/CLK  hbridgecontroller_0/counter\[1\]/Q  hbridgecontroller_0/un2_counter_1_I_5/B  hbridgecontroller_0/un2_counter_1_I_5/Y  hbridgecontroller_0/counter\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M2_duty\[0\]/CLK  hbridgecontroller_0/M2_duty\[0\]/Q  hbridgecontroller_0/M2_duty_RNO_1\[0\]/A  hbridgecontroller_0/M2_duty_RNO_1\[0\]/Y  hbridgecontroller_0/M2_duty_RNO_0\[0\]/A  hbridgecontroller_0/M2_duty_RNO_0\[0\]/Y  hbridgecontroller_0/M2_duty_RNO\[0\]/A  hbridgecontroller_0/M2_duty_RNO\[0\]/Y  hbridgecontroller_0/M2_duty\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/M1_duty\[0\]/CLK  hbridgecontroller_0/M1_duty\[0\]/Q  hbridgecontroller_0/M1_duty_RNO_1\[0\]/A  hbridgecontroller_0/M1_duty_RNO_1\[0\]/Y  hbridgecontroller_0/M1_duty_RNO_0\[0\]/A  hbridgecontroller_0/M1_duty_RNO_0\[0\]/Y  hbridgecontroller_0/M1_duty_RNO\[0\]/C  hbridgecontroller_0/M1_duty_RNO\[0\]/Y  hbridgecontroller_0/M1_duty\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT hbridgecontroller_0/motor2_ctrl\[1\]/CLK  hbridgecontroller_0/motor2_ctrl\[1\]/Q  motor2_ctrl_pad\[1\]/D  motor2_ctrl_pad\[1\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT hbridgecontroller_0/motor2_ctrl\[0\]/CLK  hbridgecontroller_0/motor2_ctrl\[0\]/Q  motor2_ctrl_pad\[0\]/D  motor2_ctrl_pad\[0\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT hbridgecontroller_0/motor1_ctrl\[1\]/CLK  hbridgecontroller_0/motor1_ctrl\[1\]/Q  motor1_ctrl_pad\[1\]/D  motor1_ctrl_pad\[1\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT hbridgecontroller_0/motor1_ctrl\[0\]/CLK  hbridgecontroller_0/motor1_ctrl\[0\]/Q  motor1_ctrl_pad\[0\]/D  motor1_ctrl_pad\[0\]/PAD  	(10.0:10.0:10.0) )

  )
)
)
