INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Lab2/basic/basic.srcs/sources_1/imports/Lab2/Lab2_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Lab2/basic/basic.srcs/sources_1/imports/Lab2/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Lab2/basic/basic.srcs/sources_1/imports/Lab2/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-311] analyzing module AND4_w_NAND
INFO: [VRFC 10-311] analyzing module OR4_w_NAND
INFO: [VRFC 10-311] analyzing module OR8_w_NAND
INFO: [VRFC 10-311] analyzing module NOT_w_NAND
INFO: [VRFC 10-311] analyzing module AND_w_NAND
INFO: [VRFC 10-311] analyzing module OR_w_NAND
INFO: [VRFC 10-311] analyzing module NOR_w_NAND
INFO: [VRFC 10-311] analyzing module XOR_w_NAND
INFO: [VRFC 10-311] analyzing module XNOR_w_NAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Lab2/basic/basic.srcs/sources_1/imports/Lab2/Adders_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adders_t
