{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574990344087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574990344087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 09:19:03 2019 " "Processing started: Fri Nov 29 09:19:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574990344087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574990344087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp10 -c exp10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp10 -c exp10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574990344087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574990344285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp7.v 1 1 " "Found 1 design units, including 1 entities, in source file exp7.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp7 " "Found entity 1: exp7" {  } { { "exp7.v" "" { Text "D:/quartus II/e10/exp7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574990344317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574990344317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8bit_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file _8bit_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8bit_scan " "Found entity 1: _8bit_scan" {  } { { "_8bit_scan.v" "" { Text "D:/quartus II/e10/_8bit_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574990344319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574990344319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nambscld.v 1 1 " "Found 1 design units, including 1 entities, in source file nambscld.v" { { "Info" "ISGN_ENTITY_NAME" "1 nambscld " "Found entity 1: nambscld" {  } { { "nambscld.v" "" { Text "D:/quartus II/e10/nambscld.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574990344322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574990344322 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "experimentIII.v(7) " "Verilog HDL information at experimentIII.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "experimentIII.v" "" { Text "D:/quartus II/e10/experimentIII.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1574990344323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experimentiii.v 1 1 " "Found 1 design units, including 1 entities, in source file experimentiii.v" { { "Info" "ISGN_ENTITY_NAME" "1 experimentIII " "Found entity 1: experimentIII" {  } { { "experimentIII.v" "" { Text "D:/quartus II/e10/experimentIII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574990344323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574990344323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8.v 1 1 " "Found 1 design units, including 1 entities, in source file exp8.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp8 " "Found entity 1: exp8" {  } { { "exp8.v" "" { Text "D:/quartus II/e10/exp8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574990344325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574990344325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan.v 1 1 " "Found 1 design units, including 1 entities, in source file scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan " "Found entity 1: scan" {  } { { "scan.v" "" { Text "D:/quartus II/e10/scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574990344326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574990344326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan2.v 1 1 " "Found 1 design units, including 1 entities, in source file scan2.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2 " "Found entity 1: scan2" {  } { { "scan2.v" "" { Text "D:/quartus II/e10/scan2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574990344328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574990344328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp10.v 1 1 " "Found 1 design units, including 1 entities, in source file exp10.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp10 " "Found entity 1: exp10" {  } { { "exp10.v" "" { Text "D:/quartus II/e10/exp10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574990344330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574990344330 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_8bit_scan.v(5) " "Verilog HDL Instantiation warning at _8bit_scan.v(5): instance has no name" {  } { { "_8bit_scan.v" "" { Text "D:/quartus II/e10/_8bit_scan.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1574990344331 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "_8bit_scan.v(6) " "Verilog HDL Instantiation warning at _8bit_scan.v(6): instance has no name" {  } { { "_8bit_scan.v" "" { Text "D:/quartus II/e10/_8bit_scan.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1574990344331 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "scan.v(20) " "Verilog HDL Instantiation warning at scan.v(20): instance has no name" {  } { { "scan.v" "" { Text "D:/quartus II/e10/scan.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1574990344332 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exp10.v(8) " "Verilog HDL Instantiation warning at exp10.v(8): instance has no name" {  } { { "exp10.v" "" { Text "D:/quartus II/e10/exp10.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1574990344332 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exp10.v(9) " "Verilog HDL Instantiation warning at exp10.v(9): instance has no name" {  } { { "exp10.v" "" { Text "D:/quartus II/e10/exp10.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1574990344332 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exp10.v(10) " "Verilog HDL Instantiation warning at exp10.v(10): instance has no name" {  } { { "exp10.v" "" { Text "D:/quartus II/e10/exp10.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1574990344332 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exp10.v(11) " "Verilog HDL Instantiation warning at exp10.v(11): instance has no name" {  } { { "exp10.v" "" { Text "D:/quartus II/e10/exp10.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1574990344332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp10 " "Elaborating entity \"exp10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574990344351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nambscld nambscld:comb_3 " "Elaborating entity \"nambscld\" for hierarchy \"nambscld:comb_3\"" {  } { { "exp10.v" "comb_3" { Text "D:/quartus II/e10/exp10.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574990344364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan2 scan2:comb_4 " "Elaborating entity \"scan2\" for hierarchy \"scan2:comb_4\"" {  } { { "exp10.v" "comb_4" { Text "D:/quartus II/e10/exp10.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574990344365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp7 exp7:comb_5 " "Elaborating entity \"exp7\" for hierarchy \"exp7:comb_5\"" {  } { { "exp10.v" "comb_5" { Text "D:/quartus II/e10/exp10.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574990344367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experimentIII experimentIII:comb_6 " "Elaborating entity \"experimentIII\" for hierarchy \"experimentIII:comb_6\"" {  } { { "exp10.v" "comb_6" { Text "D:/quartus II/e10/exp10.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574990344369 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 experimentIII.v(58) " "Verilog HDL Always Construct warning at experimentIII.v(58): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experimentIII.v" "" { Text "D:/quartus II/e10/experimentIII.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574990344369 "|experimentIII"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 experimentIII.v(59) " "Verilog HDL Always Construct warning at experimentIII.v(59): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experimentIII.v" "" { Text "D:/quartus II/e10/experimentIII.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574990344370 "|experimentIII"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 experimentIII.v(60) " "Verilog HDL Always Construct warning at experimentIII.v(60): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experimentIII.v" "" { Text "D:/quartus II/e10/experimentIII.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574990344370 "|experimentIII"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 experimentIII.v(61) " "Verilog HDL Always Construct warning at experimentIII.v(61): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experimentIII.v" "" { Text "D:/quartus II/e10/experimentIII.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574990344370 "|experimentIII"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in7 experimentIII.v(62) " "Verilog HDL Always Construct warning at experimentIII.v(62): variable \"in7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experimentIII.v" "" { Text "D:/quartus II/e10/experimentIII.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574990344370 "|experimentIII"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in8 experimentIII.v(63) " "Verilog HDL Always Construct warning at experimentIII.v(63): variable \"in8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experimentIII.v" "" { Text "D:/quartus II/e10/experimentIII.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574990344370 "|experimentIII"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574990344800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus II/e10/output_files/exp10.map.smsg " "Generated suppressed messages file D:/quartus II/e10/output_files/exp10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1574990344980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574990345059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574990345059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_freq " "No output dependent on input pin \"rst_freq\"" {  } { { "exp10.v" "" { Text "D:/quartus II/e10/exp10.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574990345101 "|exp10|rst_freq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574990345101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574990345101 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574990345101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574990345101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574990345101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574990345130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 09:19:05 2019 " "Processing ended: Fri Nov 29 09:19:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574990345130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574990345130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574990345130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574990345130 ""}
