

================================================================
== Vitis HLS Report for 'horn_schunck_hls'
================================================================
* Date:           Thu Dec 18 14:23:42 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        horn_schunck_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.518 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1813521|  1813521|  46.277 ms|  46.277 ms|  1813522|  1813522|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |        Type       |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100  |horn_schunck_hls_Pipeline_VITIS_LOOP_13_3  |     2921|     2921|  74.538 us|  74.538 us|    0|    0|  loop pipeline stp|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1   |  1813520|  1813520|    181352|          -|          -|    10|        no|
        | + VITIS_LOOP_12_2  |   181350|   181350|      2925|          -|          -|    62|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 7 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../hsl/src/horn_schunck_hsl.cpp:3]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Ix, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Ix"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Iy, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Iy"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %It, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %It"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %u, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %u"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %v"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.02ns)   --->   "%store_ln11 = store i4 0, i4 %iter" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 19 'store' 'store_ln11' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 20 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%iter_1 = load i4 %iter" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 21 'load' 'iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.32ns)   --->   "%icmp_ln11 = icmp_eq  i4 %iter_1, i4 10" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 22 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.32> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.32ns)   --->   "%iter_2 = add i4 %iter_1, i4 1" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 23 'add' 'iter_2' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_12_2.split, void %for.end118" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 24 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 26 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.02ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 27 'br' 'br_ln12' <Predicate = (!icmp_ln11)> <Delay = 1.02>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [../hsl/src/horn_schunck_hsl.cpp:42]   --->   Operation 28 'ret' 'ret_ln42' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i6 1, void %VITIS_LOOP_12_2.split, i6 %add_ln21, void %VITIS_LOOP_13_3.split" [../hsl/src/horn_schunck_hsl.cpp:21]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.35ns)   --->   "%icmp_ln12 = icmp_eq  i6 %i, i6 63" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 30 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_13_3.split, void %for.inc116" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 31 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i, i6 0" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i12 %tmp" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 33 'zext' 'zext_ln32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i16 %u, i64 0, i64 %zext_ln32" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 34 'getelementptr' 'u_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln32" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 35 'getelementptr' 'v_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.00ns)   --->   "%v_load = load i12 %v_addr" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 36 'load' 'v_load' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%u_load = load i12 %u_addr" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 37 'load' 'u_load' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 38 [1/1] (1.02ns)   --->   "%store_ln11 = store i4 %iter_2, i4 %iter" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 38 'store' 'store_ln11' <Predicate = (icmp_ln12)> <Delay = 1.02>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 39 'br' 'br_ln11' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [1/2] ( I:0.00ns O:0.00ns )   --->   "%v_load = load i12 %v_addr" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 40 'load' 'v_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 41 [1/2] ( I:0.00ns O:0.00ns )   --->   "%u_load = load i12 %u_addr" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 41 'load' 'u_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 2.38>
ST_5 : Operation 42 [1/1] (1.35ns)   --->   "%add_ln20 = add i6 %i, i6 63" [../hsl/src/horn_schunck_hsl.cpp:20]   --->   Operation 42 'add' 'add_ln20' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.35ns)   --->   "%add_ln21 = add i6 %i, i6 1" [../hsl/src/horn_schunck_hsl.cpp:21]   --->   Operation 43 'add' 'add_ln21' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [2/2] (1.02ns)   --->   "%call_ln32 = call void @horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, i16 %u_load, i16 %v_load, i6 %i, i16 %Ix, i16 %Iy, i16 %It, i6 %add_ln20, i16 %u, i6 %add_ln21, i16 %v" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 44 'call' 'call_ln32' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 62, i64 62, i64 62" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 46 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln32 = call void @horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, i16 %u_load, i16 %v_load, i6 %i, i16 %Ix, i16 %Iy, i16 %It, i6 %add_ln20, i16 %u, i6 %add_ln21, i16 %v" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 47 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 48 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Ix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Iy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ It]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iter                   (alloca           ) [ 0111111]
spectopmodule_ln3      (spectopmodule    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
store_ln11             (store            ) [ 0000000]
br_ln11                (br               ) [ 0000000]
iter_1                 (load             ) [ 0000000]
icmp_ln11              (icmp             ) [ 0011111]
iter_2                 (add              ) [ 0001111]
br_ln11                (br               ) [ 0000000]
speclooptripcount_ln11 (speclooptripcount) [ 0000000]
specloopname_ln11      (specloopname     ) [ 0000000]
br_ln12                (br               ) [ 0011111]
ret_ln42               (ret              ) [ 0000000]
i                      (phi              ) [ 0001111]
icmp_ln12              (icmp             ) [ 0011111]
br_ln12                (br               ) [ 0000000]
tmp                    (bitconcatenate   ) [ 0000000]
zext_ln32              (zext             ) [ 0000000]
u_addr                 (getelementptr    ) [ 0000100]
v_addr                 (getelementptr    ) [ 0000100]
store_ln11             (store            ) [ 0000000]
br_ln11                (br               ) [ 0000000]
v_load                 (load             ) [ 0000011]
u_load                 (load             ) [ 0000011]
add_ln20               (add              ) [ 0000001]
add_ln21               (add              ) [ 0011001]
speclooptripcount_ln12 (speclooptripcount) [ 0000000]
specloopname_ln12      (specloopname     ) [ 0000000]
call_ln32              (call             ) [ 0000000]
br_ln12                (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Ix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Iy">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="It">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="It"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="u">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="horn_schunck_hls_Pipeline_VITIS_LOOP_13_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="iter_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="u_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="0"/>
<pin id="66" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="v_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/3 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="1"/>
<pin id="90" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="6" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="1"/>
<pin id="103" dir="0" index="2" bw="16" slack="1"/>
<pin id="104" dir="0" index="3" bw="6" slack="2"/>
<pin id="105" dir="0" index="4" bw="16" slack="0"/>
<pin id="106" dir="0" index="5" bw="16" slack="0"/>
<pin id="107" dir="0" index="6" bw="16" slack="0"/>
<pin id="108" dir="0" index="7" bw="6" slack="0"/>
<pin id="109" dir="0" index="8" bw="16" slack="0"/>
<pin id="110" dir="0" index="9" bw="6" slack="0"/>
<pin id="111" dir="0" index="10" bw="16" slack="0"/>
<pin id="112" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln11_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="iter_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="1"/>
<pin id="127" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln11_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="iter_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln12_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln32_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln11_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="0" index="1" bw="4" slack="2"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln20_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="2"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln21_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="2"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="iter_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="188" class="1005" name="iter_2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="iter_2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="u_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="1"/>
<pin id="198" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="u_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="v_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="1"/>
<pin id="203" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="v_load_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="1"/>
<pin id="208" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="211" class="1005" name="u_load_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="1"/>
<pin id="213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="u_load "/>
</bind>
</comp>

<comp id="216" class="1005" name="add_ln20_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="1"/>
<pin id="218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="221" class="1005" name="add_ln21_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="1"/>
<pin id="223" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="50" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="62" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="114"><net_src comp="88" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="100" pin=10"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="92" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="92" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="168"><net_src comp="88" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="2"/><net_sink comp="100" pin=7"/></net>

<net id="175"><net_src comp="88" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="171" pin="2"/><net_sink comp="100" pin=9"/></net>

<net id="181"><net_src comp="58" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="191"><net_src comp="134" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="199"><net_src comp="62" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="204"><net_src comp="69" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="209"><net_src comp="76" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="214"><net_src comp="82" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="219"><net_src comp="164" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="100" pin=7"/></net>

<net id="224"><net_src comp="171" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="100" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u | {5 6 }
	Port: v | {5 6 }
 - Input state : 
	Port: horn_schunck_hls : Ix | {5 6 }
	Port: horn_schunck_hls : Iy | {5 6 }
	Port: horn_schunck_hls : It | {5 6 }
	Port: horn_schunck_hls : u | {3 4 5 6 }
	Port: horn_schunck_hls : v | {3 4 5 6 }
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		icmp_ln11 : 1
		iter_2 : 1
		br_ln11 : 2
	State 3
		icmp_ln12 : 1
		br_ln12 : 2
		tmp : 1
		zext_ln32 : 2
		u_addr : 3
		v_addr : 3
		v_load : 4
		u_load : 4
	State 4
	State 5
		call_ln32 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100 |    6    | 15.5635 |   9093  |   6861  |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                     iter_2_fu_134                    |    0    |    0    |    0    |    13   |
|    add   |                    add_ln20_fu_164                   |    0    |    0    |    0    |    14   |
|          |                    add_ln21_fu_171                   |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                   icmp_ln11_fu_128                   |    0    |    0    |    0    |    13   |
|          |                   icmp_ln12_fu_140                   |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                      tmp_fu_146                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln32_fu_154                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    6    | 15.5635 |   9093  |   6929  |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|add_ln20_reg_216|    6   |
|add_ln21_reg_221|    6   |
|    i_reg_88    |    6   |
| iter_2_reg_188 |    4   |
|  iter_reg_178  |    4   |
| u_addr_reg_196 |   12   |
| u_load_reg_211 |   16   |
| v_addr_reg_201 |   12   |
| v_load_reg_206 |   16   |
+----------------+--------+
|      Total     |   82   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   grp_access_fu_76                   |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|                   grp_access_fu_82                   |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|                       i_reg_88                       |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100 |  p7  |   2  |   6  |   12   ||    0    ||    9    |
| grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100 |  p9  |   2  |   6  |   12   ||    0    ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Total                        |      |      |      |   84   ||  5.145  ||    0    ||    45   |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |   15   |  9093  |  6929  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   45   |
|  Register |    -   |    -   |   82   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   20   |  9175  |  6974  |
+-----------+--------+--------+--------+--------+
