Record=SheetSymbol|SourceDocument=FPGA_51_Wave_Player.SchDoc|Designator=S1|SchDesignator=S1|FileName=CPU_51.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_51_Wave_Player.SchDoc|Designator=S2|SchDesignator=S2|FileName=DeltaSigma12.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_51_Wave_Player.SchDoc|Designator=S3|SchDesignator=S3|FileName=DeltaSigma12.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_51_Wave_Player.SchDoc|Designator=U_div1p5|SchDesignator=U_div1p5|FileName=div1p5.vhd
Record=SheetSymbol|SourceDocument=FPGA_51_Wave_Player.SchDoc|Designator=V1|SchDesignator=V1|FileName=SFR_EXPANDER.Vhd
Record=SheetSymbol|SourceDocument=FPGA_51_Wave_Player.SchDoc|Designator=V2|SchDesignator=V2|FileName=BarGraph.Vhd
Record=SheetSymbol|SourceDocument=FPGA_51_Wave_Player.SchDoc|Designator=V3|SchDesignator=V3|FileName=SRAM_INT.Vhd
Record=SubProject|ProjectPath=MCU_Wave_Player\MCU_Wave_Player.PrjEmb
Record=TopLevelDocument|FileName=FPGA_51_Wave_Player.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=CPU_51.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=MCU_Wave_Player\MCU_Wave_Player.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=ELMHPOOX|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[64k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[64k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=CPU_51.SchDoc|LibraryReference=RAMS_8x16K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=OGQJYQPN|Description=Single Port RAM|Comment=RAMS_8x16K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x16K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=16384|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=CPU_51.SchDoc|LibraryReference=RAMS_8x16K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=OGQJYQPN|SubPartDocPath1=CPU_51.SchDoc|Comment=RAMS_8x16K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x16K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=16384|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=CPU_51.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=MCU_Wave_Player\MCU_Wave_Player.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=ELMHPOOX|SubPartDocPath1=CPU_51.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[64k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[64k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone12_EB2|DeviceName=EP1C12F324C6
Record=Configuration|Name=Spartan3_400_EB1|DeviceName=XC3S400-4FG456C
Record=Configuration|Name=Spartan3_1000_EB1|DeviceName=XC3S1000-4FG456C
