//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Sun Apr 27 12:00:02 2025

//Source file index table:
//file0 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/ADC_module.v"
//file1 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/Acquisition.v"
//file2 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/Neo_PSRAM.v"
//file3 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/Neo_TOP.v"
//file4 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/Post_Process.v"
//file5 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/Sync_Debouncer.v"
//file6 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/UART.v"
//file7 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll/gowin_rpll.v"
//file8 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_sdpb/gowin_sdpb.v"
//file9 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_sdpb1/gowin_sdpb1.v"
`timescale 100 ps/100 ps
module gowin_rpll (
  sys_clk_d,
  clk_PSRAM,
  clk_ADC_d
)
;
input sys_clk_d;
output clk_PSRAM;
output clk_ADC_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk_PSRAM),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clk_ADC_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(sys_clk_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NZ-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=6;
defparam rpll_inst.FBDIV_SEL=19;
defparam rpll_inst.FCLKIN="27";
defparam rpll_inst.IDIV_SEL=8;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* gowin_rpll */
module memory_driver (
  qpi_on_Z,
  quad_start_mcu,
  spi_start,
  n139_5,
  burst_mode,
  stop_acquisition,
  BRAM_empty_Z,
  clk_PSRAM,
  address,
  data_in_1,
  mem_sio_1_in,
  step,
  read_write,
  acq_rd_Z,
  next_write_Z,
  prev_ended,
  ended,
  mem_ce_d,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n494_18,
  n345_14,
  n506_6,
  n347_12,
  mem_sio_0_10,
  n29_8,
  n41_6,
  address_reg,
  data_out_1
)
;
input qpi_on_Z;
input quad_start_mcu;
input spi_start;
input n139_5;
input burst_mode;
input stop_acquisition;
input BRAM_empty_Z;
input clk_PSRAM;
input [22:1] address;
input [15:0] data_in_1;
input [3:0] mem_sio_1_in;
input [2:0] step;
input [1:0] read_write;
output acq_rd_Z;
output next_write_Z;
output prev_ended;
output ended;
output mem_ce_d;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n494_18;
output n345_14;
output n506_6;
output n347_12;
output mem_sio_0_10;
output n29_8;
output n41_6;
output [22:1] address_reg;
output [15:0] data_out_1;
wire n403_4;
wire n404_4;
wire n405_4;
wire n406_4;
wire n407_4;
wire n767_3;
wire n382_3;
wire n489_3;
wire n506_3;
wire n385_4;
wire n409_4;
wire n243_9;
wire reading_8;
wire n494_15;
wire n494_17;
wire n534_14;
wire n574_14;
wire n243_11;
wire n345_13;
wire n347_10;
wire n402_7;
wire n402_9;
wire n205_5;
wire n205_6;
wire n403_5;
wire n404_6;
wire n406_5;
wire n767_4;
wire n382_4;
wire n382_5;
wire n382_6;
wire n489_4;
wire n506_4;
wire n506_5;
wire mem_sio_0_6;
wire reading_9;
wire n494_19;
wire n494_20;
wire n534_15;
wire n534_16;
wire n574_15;
wire n574_16;
wire n347_11;
wire n402_10;
wire n404_7;
wire n382_7;
wire n382_8;
wire n382_9;
wire n382_10;
wire n382_11;
wire mem_sio_0_8;
wire reading_10;
wire n494_21;
wire n494_22;
wire n494_23;
wire n534_17;
wire n534_18;
wire n534_19;
wire n574_17;
wire n574_18;
wire n574_19;
wire n574_20;
wire n402_11;
wire n382_12;
wire n382_13;
wire n382_14;
wire n382_15;
wire n494_24;
wire n534_20;
wire n534_21;
wire n574_21;
wire writing_11;
wire n408_6;
wire n404_9;
wire n205_8;
wire n506_9;
wire n407_7;
wire n467_3;
wire n468_3;
wire n469_3;
wire n507_3;
wire reading;
wire writing;
wire delay;
wire [15:0] data_write;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire VCC;
wire GND;
  LUT3 n403_s1 (
    .F(n403_4),
    .I0(n403_5),
    .I1(counter[5]),
    .I2(qpi_on_Z) 
);
defparam n403_s1.INIT=8'h60;
  LUT4 n404_s1 (
    .F(n404_4),
    .I0(counter[3]),
    .I1(n404_9),
    .I2(counter[4]),
    .I3(n404_6) 
);
defparam n404_s1.INIT=16'h7800;
  LUT3 n405_s1 (
    .F(n405_4),
    .I0(n402_9),
    .I1(counter[3]),
    .I2(n404_9) 
);
defparam n405_s1.INIT=8'h14;
  LUT4 n406_s1 (
    .F(n406_4),
    .I0(mem_ce_d),
    .I1(n406_5),
    .I2(counter[2]),
    .I3(n404_6) 
);
defparam n406_s1.INIT=16'hB400;
  LUT4 n407_s1 (
    .F(n407_4),
    .I0(mem_ce_d),
    .I1(counter[0]),
    .I2(n407_7),
    .I3(counter[1]) 
);
defparam n407_s1.INIT=16'h0B04;
  LUT4 n767_s0 (
    .F(n767_3),
    .I0(n767_4),
    .I1(counter[5]),
    .I2(n385_4),
    .I3(reading) 
);
defparam n767_s0.INIT=16'h0100;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(n382_5),
    .I2(n382_6),
    .I3(n506_3) 
);
defparam n382_s0.INIT=16'hBB0F;
  LUT4 n489_s0 (
    .F(n489_3),
    .I0(mem_ce_d),
    .I1(qpi_on_Z),
    .I2(n489_4),
    .I3(n506_3) 
);
defparam n489_s0.INIT=16'hFF10;
  LUT4 n506_s0 (
    .F(n506_3),
    .I0(n506_4),
    .I1(n489_4),
    .I2(n506_5),
    .I3(n385_4) 
);
defparam n506_s0.INIT=16'h00F4;
  LUT3 mem_ce_d_s (
    .F(mem_ce_d),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam mem_ce_d_s.INIT=8'h10;
  LUT4 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(mem_sio_0_6),
    .I3(n139_5) 
);
defparam mem_sio_0_s2.INIT=16'h00EF;
  LUT4 n385_s1 (
    .F(n385_4),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n385_s1.INIT=16'h10FF;
  LUT4 n409_s1 (
    .F(n409_4),
    .I0(reading),
    .I1(n489_4),
    .I2(n385_4),
    .I3(writing) 
);
defparam n409_s1.INIT=16'hFEFF;
  LUT3 n243_s5 (
    .F(n243_9),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(n205_6) 
);
defparam n243_s5.INIT=8'hBF;
  LUT2 reading_s4 (
    .F(reading_8),
    .I0(n385_4),
    .I1(reading_9) 
);
defparam reading_s4.INIT=4'h4;
  LUT4 n494_s11 (
    .F(n494_15),
    .I0(counter[2]),
    .I1(n205_5),
    .I2(n489_4),
    .I3(n494_18) 
);
defparam n494_s11.INIT=16'h4000;
  LUT3 n494_s12 (
    .F(n494_17),
    .I0(n494_19),
    .I1(n205_6),
    .I2(n494_20) 
);
defparam n494_s12.INIT=8'hF4;
  LUT4 n534_s10 (
    .F(n534_14),
    .I0(n534_15),
    .I1(n489_4),
    .I2(n205_6),
    .I3(n534_16) 
);
defparam n534_s10.INIT=16'h44F4;
  LUT4 n574_s10 (
    .F(n574_14),
    .I0(n574_15),
    .I1(n489_4),
    .I2(n574_16),
    .I3(n205_6) 
);
defparam n574_s10.INIT=16'hF444;
  LUT4 n243_s6 (
    .F(n243_11),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(acq_rd_Z),
    .I3(n205_6) 
);
defparam n243_s6.INIT=16'h4000;
  LUT4 n345_s9 (
    .F(n345_13),
    .I0(counter[2]),
    .I1(n205_5),
    .I2(n489_4),
    .I3(n345_14) 
);
defparam n345_s9.INIT=16'h4000;
  LUT3 n347_s5 (
    .F(n347_10),
    .I0(burst_mode),
    .I1(n345_13),
    .I2(n347_11) 
);
defparam n347_s5.INIT=8'hF8;
  LUT3 n402_s3 (
    .F(n402_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(n402_9) 
);
defparam n402_s3.INIT=8'hFE;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_5),
    .I1(n469_3),
    .I2(n507_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_5),
    .I1(n468_3),
    .I2(n507_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_5),
    .I1(n467_3),
    .I2(n507_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(mem_ce_d),
    .I1(n402_10),
    .I2(qpi_on_Z),
    .I3(n489_4) 
);
defparam n402_s4.INIT=16'h444F;
  LUT2 n205_s2 (
    .F(n205_5),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n205_s2.INIT=4'h1;
  LUT4 n205_s3 (
    .F(n205_6),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n205_s3.INIT=16'h0100;
  LUT3 n403_s2 (
    .F(n403_5),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(n404_9) 
);
defparam n403_s2.INIT=8'h80;
  LUT2 n404_s3 (
    .F(n404_6),
    .I0(n404_7),
    .I1(n402_9) 
);
defparam n404_s3.INIT=4'h1;
  LUT2 n406_s2 (
    .F(n406_5),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n406_s2.INIT=4'h8;
  LUT4 n767_s1 (
    .F(n767_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n406_5) 
);
defparam n767_s1.INIT=16'hBFFD;
  LUT4 n382_s1 (
    .F(n382_4),
    .I0(counter[1]),
    .I1(n382_7),
    .I2(n382_8),
    .I3(n489_4) 
);
defparam n382_s1.INIT=16'hF400;
  LUT3 n382_s2 (
    .F(n382_5),
    .I0(n205_6),
    .I1(n382_9),
    .I2(n345_13) 
);
defparam n382_s2.INIT=8'h0D;
  LUT4 n382_s3 (
    .F(n382_6),
    .I0(step[2]),
    .I1(n382_10),
    .I2(mem_sio_reg[0]),
    .I3(n382_11) 
);
defparam n382_s3.INIT=16'hEE0F;
  LUT3 n489_s1 (
    .F(n489_4),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n489_s1.INIT=8'h01;
  LUT4 n506_s1 (
    .F(n506_4),
    .I0(n506_6),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n506_s1.INIT=16'h000E;
  LUT4 n506_s2 (
    .F(n506_5),
    .I0(n205_6),
    .I1(n506_9),
    .I2(reading),
    .I3(writing) 
);
defparam n506_s2.INIT=16'hCEC0;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(mem_ce_d),
    .I1(n345_14),
    .I2(mem_sio_0_10),
    .I3(mem_sio_0_8) 
);
defparam mem_sio_0_s3.INIT=16'h004F;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(reading_10),
    .I1(counter[5]),
    .I2(counter[3]),
    .I3(n205_5) 
);
defparam reading_s5.INIT=16'h0100;
  LUT2 n494_s13 (
    .F(n494_18),
    .I0(read_write[0]),
    .I1(read_write[1]) 
);
defparam n494_s13.INIT=4'h4;
  LUT4 n494_s14 (
    .F(n494_19),
    .I0(data_write[11]),
    .I1(data_write[3]),
    .I2(counter[0]),
    .I3(n494_21) 
);
defparam n494_s14.INIT=16'h5F30;
  LUT4 n494_s15 (
    .F(n494_20),
    .I0(n494_22),
    .I1(n494_23),
    .I2(counter[2]),
    .I3(n489_4) 
);
defparam n494_s15.INIT=16'h5300;
  LUT3 n534_s11 (
    .F(n534_15),
    .I0(n534_17),
    .I1(n534_18),
    .I2(counter[2]) 
);
defparam n534_s11.INIT=8'hCA;
  LUT4 n534_s12 (
    .F(n534_16),
    .I0(data_write[10]),
    .I1(data_write[2]),
    .I2(counter[0]),
    .I3(n534_19) 
);
defparam n534_s12.INIT=16'h5F30;
  LUT4 n574_s11 (
    .F(n574_15),
    .I0(n574_17),
    .I1(n574_18),
    .I2(counter[2]),
    .I3(n574_19) 
);
defparam n574_s11.INIT=16'h5300;
  LUT4 n574_s12 (
    .F(n574_16),
    .I0(data_write[1]),
    .I1(data_write[9]),
    .I2(counter[0]),
    .I3(n574_20) 
);
defparam n574_s12.INIT=16'hC0AF;
  LUT2 n345_s10 (
    .F(n345_14),
    .I0(read_write[1]),
    .I1(read_write[0]) 
);
defparam n345_s10.INIT=4'h4;
  LUT4 n347_s6 (
    .F(n347_11),
    .I0(reading),
    .I1(writing),
    .I2(n205_8),
    .I3(n347_12) 
);
defparam n347_s6.INIT=16'h4000;
  LUT4 n402_s5 (
    .F(n402_10),
    .I0(n402_11),
    .I1(counter[5]),
    .I2(counter[2]),
    .I3(n205_5) 
);
defparam n402_s5.INIT=16'h1000;
  LUT4 n404_s4 (
    .F(n404_7),
    .I0(n409_4),
    .I1(n205_6),
    .I2(n406_5),
    .I3(delay) 
);
defparam n404_s4.INIT=16'h4000;
  LUT4 n382_s4 (
    .F(n382_7),
    .I0(reading),
    .I1(address_reg[8]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n382_s4.INIT=16'hCA00;
  LUT4 n382_s5 (
    .F(n382_8),
    .I0(n382_12),
    .I1(counter[0]),
    .I2(n382_13),
    .I3(counter[1]) 
);
defparam n382_s5.INIT=16'h7022;
  LUT4 n382_s6 (
    .F(n382_9),
    .I0(data_write[0]),
    .I1(data_write[8]),
    .I2(counter[0]),
    .I3(n382_14) 
);
defparam n382_s6.INIT=16'h305F;
  LUT4 n382_s7 (
    .F(n382_10),
    .I0(step[0]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n382_15) 
);
defparam n382_s7.INIT=16'hD63F;
  LUT3 n382_s8 (
    .F(n382_11),
    .I0(qpi_on_Z),
    .I1(mem_ce_d),
    .I2(n489_4) 
);
defparam n382_s8.INIT=8'h10;
  LUT2 n506_s3 (
    .F(n506_6),
    .I0(read_write[0]),
    .I1(read_write[1]) 
);
defparam n506_s3.INIT=4'h9;
  LUT4 mem_sio_0_s5 (
    .F(mem_sio_0_8),
    .I0(counter[2]),
    .I1(n205_5),
    .I2(n345_14),
    .I3(counter[3]) 
);
defparam mem_sio_0_s5.INIT=16'h2B00;
  LUT4 reading_s6 (
    .F(reading_10),
    .I0(n494_18),
    .I1(reading),
    .I2(counter[4]),
    .I3(counter[2]) 
);
defparam reading_s6.INIT=16'h3FF5;
  LUT4 n494_s16 (
    .F(n494_21),
    .I0(data_write[15]),
    .I1(data_write[7]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n494_s16.INIT=16'h03F5;
  LUT4 n494_s17 (
    .F(n494_22),
    .I0(address_reg[11]),
    .I1(address_reg[3]),
    .I2(counter[0]),
    .I3(n494_24) 
);
defparam n494_s17.INIT=16'h5F30;
  LUT4 n494_s18 (
    .F(n494_23),
    .I0(address_reg[19]),
    .I1(n494_18),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n494_s18.INIT=16'h50F3;
  LUT4 n534_s13 (
    .F(n534_17),
    .I0(counter[0]),
    .I1(n494_18),
    .I2(n534_20),
    .I3(counter[1]) 
);
defparam n534_s13.INIT=16'hF0BB;
  LUT4 n534_s14 (
    .F(n534_18),
    .I0(address_reg[10]),
    .I1(address_reg[2]),
    .I2(counter[0]),
    .I3(n534_21) 
);
defparam n534_s14.INIT=16'h305F;
  LUT4 n534_s15 (
    .F(n534_19),
    .I0(data_write[14]),
    .I1(data_write[6]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n534_s15.INIT=16'h03F5;
  LUT4 n574_s13 (
    .F(n574_17),
    .I0(address_reg[9]),
    .I1(address_reg[1]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n574_s13.INIT=16'hCA00;
  LUT4 n574_s14 (
    .F(n574_18),
    .I0(reading),
    .I1(address_reg[21]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n574_s14.INIT=16'h0ACF;
  LUT4 n574_s15 (
    .F(n574_19),
    .I0(counter[0]),
    .I1(address_reg[13]),
    .I2(n574_21),
    .I3(counter[1]) 
);
defparam n574_s15.INIT=16'hF0BB;
  LUT4 n574_s16 (
    .F(n574_20),
    .I0(data_write[13]),
    .I1(data_write[5]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n574_s16.INIT=16'h03F5;
  LUT2 n347_s7 (
    .F(n347_12),
    .I0(stop_acquisition),
    .I1(BRAM_empty_Z) 
);
defparam n347_s7.INIT=4'h1;
  LUT4 n402_s6 (
    .F(n402_11),
    .I0(writing),
    .I1(counter[4]),
    .I2(reading),
    .I3(counter[3]) 
);
defparam n402_s6.INIT=16'hFD3F;
  LUT4 n382_s9 (
    .F(n382_12),
    .I0(address_reg[16]),
    .I1(address_reg[12]),
    .I2(counter[1]),
    .I3(counter[2]) 
);
defparam n382_s9.INIT=16'hFC50;
  LUT4 n382_s10 (
    .F(n382_13),
    .I0(counter[0]),
    .I1(address_reg[20]),
    .I2(address_reg[4]),
    .I3(counter[2]) 
);
defparam n382_s10.INIT=16'hF0EE;
  LUT4 n382_s11 (
    .F(n382_14),
    .I0(data_write[12]),
    .I1(data_write[4]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n382_s11.INIT=16'h0CFA;
  LUT4 n382_s12 (
    .F(n382_15),
    .I0(counter[1]),
    .I1(counter[2]),
    .I2(counter[0]),
    .I3(step[1]) 
);
defparam n382_s12.INIT=16'h47FA;
  LUT4 n494_s19 (
    .F(n494_24),
    .I0(address_reg[15]),
    .I1(address_reg[7]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n494_s19.INIT=16'h03F5;
  LUT3 n534_s16 (
    .F(n534_20),
    .I0(address_reg[22]),
    .I1(address_reg[18]),
    .I2(counter[0]) 
);
defparam n534_s16.INIT=8'h35;
  LUT4 n534_s17 (
    .F(n534_21),
    .I0(address_reg[6]),
    .I1(address_reg[14]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n534_s17.INIT=16'hFA0C;
  LUT4 n574_s17 (
    .F(n574_21),
    .I0(address_reg[5]),
    .I1(address_reg[17]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n574_s17.INIT=16'hF53F;
  LUT4 writing_s6 (
    .F(writing_11),
    .I0(n345_13),
    .I1(counter[3]),
    .I2(n402_10),
    .I3(n385_4) 
);
defparam writing_s6.INIT=16'h00EA;
  LUT4 n408_s2 (
    .F(n408_6),
    .I0(counter[0]),
    .I1(mem_ce_d),
    .I2(n404_7),
    .I3(n402_9) 
);
defparam n408_s2.INIT=16'h0009;
  LUT4 n404_s5 (
    .F(n404_9),
    .I0(mem_ce_d),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n404_s5.INIT=16'h4000;
  LUT3 n205_s4 (
    .F(n205_8),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n205_6) 
);
defparam n205_s4.INIT=8'h10;
  LUT3 mem_sio_0_s6 (
    .F(mem_sio_0_10),
    .I0(spi_start),
    .I1(read_write[0]),
    .I2(read_write[1]) 
);
defparam mem_sio_0_s6.INIT=8'h45;
  LUT4 n506_s5 (
    .F(n506_9),
    .I0(counter[0]),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n506_s5.INIT=16'h0002;
  LUT4 n407_s3 (
    .F(n407_7),
    .I0(qpi_on_Z),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n407_s3.INIT=16'h5554;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  DFF address_reg_22_s0 (
    .Q(address_reg[22]),
    .D(address[22]),
    .CLK(n41_6) 
);
  DFF address_reg_21_s0 (
    .Q(address_reg[21]),
    .D(address[21]),
    .CLK(n41_6) 
);
  DFF address_reg_20_s0 (
    .Q(address_reg[20]),
    .D(address[20]),
    .CLK(n41_6) 
);
  DFF address_reg_19_s0 (
    .Q(address_reg[19]),
    .D(address[19]),
    .CLK(n41_6) 
);
  DFF address_reg_18_s0 (
    .Q(address_reg[18]),
    .D(address[18]),
    .CLK(n41_6) 
);
  DFF address_reg_17_s0 (
    .Q(address_reg[17]),
    .D(address[17]),
    .CLK(n41_6) 
);
  DFF address_reg_16_s0 (
    .Q(address_reg[16]),
    .D(address[16]),
    .CLK(n41_6) 
);
  DFF address_reg_15_s0 (
    .Q(address_reg[15]),
    .D(address[15]),
    .CLK(n41_6) 
);
  DFF address_reg_14_s0 (
    .Q(address_reg[14]),
    .D(address[14]),
    .CLK(n41_6) 
);
  DFF address_reg_13_s0 (
    .Q(address_reg[13]),
    .D(address[13]),
    .CLK(n41_6) 
);
  DFF address_reg_12_s0 (
    .Q(address_reg[12]),
    .D(address[12]),
    .CLK(n41_6) 
);
  DFF address_reg_11_s0 (
    .Q(address_reg[11]),
    .D(address[11]),
    .CLK(n41_6) 
);
  DFF address_reg_10_s0 (
    .Q(address_reg[10]),
    .D(address[10]),
    .CLK(n41_6) 
);
  DFF address_reg_9_s0 (
    .Q(address_reg[9]),
    .D(address[9]),
    .CLK(n41_6) 
);
  DFF address_reg_8_s0 (
    .Q(address_reg[8]),
    .D(address[8]),
    .CLK(n41_6) 
);
  DFF address_reg_7_s0 (
    .Q(address_reg[7]),
    .D(address[7]),
    .CLK(n41_6) 
);
  DFF address_reg_6_s0 (
    .Q(address_reg[6]),
    .D(address[6]),
    .CLK(n41_6) 
);
  DFF address_reg_5_s0 (
    .Q(address_reg[5]),
    .D(address[5]),
    .CLK(n41_6) 
);
  DFF address_reg_4_s0 (
    .Q(address_reg[4]),
    .D(address[4]),
    .CLK(n41_6) 
);
  DFF address_reg_3_s0 (
    .Q(address_reg[3]),
    .D(address[3]),
    .CLK(n41_6) 
);
  DFF address_reg_2_s0 (
    .Q(address_reg[2]),
    .D(address[2]),
    .CLK(n41_6) 
);
  DFF address_reg_1_s0 (
    .Q(address_reg[1]),
    .D(address[1]),
    .CLK(n41_6) 
);
  DFFR acq_rd_s0 (
    .Q(acq_rd_Z),
    .D(n347_10),
    .CLK(n41_6),
    .RESET(n385_4) 
);
  DFFR next_write_s0 (
    .Q(next_write_Z),
    .D(n205_8),
    .CLK(n41_6),
    .RESET(n409_4) 
);
  DFF data_write_15_s0 (
    .Q(data_write[15]),
    .D(data_in_1[15]),
    .CLK(n41_6) 
);
  DFF data_write_14_s0 (
    .Q(data_write[14]),
    .D(data_in_1[14]),
    .CLK(n41_6) 
);
  DFF data_write_13_s0 (
    .Q(data_write[13]),
    .D(data_in_1[13]),
    .CLK(n41_6) 
);
  DFF data_write_12_s0 (
    .Q(data_write[12]),
    .D(data_in_1[12]),
    .CLK(n41_6) 
);
  DFF data_write_11_s0 (
    .Q(data_write[11]),
    .D(data_in_1[11]),
    .CLK(n41_6) 
);
  DFF data_write_10_s0 (
    .Q(data_write[10]),
    .D(data_in_1[10]),
    .CLK(n41_6) 
);
  DFF data_write_9_s0 (
    .Q(data_write[9]),
    .D(data_in_1[9]),
    .CLK(n41_6) 
);
  DFF data_write_8_s0 (
    .Q(data_write[8]),
    .D(data_in_1[8]),
    .CLK(n41_6) 
);
  DFF data_write_7_s0 (
    .Q(data_write[7]),
    .D(data_in_1[7]),
    .CLK(n41_6) 
);
  DFF data_write_6_s0 (
    .Q(data_write[6]),
    .D(data_in_1[6]),
    .CLK(n41_6) 
);
  DFF data_write_5_s0 (
    .Q(data_write[5]),
    .D(data_in_1[5]),
    .CLK(n41_6) 
);
  DFF data_write_4_s0 (
    .Q(data_write[4]),
    .D(data_in_1[4]),
    .CLK(n41_6) 
);
  DFF data_write_3_s0 (
    .Q(data_write[3]),
    .D(data_in_1[3]),
    .CLK(n41_6) 
);
  DFF data_write_2_s0 (
    .Q(data_write[2]),
    .D(data_in_1[2]),
    .CLK(n41_6) 
);
  DFF data_write_1_s0 (
    .Q(data_write[1]),
    .D(data_in_1[1]),
    .CLK(n41_6) 
);
  DFF data_write_0_s0 (
    .Q(data_write[0]),
    .D(data_in_1[0]),
    .CLK(n41_6) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n403_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n404_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n405_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n406_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n407_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n408_6),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n467_s0 (
    .Q(n467_3),
    .D(n494_17),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFFE n468_s0 (
    .Q(n468_3),
    .D(n534_14),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFFE n469_s0 (
    .Q(n469_3),
    .D(n574_14),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n382_3),
    .CLK(n41_6) 
);
  DFFE n507_s0 (
    .Q(n507_3),
    .D(n506_3),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n494_15),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n345_13),
    .CLK(n41_6),
    .CE(writing_11) 
);
  DFFE data_out_15_s0 (
    .Q(data_out_1[15]),
    .D(data_out_1[11]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_out_1[14]),
    .D(data_out_1[10]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_out_1[13]),
    .D(data_out_1[9]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_out_1[12]),
    .D(data_out_1[8]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_out_1[11]),
    .D(data_out_1[7]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_1[10]),
    .D(data_out_1[6]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_1[9]),
    .D(data_out_1[5]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_1[8]),
    .D(data_out_1[4]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_1[7]),
    .D(data_out_1[3]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_1[6]),
    .D(data_out_1[2]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_1[5]),
    .D(data_out_1[1]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_1[4]),
    .D(data_out_1[0]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_1[3]),
    .D(mem_sio_1_in[3]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_1[2]),
    .D(mem_sio_1_in[2]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_1[1]),
    .D(mem_sio_1_in[1]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_1[0]),
    .D(mem_sio_1_in[0]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFF prev_ended_s0 (
    .Q(prev_ended),
    .D(ended),
    .CLK(n41_6) 
);
  DFFRE delay_s1 (
    .Q(delay),
    .D(n243_11),
    .CLK(n41_6),
    .CE(n243_9),
    .RESET(n409_4) 
);
defparam delay_s1.INIT=1'b0;
  DFFSE ended_s2 (
    .Q(ended),
    .D(n402_9),
    .CLK(n41_6),
    .CE(n402_7),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  INV n41_s2 (
    .O(n41_6),
    .I(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver */
module memory_driver_0 (
  n41_6,
  qpi_on_Z,
  n139_5,
  n494_18,
  n345_14,
  burst_mode,
  quad_start_mcu,
  spi_start,
  n506_6,
  mem_sio_0_10,
  n347_12,
  data_in_2,
  mem_sio_2_in,
  address_reg,
  step,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  data_out_2
)
;
input n41_6;
input qpi_on_Z;
input n139_5;
input n494_18;
input n345_14;
input burst_mode;
input quad_start_mcu;
input spi_start;
input n506_6;
input mem_sio_0_10;
input n347_12;
input [15:0] data_in_2;
input [3:0] mem_sio_2_in;
input [22:1] address_reg;
input [2:0] step;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output [15:0] data_out_2;
wire n403_4;
wire n404_4;
wire n405_4;
wire n406_4;
wire n407_4;
wire n408_4;
wire n767_3;
wire n382_3;
wire n489_3;
wire n506_3;
wire n416_4;
wire n243_9;
wire reading_8;
wire writing_8;
wire n494_15;
wire n494_17;
wire n534_14;
wire n574_14;
wire n243_11;
wire n345_13;
wire n347_10;
wire n402_7;
wire n402_9;
wire n403_5;
wire n404_6;
wire n406_5;
wire n408_5;
wire n767_4;
wire n382_4;
wire n382_5;
wire n506_4;
wire n506_5;
wire mem_sio_0_6;
wire n243_12;
wire reading_9;
wire writing_9;
wire n494_18_0;
wire n494_19;
wire n494_20;
wire n534_15;
wire n534_16;
wire n574_15;
wire n574_16;
wire n347_11;
wire n402_10;
wire n404_7;
wire n404_8;
wire n404_9;
wire n382_6;
wire n382_7;
wire n382_8;
wire n382_9;
wire n506_6_1;
wire mem_sio_0_7;
wire reading_10;
wire n494_21;
wire n494_22;
wire n494_23;
wire n534_17;
wire n534_18;
wire n534_19;
wire n574_17;
wire n574_18;
wire n574_19;
wire n382_10;
wire n382_11;
wire n382_12;
wire n382_13;
wire n382_15;
wire n494_24;
wire n494_25;
wire n534_20;
wire n574_20;
wire n574_21;
wire n382_16;
wire n574_22;
wire n406_8;
wire n404_11;
wire mem_sio_0_10_2;
wire n382_18;
wire n407_7;
wire n385_6;
wire acq_rd;
wire n467_3;
wire n468_3;
wire n469_3;
wire n507_3;
wire reading;
wire writing;
wire delay;
wire ended;
wire [15:0] data_write;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire VCC;
wire GND;
  LUT3 n403_s1 (
    .F(n403_4),
    .I0(n403_5),
    .I1(counter[5]),
    .I2(qpi_on_Z) 
);
defparam n403_s1.INIT=8'h60;
  LUT4 n404_s1 (
    .F(n404_4),
    .I0(counter[3]),
    .I1(n404_11),
    .I2(counter[4]),
    .I3(n404_6) 
);
defparam n404_s1.INIT=16'h7800;
  LUT3 n405_s1 (
    .F(n405_4),
    .I0(n402_9),
    .I1(counter[3]),
    .I2(n404_11) 
);
defparam n405_s1.INIT=8'h14;
  LUT4 n406_s1 (
    .F(n406_4),
    .I0(n406_5),
    .I1(n404_6),
    .I2(n406_8),
    .I3(counter[2]) 
);
defparam n406_s1.INIT=16'h0EE0;
  LUT4 n407_s1 (
    .F(n407_4),
    .I0(n406_5),
    .I1(n404_6),
    .I2(n407_7),
    .I3(counter[1]) 
);
defparam n407_s1.INIT=16'h0EE0;
  LUT4 n408_s1 (
    .F(n408_4),
    .I0(n406_5),
    .I1(n404_6),
    .I2(counter[0]),
    .I3(n408_5) 
);
defparam n408_s1.INIT=16'hE00E;
  LUT4 n767_s0 (
    .F(n767_3),
    .I0(n767_4),
    .I1(counter[5]),
    .I2(n385_6),
    .I3(reading) 
);
defparam n767_s0.INIT=16'h0100;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(n489_3),
    .I1(mem_sio_reg[0]),
    .I2(n382_4),
    .I3(n382_5) 
);
defparam n382_s0.INIT=16'hF4FF;
  LUT4 n489_s0 (
    .F(n489_3),
    .I0(n408_5),
    .I1(qpi_on_Z),
    .I2(n406_5),
    .I3(n506_3) 
);
defparam n489_s0.INIT=16'hFF10;
  LUT4 n506_s0 (
    .F(n506_3),
    .I0(n506_4),
    .I1(n406_5),
    .I2(n506_5),
    .I3(n385_6) 
);
defparam n506_s0.INIT=16'h00F4;
  LUT4 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(counter[4]),
    .I1(counter[5]),
    .I2(mem_sio_0_6),
    .I3(n139_5) 
);
defparam mem_sio_0_s2.INIT=16'h00FE;
  LUT4 n416_s1 (
    .F(n416_4),
    .I0(reading),
    .I1(n406_5),
    .I2(n385_6),
    .I3(writing) 
);
defparam n416_s1.INIT=16'hFEFF;
  LUT3 n243_s5 (
    .F(n243_9),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(n243_12) 
);
defparam n243_s5.INIT=8'hBF;
  LUT4 reading_s4 (
    .F(reading_8),
    .I0(reading_9),
    .I1(counter[4]),
    .I2(n494_15),
    .I3(n385_6) 
);
defparam reading_s4.INIT=16'h00F8;
  LUT4 writing_s4 (
    .F(writing_8),
    .I0(n385_6),
    .I1(n345_13),
    .I2(n416_4),
    .I3(writing_9) 
);
defparam writing_s4.INIT=16'h4F44;
  LUT4 n494_s11 (
    .F(n494_15),
    .I0(counter[2]),
    .I1(n494_18),
    .I2(n494_18_0),
    .I3(n406_5) 
);
defparam n494_s11.INIT=16'h4000;
  LUT4 n494_s12 (
    .F(n494_17),
    .I0(n494_19),
    .I1(n406_5),
    .I2(n494_15),
    .I3(n494_20) 
);
defparam n494_s12.INIT=16'hFFF8;
  LUT4 n534_s10 (
    .F(n534_14),
    .I0(n534_15),
    .I1(n243_12),
    .I2(n494_15),
    .I3(n534_16) 
);
defparam n534_s10.INIT=16'hFFF4;
  LUT3 n574_s10 (
    .F(n574_14),
    .I0(n574_15),
    .I1(n243_12),
    .I2(n574_16) 
);
defparam n574_s10.INIT=8'hF4;
  LUT4 n243_s6 (
    .F(n243_11),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(acq_rd),
    .I3(n243_12) 
);
defparam n243_s6.INIT=16'h4000;
  LUT4 n345_s9 (
    .F(n345_13),
    .I0(counter[2]),
    .I1(n345_14),
    .I2(n494_18_0),
    .I3(n406_5) 
);
defparam n345_s9.INIT=16'h4000;
  LUT4 n347_s5 (
    .F(n347_10),
    .I0(burst_mode),
    .I1(n345_13),
    .I2(n347_11),
    .I3(writing) 
);
defparam n347_s5.INIT=16'hF888;
  LUT3 n402_s3 (
    .F(n402_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(n402_9) 
);
defparam n402_s3.INIT=8'hFE;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_5),
    .I1(n469_3),
    .I2(n507_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_5),
    .I1(n468_3),
    .I2(n507_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_5),
    .I1(n467_3),
    .I2(n507_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(n416_4),
    .I1(writing_9),
    .I2(n402_10),
    .I3(n406_5) 
);
defparam n402_s4.INIT=16'h444F;
  LUT3 n403_s2 (
    .F(n403_5),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(n404_11) 
);
defparam n403_s2.INIT=8'h80;
  LUT4 n404_s3 (
    .F(n404_6),
    .I0(writing_9),
    .I1(n404_8),
    .I2(n404_9),
    .I3(qpi_on_Z) 
);
defparam n404_s3.INIT=16'h4F00;
  LUT3 n406_s2 (
    .F(n406_5),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n406_s2.INIT=8'h01;
  LUT3 n408_s2 (
    .F(n408_5),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam n408_s2.INIT=8'h10;
  LUT4 n767_s1 (
    .F(n767_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n404_7) 
);
defparam n767_s1.INIT=16'hBFFD;
  LUT4 n382_s1 (
    .F(n382_4),
    .I0(n382_6),
    .I1(n382_7),
    .I2(n385_6),
    .I3(n406_5) 
);
defparam n382_s1.INIT=16'h0B00;
  LUT4 n382_s2 (
    .F(n382_5),
    .I0(n416_4),
    .I1(n382_8),
    .I2(n243_12),
    .I3(n382_9) 
);
defparam n382_s2.INIT=16'h00EF;
  LUT4 n506_s1 (
    .F(n506_4),
    .I0(n506_6),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n506_s1.INIT=16'h000E;
  LUT4 n506_s2 (
    .F(n506_5),
    .I0(n243_12),
    .I1(n506_6_1),
    .I2(reading),
    .I3(writing) 
);
defparam n506_s2.INIT=16'hCEC0;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(n345_14),
    .I1(mem_sio_0_7),
    .I2(mem_sio_0_10_2),
    .I3(mem_sio_0_10) 
);
defparam mem_sio_0_s3.INIT=16'h7770;
  LUT4 n243_s7 (
    .F(n243_12),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n243_s7.INIT=16'h0100;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[5]),
    .I1(counter[3]),
    .I2(reading_10),
    .I3(n494_18_0) 
);
defparam reading_s5.INIT=16'h1000;
  LUT4 writing_s5 (
    .F(writing_9),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[2]),
    .I3(n494_18_0) 
);
defparam writing_s5.INIT=16'h1000;
  LUT2 n494_s13 (
    .F(n494_18_0),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n494_s13.INIT=4'h1;
  LUT4 n494_s14 (
    .F(n494_19),
    .I0(n494_21),
    .I1(n494_22),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n494_s14.INIT=16'h53C0;
  LUT2 n494_s15 (
    .F(n494_20),
    .I0(n243_12),
    .I1(n494_23) 
);
defparam n494_s15.INIT=4'h2;
  LUT4 n534_s11 (
    .F(n534_15),
    .I0(data_write[2]),
    .I1(data_write[10]),
    .I2(counter[0]),
    .I3(n534_17) 
);
defparam n534_s11.INIT=16'h5F30;
  LUT4 n534_s12 (
    .F(n534_16),
    .I0(n534_18),
    .I1(n534_19),
    .I2(counter[2]),
    .I3(n406_5) 
);
defparam n534_s12.INIT=16'h5C00;
  LUT4 n574_s11 (
    .F(n574_15),
    .I0(data_write[1]),
    .I1(data_write[9]),
    .I2(counter[0]),
    .I3(n574_17) 
);
defparam n574_s11.INIT=16'h5F30;
  LUT4 n574_s12 (
    .F(n574_16),
    .I0(n574_18),
    .I1(counter[1]),
    .I2(n574_19),
    .I3(n406_5) 
);
defparam n574_s12.INIT=16'h4F00;
  LUT4 n347_s6 (
    .F(n347_11),
    .I0(reading),
    .I1(n494_18_0),
    .I2(n243_12),
    .I3(n347_12) 
);
defparam n347_s6.INIT=16'h4000;
  LUT3 n402_s5 (
    .F(n402_10),
    .I0(reading_9),
    .I1(n408_5),
    .I2(qpi_on_Z) 
);
defparam n402_s5.INIT=8'hD0;
  LUT2 n404_s4 (
    .F(n404_7),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n404_s4.INIT=4'h8;
  LUT4 n404_s5 (
    .F(n404_8),
    .I0(delay),
    .I1(n404_7),
    .I2(n243_12),
    .I3(reading) 
);
defparam n404_s5.INIT=16'h007F;
  LUT4 n404_s6 (
    .F(n404_9),
    .I0(reading),
    .I1(writing),
    .I2(reading_9),
    .I3(n408_5) 
);
defparam n404_s6.INIT=16'h00F4;
  LUT4 n382_s3 (
    .F(n382_6),
    .I0(address_reg[12]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(n382_10) 
);
defparam n382_s3.INIT=16'h3002;
  LUT4 n382_s4 (
    .F(n382_7),
    .I0(n382_11),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(n382_12) 
);
defparam n382_s4.INIT=16'h7770;
  LUT4 n382_s5 (
    .F(n382_8),
    .I0(data_write[0]),
    .I1(data_write[8]),
    .I2(counter[0]),
    .I3(n382_13) 
);
defparam n382_s5.INIT=16'h5F30;
  LUT4 n382_s6 (
    .F(n382_9),
    .I0(qpi_on_Z),
    .I1(step[2]),
    .I2(n382_18),
    .I3(n382_15) 
);
defparam n382_s6.INIT=16'h1000;
  LUT4 n506_s3 (
    .F(n506_6_1),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]),
    .I3(counter[0]) 
);
defparam n506_s3.INIT=16'h0100;
  LUT4 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(n494_18_0),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n408_5) 
);
defparam mem_sio_0_s4.INIT=16'h00BF;
  LUT2 reading_s6 (
    .F(reading_10),
    .I0(counter[2]),
    .I1(reading) 
);
defparam reading_s6.INIT=4'h8;
  LUT3 n494_s16 (
    .F(n494_21),
    .I0(address_reg[11]),
    .I1(address_reg[3]),
    .I2(counter[1]) 
);
defparam n494_s16.INIT=8'h35;
  LUT4 n494_s17 (
    .F(n494_22),
    .I0(address_reg[15]),
    .I1(counter[2]),
    .I2(n494_24),
    .I3(counter[1]) 
);
defparam n494_s17.INIT=16'h0F77;
  LUT4 n494_s18 (
    .F(n494_23),
    .I0(data_write[11]),
    .I1(data_write[3]),
    .I2(counter[0]),
    .I3(n494_25) 
);
defparam n494_s18.INIT=16'h5F30;
  LUT4 n534_s13 (
    .F(n534_17),
    .I0(data_write[6]),
    .I1(data_write[14]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n534_s13.INIT=16'hF503;
  LUT4 n534_s14 (
    .F(n534_18),
    .I0(address_reg[2]),
    .I1(address_reg[10]),
    .I2(counter[0]),
    .I3(n534_20) 
);
defparam n534_s14.INIT=16'h5F30;
  LUT4 n534_s15 (
    .F(n534_19),
    .I0(address_reg[22]),
    .I1(address_reg[18]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n534_s15.INIT=16'hCA00;
  LUT4 n574_s13 (
    .F(n574_17),
    .I0(data_write[5]),
    .I1(data_write[13]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n574_s13.INIT=16'hF503;
  LUT4 n574_s14 (
    .F(n574_18),
    .I0(address_reg[17]),
    .I1(address_reg[5]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n574_s14.INIT=16'hF53F;
  LUT3 n574_s15 (
    .F(n574_19),
    .I0(n574_20),
    .I1(n574_21),
    .I2(counter[0]) 
);
defparam n574_s15.INIT=8'hA3;
  LUT4 n382_s7 (
    .F(n382_10),
    .I0(address_reg[20]),
    .I1(address_reg[4]),
    .I2(counter[1]),
    .I3(counter[2]) 
);
defparam n382_s7.INIT=16'hC0AF;
  LUT4 n382_s8 (
    .F(n382_11),
    .I0(reading),
    .I1(address_reg[16]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n382_s8.INIT=16'h0C0A;
  LUT4 n382_s9 (
    .F(n382_12),
    .I0(n345_14),
    .I1(address_reg[8]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n382_s9.INIT=16'h3FF5;
  LUT4 n382_s10 (
    .F(n382_13),
    .I0(data_write[4]),
    .I1(data_write[12]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n382_s10.INIT=16'hF503;
  LUT4 n382_s12 (
    .F(n382_15),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(step[0]),
    .I3(n382_16) 
);
defparam n382_s12.INIT=16'hE900;
  LUT3 n494_s19 (
    .F(n494_24),
    .I0(address_reg[19]),
    .I1(address_reg[7]),
    .I2(counter[2]) 
);
defparam n494_s19.INIT=8'hC5;
  LUT4 n494_s20 (
    .F(n494_25),
    .I0(data_write[15]),
    .I1(data_write[7]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n494_s20.INIT=16'h03F5;
  LUT4 n534_s16 (
    .F(n534_20),
    .I0(address_reg[6]),
    .I1(address_reg[14]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n534_s16.INIT=16'hF503;
  LUT4 n574_s16 (
    .F(n574_20),
    .I0(address_reg[1]),
    .I1(n574_22),
    .I2(counter[1]),
    .I3(counter[2]) 
);
defparam n574_s16.INIT=16'h53FC;
  LUT4 n574_s17 (
    .F(n574_21),
    .I0(address_reg[21]),
    .I1(address_reg[13]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n574_s17.INIT=16'h0ACF;
  LUT4 n382_s13 (
    .F(n382_16),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(step[1]) 
);
defparam n382_s13.INIT=16'hE73C;
  LUT3 n574_s18 (
    .F(n574_22),
    .I0(reading),
    .I1(address_reg[9]),
    .I2(counter[2]) 
);
defparam n574_s18.INIT=8'hC5;
  LUT3 n406_s4 (
    .F(n406_8),
    .I0(n408_5),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n406_s4.INIT=8'h40;
  LUT4 n404_s7 (
    .F(n404_11),
    .I0(n408_5),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n404_s7.INIT=16'h4000;
  LUT4 mem_sio_0_s6 (
    .F(mem_sio_0_10_2),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam mem_sio_0_s6.INIT=16'hFE00;
  LUT4 n382_s14 (
    .F(n382_18),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(n406_5) 
);
defparam n382_s14.INIT=16'hEF00;
  LUT4 n407_s3 (
    .F(n407_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(counter[0]) 
);
defparam n407_s3.INIT=16'hEF00;
  LUT4 n385_s2 (
    .F(n385_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n385_s2.INIT=16'h10FF;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  DFFR acq_rd_s0 (
    .Q(acq_rd),
    .D(n347_10),
    .CLK(n41_6),
    .RESET(n385_6) 
);
  DFF data_write_15_s0 (
    .Q(data_write[15]),
    .D(data_in_2[15]),
    .CLK(n41_6) 
);
  DFF data_write_14_s0 (
    .Q(data_write[14]),
    .D(data_in_2[14]),
    .CLK(n41_6) 
);
  DFF data_write_13_s0 (
    .Q(data_write[13]),
    .D(data_in_2[13]),
    .CLK(n41_6) 
);
  DFF data_write_12_s0 (
    .Q(data_write[12]),
    .D(data_in_2[12]),
    .CLK(n41_6) 
);
  DFF data_write_11_s0 (
    .Q(data_write[11]),
    .D(data_in_2[11]),
    .CLK(n41_6) 
);
  DFF data_write_10_s0 (
    .Q(data_write[10]),
    .D(data_in_2[10]),
    .CLK(n41_6) 
);
  DFF data_write_9_s0 (
    .Q(data_write[9]),
    .D(data_in_2[9]),
    .CLK(n41_6) 
);
  DFF data_write_8_s0 (
    .Q(data_write[8]),
    .D(data_in_2[8]),
    .CLK(n41_6) 
);
  DFF data_write_7_s0 (
    .Q(data_write[7]),
    .D(data_in_2[7]),
    .CLK(n41_6) 
);
  DFF data_write_6_s0 (
    .Q(data_write[6]),
    .D(data_in_2[6]),
    .CLK(n41_6) 
);
  DFF data_write_5_s0 (
    .Q(data_write[5]),
    .D(data_in_2[5]),
    .CLK(n41_6) 
);
  DFF data_write_4_s0 (
    .Q(data_write[4]),
    .D(data_in_2[4]),
    .CLK(n41_6) 
);
  DFF data_write_3_s0 (
    .Q(data_write[3]),
    .D(data_in_2[3]),
    .CLK(n41_6) 
);
  DFF data_write_2_s0 (
    .Q(data_write[2]),
    .D(data_in_2[2]),
    .CLK(n41_6) 
);
  DFF data_write_1_s0 (
    .Q(data_write[1]),
    .D(data_in_2[1]),
    .CLK(n41_6) 
);
  DFF data_write_0_s0 (
    .Q(data_write[0]),
    .D(data_in_2[0]),
    .CLK(n41_6) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n403_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n404_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n405_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n406_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n407_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n408_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n467_s0 (
    .Q(n467_3),
    .D(n494_17),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFFE n468_s0 (
    .Q(n468_3),
    .D(n534_14),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFFE n469_s0 (
    .Q(n469_3),
    .D(n574_14),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n382_3),
    .CLK(n41_6) 
);
  DFFE n507_s0 (
    .Q(n507_3),
    .D(n506_3),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n494_15),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n345_13),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE data_out_15_s0 (
    .Q(data_out_2[15]),
    .D(data_out_2[11]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_out_2[14]),
    .D(data_out_2[10]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_out_2[13]),
    .D(data_out_2[9]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_out_2[12]),
    .D(data_out_2[8]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_out_2[11]),
    .D(data_out_2[7]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_2[10]),
    .D(data_out_2[6]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_2[9]),
    .D(data_out_2[5]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_2[8]),
    .D(data_out_2[4]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_2[7]),
    .D(data_out_2[3]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_2[6]),
    .D(data_out_2[2]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_2[5]),
    .D(data_out_2[1]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_2[4]),
    .D(data_out_2[0]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_2[3]),
    .D(mem_sio_2_in[3]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_2[2]),
    .D(mem_sio_2_in[2]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_2[1]),
    .D(mem_sio_2_in[1]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_2[0]),
    .D(mem_sio_2_in[0]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFFRE delay_s1 (
    .Q(delay),
    .D(n243_11),
    .CLK(n41_6),
    .CE(n243_9),
    .RESET(n416_4) 
);
defparam delay_s1.INIT=1'b0;
  DFFSE ended_s2 (
    .Q(ended),
    .D(n402_9),
    .CLK(n41_6),
    .CE(n402_7),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver_0 */
module memory_driver_1 (
  n41_6,
  qpi_on_Z,
  n139_5,
  n494_18,
  n345_14,
  burst_mode,
  quad_start_mcu,
  spi_start,
  n506_6,
  n347_12,
  mem_sio_0_10,
  data_in_3,
  mem_sio_3_in,
  step,
  address_reg,
  read_write,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  data_out_3
)
;
input n41_6;
input qpi_on_Z;
input n139_5;
input n494_18;
input n345_14;
input burst_mode;
input quad_start_mcu;
input spi_start;
input n506_6;
input n347_12;
input mem_sio_0_10;
input [15:0] data_in_3;
input [3:0] mem_sio_3_in;
input [2:0] step;
input [22:1] address_reg;
input [1:0] read_write;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output [15:0] data_out_3;
wire n403_4;
wire n404_4;
wire n405_4;
wire n406_4;
wire n407_4;
wire n408_4;
wire n767_3;
wire n382_3;
wire n489_3;
wire n506_3;
wire n416_4;
wire n243_9;
wire reading_8;
wire writing_8;
wire n494_15;
wire n494_17;
wire n534_14;
wire n574_14;
wire n345_13;
wire n347_10;
wire n402_7;
wire n402_9;
wire n403_5;
wire n406_5;
wire n408_5;
wire n767_4;
wire n382_4;
wire n382_5;
wire n506_4;
wire mem_sio_0_7;
wire mem_sio_0_8;
wire reading_9;
wire writing_9;
wire n494_18_3;
wire n494_19;
wire n494_20;
wire n534_15;
wire n534_16;
wire n574_15;
wire n574_16;
wire n574_17;
wire n243_13;
wire n347_11;
wire n402_10;
wire n405_6;
wire n382_6;
wire n382_7;
wire n382_8;
wire n382_9;
wire n382_10;
wire n506_6_4;
wire n494_21;
wire n494_22;
wire n494_23;
wire n534_17;
wire n534_18;
wire n534_19;
wire n534_20;
wire n574_18;
wire n574_19;
wire n574_20;
wire n574_21;
wire n402_11;
wire n382_11;
wire n382_12;
wire n382_13;
wire n382_14;
wire n494_24;
wire n494_25;
wire n534_21;
wire n534_22;
wire n574_22;
wire n405_8;
wire n243_15;
wire writing_12;
wire n243_17;
wire n506_8;
wire n407_8;
wire n407_10;
wire n385_6;
wire mem_sio_0_10_5;
wire acq_rd;
wire n467_3;
wire n468_3;
wire n469_3;
wire n507_3;
wire reading;
wire writing;
wire delay;
wire ended;
wire [15:0] data_write;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire VCC;
wire GND;
  LUT4 n403_s1 (
    .F(n403_4),
    .I0(counter[4]),
    .I1(n403_5),
    .I2(counter[5]),
    .I3(qpi_on_Z) 
);
defparam n403_s1.INIT=16'h7800;
  LUT3 n404_s1 (
    .F(n404_4),
    .I0(n402_9),
    .I1(counter[4]),
    .I2(n403_5) 
);
defparam n404_s1.INIT=8'h14;
  LUT4 n405_s1 (
    .F(n405_4),
    .I0(counter[2]),
    .I1(n405_8),
    .I2(n402_9),
    .I3(counter[3]) 
);
defparam n405_s1.INIT=16'h0708;
  LUT4 n406_s1 (
    .F(n406_4),
    .I0(n406_5),
    .I1(n402_9),
    .I2(counter[2]),
    .I3(n405_8) 
);
defparam n406_s1.INIT=16'h0130;
  LUT4 n407_s1 (
    .F(n407_4),
    .I0(qpi_on_Z),
    .I1(n407_8),
    .I2(counter[1]),
    .I3(n407_10) 
);
defparam n407_s1.INIT=16'h0EE0;
  LUT3 n408_s1 (
    .F(n408_4),
    .I0(n402_9),
    .I1(n408_5),
    .I2(counter[0]) 
);
defparam n408_s1.INIT=8'h41;
  LUT4 n767_s0 (
    .F(n767_3),
    .I0(n767_4),
    .I1(counter[5]),
    .I2(n385_6),
    .I3(reading) 
);
defparam n767_s0.INIT=16'h0100;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(n345_13),
    .I2(n382_5),
    .I3(n506_3) 
);
defparam n382_s0.INIT=16'hEE0F;
  LUT4 n489_s0 (
    .F(n489_3),
    .I0(n408_5),
    .I1(qpi_on_Z),
    .I2(n407_8),
    .I3(n506_3) 
);
defparam n489_s0.INIT=16'hFF10;
  LUT4 n506_s0 (
    .F(n506_3),
    .I0(n506_4),
    .I1(n407_8),
    .I2(n506_8),
    .I3(n385_6) 
);
defparam n506_s0.INIT=16'h00F4;
  LUT4 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(mem_sio_0_10_5),
    .I1(mem_sio_0_7),
    .I2(mem_sio_0_8),
    .I3(n139_5) 
);
defparam mem_sio_0_s2.INIT=16'h00EF;
  LUT4 n416_s1 (
    .F(n416_4),
    .I0(reading),
    .I1(n407_8),
    .I2(n385_6),
    .I3(writing) 
);
defparam n416_s1.INIT=16'hFEFF;
  LUT3 n243_s5 (
    .F(n243_9),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(n243_17) 
);
defparam n243_s5.INIT=8'hBF;
  LUT4 reading_s4 (
    .F(reading_8),
    .I0(counter[5]),
    .I1(reading_9),
    .I2(n494_15),
    .I3(n385_6) 
);
defparam reading_s4.INIT=16'h00F4;
  LUT4 writing_s4 (
    .F(writing_8),
    .I0(writing_9),
    .I1(writing_12),
    .I2(n345_13),
    .I3(n385_6) 
);
defparam writing_s4.INIT=16'h00F8;
  LUT4 n494_s11 (
    .F(n494_15),
    .I0(counter[2]),
    .I1(n494_18),
    .I2(n494_18_3),
    .I3(n407_8) 
);
defparam n494_s11.INIT=16'h4000;
  LUT4 n494_s12 (
    .F(n494_17),
    .I0(n494_19),
    .I1(n407_8),
    .I2(n494_15),
    .I3(n494_20) 
);
defparam n494_s12.INIT=16'hFFF4;
  LUT4 n534_s10 (
    .F(n534_14),
    .I0(n407_8),
    .I1(n534_15),
    .I2(counter[2]),
    .I3(n534_16) 
);
defparam n534_s10.INIT=16'h20FF;
  LUT4 n574_s10 (
    .F(n574_14),
    .I0(n574_15),
    .I1(n574_16),
    .I2(n407_8),
    .I3(n574_17) 
);
defparam n574_s10.INIT=16'hFF70;
  LUT4 n345_s9 (
    .F(n345_13),
    .I0(counter[2]),
    .I1(n345_14),
    .I2(n494_18_3),
    .I3(n407_8) 
);
defparam n345_s9.INIT=16'h4000;
  LUT3 n347_s5 (
    .F(n347_10),
    .I0(burst_mode),
    .I1(n345_13),
    .I2(n347_11) 
);
defparam n347_s5.INIT=8'hF8;
  LUT3 n402_s3 (
    .F(n402_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(n402_9) 
);
defparam n402_s3.INIT=8'hFE;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_5),
    .I1(n469_3),
    .I2(n507_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_5),
    .I1(n468_3),
    .I2(n507_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_5),
    .I1(n467_3),
    .I2(n507_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT3 n402_s4 (
    .F(n402_9),
    .I0(n407_8),
    .I1(qpi_on_Z),
    .I2(n402_10) 
);
defparam n402_s4.INIT=8'hF1;
  LUT3 n403_s2 (
    .F(n403_5),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(n405_8) 
);
defparam n403_s2.INIT=8'h80;
  LUT2 n406_s2 (
    .F(n406_5),
    .I0(delay),
    .I1(writing_9) 
);
defparam n406_s2.INIT=4'h8;
  LUT3 n408_s2 (
    .F(n408_5),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam n408_s2.INIT=8'h10;
  LUT4 n767_s1 (
    .F(n767_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n405_6) 
);
defparam n767_s1.INIT=16'hBFFD;
  LUT4 n382_s1 (
    .F(n382_4),
    .I0(n382_6),
    .I1(n382_7),
    .I2(n382_8),
    .I3(n407_8) 
);
defparam n382_s1.INIT=16'hBBF0;
  LUT4 n382_s2 (
    .F(n382_5),
    .I0(step[2]),
    .I1(n382_9),
    .I2(mem_sio_reg[0]),
    .I3(n382_10) 
);
defparam n382_s2.INIT=16'hEE0F;
  LUT4 n506_s1 (
    .F(n506_4),
    .I0(n506_6),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n506_s1.INIT=16'h000E;
  LUT4 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(counter[2]),
    .I1(n345_14),
    .I2(n494_18_3),
    .I3(counter[3]) 
);
defparam mem_sio_0_s4.INIT=16'h2B00;
  LUT2 mem_sio_0_s5 (
    .F(mem_sio_0_8),
    .I0(counter[5]),
    .I1(counter[4]) 
);
defparam mem_sio_0_s5.INIT=4'h1;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[3]),
    .I1(counter[4]),
    .I2(reading),
    .I3(writing_12) 
);
defparam reading_s5.INIT=16'h4000;
  LUT4 writing_s5 (
    .F(writing_9),
    .I0(reading),
    .I1(writing),
    .I2(counter[3]),
    .I3(mem_sio_0_8) 
);
defparam writing_s5.INIT=16'h4000;
  LUT2 n494_s13 (
    .F(n494_18_3),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n494_s13.INIT=4'h1;
  LUT4 n494_s14 (
    .F(n494_19),
    .I0(counter[2]),
    .I1(n494_21),
    .I2(n494_22),
    .I3(counter[0]) 
);
defparam n494_s14.INIT=16'h0FDD;
  LUT2 n494_s15 (
    .F(n494_20),
    .I0(n243_17),
    .I1(n494_23) 
);
defparam n494_s15.INIT=4'h2;
  LUT4 n534_s11 (
    .F(n534_15),
    .I0(address_reg[2]),
    .I1(address_reg[10]),
    .I2(counter[0]),
    .I3(n534_17) 
);
defparam n534_s11.INIT=16'h5F30;
  LUT4 n534_s12 (
    .F(n534_16),
    .I0(n534_18),
    .I1(n534_19),
    .I2(n494_15),
    .I3(n534_20) 
);
defparam n534_s12.INIT=16'h000D;
  LUT4 n574_s11 (
    .F(n574_15),
    .I0(reading),
    .I1(n243_13),
    .I2(n574_18),
    .I3(counter[2]) 
);
defparam n574_s11.INIT=16'hF077;
  LUT4 n574_s12 (
    .F(n574_16),
    .I0(counter[1]),
    .I1(n574_19),
    .I2(n574_20),
    .I3(counter[0]) 
);
defparam n574_s12.INIT=16'hDD0F;
  LUT2 n574_s13 (
    .F(n574_17),
    .I0(n243_17),
    .I1(n574_21) 
);
defparam n574_s13.INIT=4'h2;
  LUT2 n243_s8 (
    .F(n243_13),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n243_s8.INIT=4'h4;
  LUT4 n347_s6 (
    .F(n347_11),
    .I0(counter[2]),
    .I1(n494_18_3),
    .I2(writing_9),
    .I3(n347_12) 
);
defparam n347_s6.INIT=16'h4000;
  LUT4 n402_s5 (
    .F(n402_10),
    .I0(n402_11),
    .I1(counter[5]),
    .I2(n408_5),
    .I3(writing_12) 
);
defparam n402_s5.INIT=16'h0100;
  LUT2 n405_s3 (
    .F(n405_6),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n405_s3.INIT=4'h8;
  LUT4 n382_s3 (
    .F(n382_6),
    .I0(reading),
    .I1(address_reg[8]),
    .I2(counter[2]),
    .I3(n243_13) 
);
defparam n382_s3.INIT=16'hCA00;
  LUT4 n382_s4 (
    .F(n382_7),
    .I0(n382_11),
    .I1(n382_12),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n382_s4.INIT=16'hA83F;
  LUT4 n382_s5 (
    .F(n382_8),
    .I0(data_write[8]),
    .I1(data_write[0]),
    .I2(counter[0]),
    .I3(n382_13) 
);
defparam n382_s5.INIT=16'hC0AF;
  LUT4 n382_s6 (
    .F(n382_9),
    .I0(counter[0]),
    .I1(step[0]),
    .I2(counter[1]),
    .I3(n382_14) 
);
defparam n382_s6.INIT=16'hF71E;
  LUT3 n382_s7 (
    .F(n382_10),
    .I0(qpi_on_Z),
    .I1(n408_5),
    .I2(n407_8) 
);
defparam n382_s7.INIT=8'h10;
  LUT4 n506_s3 (
    .F(n506_6_4),
    .I0(counter[3]),
    .I1(writing),
    .I2(n243_13),
    .I3(reading) 
);
defparam n506_s3.INIT=16'h50C8;
  LUT3 n494_s16 (
    .F(n494_21),
    .I0(address_reg[15]),
    .I1(address_reg[7]),
    .I2(counter[1]) 
);
defparam n494_s16.INIT=8'h35;
  LUT4 n494_s17 (
    .F(n494_22),
    .I0(address_reg[11]),
    .I1(counter[2]),
    .I2(n494_24),
    .I3(counter[1]) 
);
defparam n494_s17.INIT=16'h0FBB;
  LUT4 n494_s18 (
    .F(n494_23),
    .I0(data_write[3]),
    .I1(data_write[11]),
    .I2(counter[0]),
    .I3(n494_25) 
);
defparam n494_s18.INIT=16'h5F30;
  LUT4 n534_s13 (
    .F(n534_17),
    .I0(address_reg[6]),
    .I1(address_reg[14]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n534_s13.INIT=16'hF503;
  LUT4 n534_s14 (
    .F(n534_18),
    .I0(n534_21),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(mem_sio_0_8) 
);
defparam n534_s14.INIT=16'h1000;
  LUT4 n534_s15 (
    .F(n534_19),
    .I0(address_reg[18]),
    .I1(address_reg[22]),
    .I2(counter[3]),
    .I3(counter[0]) 
);
defparam n534_s15.INIT=16'hF503;
  LUT4 n534_s16 (
    .F(n534_20),
    .I0(data_write[14]),
    .I1(counter[0]),
    .I2(n534_22),
    .I3(n243_17) 
);
defparam n534_s16.INIT=16'hE000;
  LUT4 n574_s14 (
    .F(n574_18),
    .I0(address_reg[9]),
    .I1(address_reg[5]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n574_s14.INIT=16'hF53F;
  LUT3 n574_s15 (
    .F(n574_19),
    .I0(address_reg[17]),
    .I1(address_reg[1]),
    .I2(counter[2]) 
);
defparam n574_s15.INIT=8'h35;
  LUT4 n574_s16 (
    .F(n574_20),
    .I0(address_reg[13]),
    .I1(address_reg[21]),
    .I2(counter[1]),
    .I3(counter[2]) 
);
defparam n574_s16.INIT=16'h0ACF;
  LUT4 n574_s17 (
    .F(n574_21),
    .I0(data_write[1]),
    .I1(data_write[9]),
    .I2(counter[0]),
    .I3(n574_22) 
);
defparam n574_s17.INIT=16'h5F30;
  LUT4 n402_s6 (
    .F(n402_11),
    .I0(writing),
    .I1(counter[4]),
    .I2(reading),
    .I3(counter[3]) 
);
defparam n402_s6.INIT=16'hFD3F;
  LUT4 n382_s8 (
    .F(n382_11),
    .I0(address_reg[16]),
    .I1(address_reg[4]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n382_s8.INIT=16'hF53F;
  LUT4 n382_s9 (
    .F(n382_12),
    .I0(address_reg[20]),
    .I1(address_reg[12]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n382_s9.INIT=16'h0CF5;
  LUT4 n382_s10 (
    .F(n382_13),
    .I0(data_write[4]),
    .I1(data_write[12]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n382_s10.INIT=16'hF503;
  LUT4 n382_s11 (
    .F(n382_14),
    .I0(counter[2]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(step[1]) 
);
defparam n382_s11.INIT=16'h28CF;
  LUT3 n494_s19 (
    .F(n494_24),
    .I0(address_reg[19]),
    .I1(address_reg[3]),
    .I2(counter[2]) 
);
defparam n494_s19.INIT=8'h35;
  LUT4 n494_s20 (
    .F(n494_25),
    .I0(data_write[7]),
    .I1(data_write[15]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n494_s20.INIT=16'hF503;
  LUT2 n534_s17 (
    .F(n534_21),
    .I0(data_write[6]),
    .I1(counter[3]) 
);
defparam n534_s17.INIT=4'h4;
  LUT4 n534_s18 (
    .F(n534_22),
    .I0(data_write[10]),
    .I1(data_write[2]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n534_s18.INIT=16'hC0AF;
  LUT4 n574_s18 (
    .F(n574_22),
    .I0(data_write[5]),
    .I1(data_write[13]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n574_s18.INIT=16'hF503;
  LUT3 n405_s4 (
    .F(n405_8),
    .I0(n408_5),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n405_s4.INIT=8'h40;
  LUT4 n243_s9 (
    .F(n243_15),
    .I0(acq_rd),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n243_17) 
);
defparam n243_s9.INIT=16'h2000;
  LUT3 writing_s7 (
    .F(writing_12),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam writing_s7.INIT=8'h02;
  LUT4 n243_s10 (
    .F(n243_17),
    .I0(counter[2]),
    .I1(counter[3]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n243_s10.INIT=16'h0004;
  LUT4 n506_s4 (
    .F(n506_8),
    .I0(counter[2]),
    .I1(n506_6_4),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n506_s4.INIT=16'h0004;
  LUT3 n407_s4 (
    .F(n407_8),
    .I0(counter[3]),
    .I1(counter[5]),
    .I2(counter[4]) 
);
defparam n407_s4.INIT=8'h01;
  LUT4 n407_s5 (
    .F(n407_10),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(counter[0]) 
);
defparam n407_s5.INIT=16'hEF00;
  LUT4 n385_s2 (
    .F(n385_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n385_s2.INIT=16'h10FF;
  LUT4 mem_sio_0_s6 (
    .F(mem_sio_0_10_5),
    .I0(n408_5),
    .I1(read_write[1]),
    .I2(read_write[0]),
    .I3(mem_sio_0_10) 
);
defparam mem_sio_0_s6.INIT=16'hEF00;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  DFFR acq_rd_s0 (
    .Q(acq_rd),
    .D(n347_10),
    .CLK(n41_6),
    .RESET(n385_6) 
);
  DFF data_write_15_s0 (
    .Q(data_write[15]),
    .D(data_in_3[15]),
    .CLK(n41_6) 
);
  DFF data_write_14_s0 (
    .Q(data_write[14]),
    .D(data_in_3[14]),
    .CLK(n41_6) 
);
  DFF data_write_13_s0 (
    .Q(data_write[13]),
    .D(data_in_3[13]),
    .CLK(n41_6) 
);
  DFF data_write_12_s0 (
    .Q(data_write[12]),
    .D(data_in_3[12]),
    .CLK(n41_6) 
);
  DFF data_write_11_s0 (
    .Q(data_write[11]),
    .D(data_in_3[11]),
    .CLK(n41_6) 
);
  DFF data_write_10_s0 (
    .Q(data_write[10]),
    .D(data_in_3[10]),
    .CLK(n41_6) 
);
  DFF data_write_9_s0 (
    .Q(data_write[9]),
    .D(data_in_3[9]),
    .CLK(n41_6) 
);
  DFF data_write_8_s0 (
    .Q(data_write[8]),
    .D(data_in_3[8]),
    .CLK(n41_6) 
);
  DFF data_write_7_s0 (
    .Q(data_write[7]),
    .D(data_in_3[7]),
    .CLK(n41_6) 
);
  DFF data_write_6_s0 (
    .Q(data_write[6]),
    .D(data_in_3[6]),
    .CLK(n41_6) 
);
  DFF data_write_5_s0 (
    .Q(data_write[5]),
    .D(data_in_3[5]),
    .CLK(n41_6) 
);
  DFF data_write_4_s0 (
    .Q(data_write[4]),
    .D(data_in_3[4]),
    .CLK(n41_6) 
);
  DFF data_write_3_s0 (
    .Q(data_write[3]),
    .D(data_in_3[3]),
    .CLK(n41_6) 
);
  DFF data_write_2_s0 (
    .Q(data_write[2]),
    .D(data_in_3[2]),
    .CLK(n41_6) 
);
  DFF data_write_1_s0 (
    .Q(data_write[1]),
    .D(data_in_3[1]),
    .CLK(n41_6) 
);
  DFF data_write_0_s0 (
    .Q(data_write[0]),
    .D(data_in_3[0]),
    .CLK(n41_6) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n403_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n404_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n405_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n406_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n407_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n408_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n467_s0 (
    .Q(n467_3),
    .D(n494_17),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFFE n468_s0 (
    .Q(n468_3),
    .D(n534_14),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFFE n469_s0 (
    .Q(n469_3),
    .D(n574_14),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n382_3),
    .CLK(n41_6) 
);
  DFFE n507_s0 (
    .Q(n507_3),
    .D(n506_3),
    .CLK(n41_6),
    .CE(n489_3) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n494_15),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n345_13),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE data_out_15_s0 (
    .Q(data_out_3[15]),
    .D(data_out_3[11]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_out_3[14]),
    .D(data_out_3[10]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_out_3[13]),
    .D(data_out_3[9]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_out_3[12]),
    .D(data_out_3[8]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_out_3[11]),
    .D(data_out_3[7]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_3[10]),
    .D(data_out_3[6]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_3[9]),
    .D(data_out_3[5]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_3[8]),
    .D(data_out_3[4]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_3[7]),
    .D(data_out_3[3]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_3[6]),
    .D(data_out_3[2]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_3[5]),
    .D(data_out_3[1]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_3[4]),
    .D(data_out_3[0]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_3[3]),
    .D(mem_sio_3_in[3]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_3[2]),
    .D(mem_sio_3_in[2]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_3[1]),
    .D(mem_sio_3_in[1]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_3[0]),
    .D(mem_sio_3_in[0]),
    .CLK(n41_6),
    .CE(n767_3) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFFRE delay_s1 (
    .Q(delay),
    .D(n243_15),
    .CLK(n41_6),
    .CE(n243_9),
    .RESET(n416_4) 
);
defparam delay_s1.INIT=1'b0;
  DFFSE ended_s2 (
    .Q(ended),
    .D(n402_9),
    .CLK(n41_6),
    .CE(n402_7),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver_1 */
module psram (
  clk_PSRAM,
  quad_start_mcu,
  burst_mode,
  stop_acquisition,
  BRAM_empty_Z,
  address,
  data_in_1,
  mem_sio_1_in,
  read_write,
  data_in_2,
  mem_sio_2_in,
  data_in_3,
  mem_sio_3_in,
  qpi_on_Z,
  mem_clk_enabled_d,
  acq_rd_Z,
  next_write_Z,
  prev_ended,
  ended,
  mem_ce_d,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  mem_sio_0_5_6,
  n28_6_7,
  n27_6_8,
  n26_6_9,
  n29_8_10,
  mem_sio_0_5_11,
  n28_6_12,
  n27_6_13,
  n26_6_14,
  n29_8_15,
  data_out_1,
  data_out_2,
  data_out_3
)
;
input clk_PSRAM;
input quad_start_mcu;
input burst_mode;
input stop_acquisition;
input BRAM_empty_Z;
input [22:1] address;
input [15:0] data_in_1;
input [3:0] mem_sio_1_in;
input [1:0] read_write;
input [15:0] data_in_2;
input [3:0] mem_sio_2_in;
input [15:0] data_in_3;
input [3:0] mem_sio_3_in;
output qpi_on_Z;
output mem_clk_enabled_d;
output acq_rd_Z;
output next_write_Z;
output prev_ended;
output ended;
output mem_ce_d;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output mem_sio_0_5_6;
output n28_6_7;
output n27_6_8;
output n26_6_9;
output n29_8_10;
output mem_sio_0_5_11;
output n28_6_12;
output n27_6_13;
output n26_6_14;
output n29_8_15;
output [15:0] data_out_1;
output [15:0] data_out_2;
output [15:0] data_out_3;
wire n148_3;
wire n109_4;
wire n196_10;
wire step_0_8;
wire n187_18;
wire n190_16;
wire n196_12;
wire n193_20;
wire n109_5;
wire n109_6;
wire step_2_10;
wire n100_8;
wire n139_5;
wire spi_start;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_2;
wire n97_1;
wire n97_2;
wire n96_1;
wire n96_2;
wire n95_1;
wire n95_2;
wire n94_1;
wire n94_2;
wire n93_1;
wire n93_2;
wire n92_1;
wire n92_2;
wire n91_1;
wire n91_2;
wire n90_1;
wire n90_2;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_0_COUT;
wire n494_18;
wire n345_14;
wire n506_6;
wire n347_12;
wire mem_sio_0_10;
wire n41_6;
wire [15:0] timer;
wire [2:0] step;
wire [22:1] address_reg;
wire VCC;
wire GND;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n148_s0.INIT=8'h10;
  LUT4 n109_s1 (
    .F(n109_4),
    .I0(n109_5),
    .I1(timer[12]),
    .I2(n139_5),
    .I3(n109_6) 
);
defparam n109_s1.INIT=16'h8000;
  LUT3 n196_s6 (
    .F(n196_10),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n196_s6.INIT=8'h1E;
  LUT3 step_2_s4 (
    .F(step_0_8),
    .I0(n139_5),
    .I1(step_2_10),
    .I2(n109_4) 
);
defparam step_2_s4.INIT=8'hF4;
  LUT3 n187_s14 (
    .F(n187_18),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10) 
);
defparam n187_s14.INIT=8'h80;
  LUT3 n190_s12 (
    .F(n190_16),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10) 
);
defparam n190_s12.INIT=8'h60;
  LUT4 n196_s7 (
    .F(n196_12),
    .I0(step[1]),
    .I1(step[0]),
    .I2(step[2]),
    .I3(step_2_10) 
);
defparam n196_s7.INIT=16'h000E;
  LUT4 n193_s15 (
    .F(n193_20),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10),
    .I3(n109_4) 
);
defparam n193_s15.INIT=16'hFF40;
  LUT3 n109_s2 (
    .F(n109_5),
    .I0(timer[13]),
    .I1(timer[15]),
    .I2(timer[14]) 
);
defparam n109_s2.INIT=8'h10;
  LUT4 n109_s3 (
    .F(n109_6),
    .I0(timer[8]),
    .I1(timer[9]),
    .I2(timer[10]),
    .I3(timer[11]) 
);
defparam n109_s3.INIT=16'h0001;
  LUT3 step_2_s5 (
    .F(step_2_10),
    .I0(step[2]),
    .I1(prev_ended),
    .I2(ended) 
);
defparam step_2_s5.INIT=8'h10;
  LUT4 mem_clk_enabled_d_s0 (
    .F(mem_clk_enabled_d),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(clk_PSRAM) 
);
defparam mem_clk_enabled_d_s0.INIT=16'hFE00;
  LUT4 n100_s3 (
    .F(n100_8),
    .I0(timer[0]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(step[2]) 
);
defparam n100_s3.INIT=16'hAAA9;
  LUT3 n139_s1 (
    .F(n139_5),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n139_s1.INIT=8'h01;
  DFFRE timer_14_s0 (
    .Q(timer[14]),
    .D(n86_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_14_s0.INIT=1'b0;
  DFFRE timer_13_s0 (
    .Q(timer[13]),
    .D(n87_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_13_s0.INIT=1'b0;
  DFFRE timer_12_s0 (
    .Q(timer[12]),
    .D(n88_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_12_s0.INIT=1'b0;
  DFFRE timer_11_s0 (
    .Q(timer[11]),
    .D(n89_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_11_s0.INIT=1'b0;
  DFFRE timer_10_s0 (
    .Q(timer[10]),
    .D(n90_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_10_s0.INIT=1'b0;
  DFFRE timer_9_s0 (
    .Q(timer[9]),
    .D(n91_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_9_s0.INIT=1'b0;
  DFFRE timer_8_s0 (
    .Q(timer[8]),
    .D(n92_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_8_s0.INIT=1'b0;
  DFFRE timer_7_s0 (
    .Q(timer[7]),
    .D(n93_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_7_s0.INIT=1'b0;
  DFFRE timer_6_s0 (
    .Q(timer[6]),
    .D(n94_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_6_s0.INIT=1'b0;
  DFFRE timer_5_s0 (
    .Q(timer[5]),
    .D(n95_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_5_s0.INIT=1'b0;
  DFFRE timer_4_s0 (
    .Q(timer[4]),
    .D(n96_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_4_s0.INIT=1'b0;
  DFFRE timer_3_s0 (
    .Q(timer[3]),
    .D(n97_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_3_s0.INIT=1'b0;
  DFFRE timer_2_s0 (
    .Q(timer[2]),
    .D(n98_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_2_s0.INIT=1'b0;
  DFFRE timer_1_s0 (
    .Q(timer[1]),
    .D(n99_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_1_s0.INIT=1'b0;
  DFFRE timer_15_s0 (
    .Q(timer[15]),
    .D(n85_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_15_s0.INIT=1'b0;
  DFFE qpi_on_s4 (
    .Q(qpi_on_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n148_3) 
);
defparam qpi_on_s4.INIT=1'b0;
  DFFE step_2_s2 (
    .Q(step[2]),
    .D(n187_18),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_2_s2.INIT=1'b0;
  DFFE step_1_s2 (
    .Q(step[1]),
    .D(n190_16),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_1_s2.INIT=1'b0;
  DFFE step_0_s2 (
    .Q(step[0]),
    .D(n193_20),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_0_s2.INIT=1'b0;
  DFFE spi_start_s1 (
    .Q(spi_start),
    .D(n196_12),
    .CLK(clk_PSRAM),
    .CE(n196_10) 
);
defparam spi_start_s1.INIT=1'b0;
  DFFR timer_0_s1 (
    .Q(timer[0]),
    .D(n100_8),
    .CLK(clk_PSRAM),
    .RESET(n109_4) 
);
defparam timer_0_s1.INIT=1'b0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(timer[1]),
    .I1(timer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_2),
    .I0(timer[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n97_s (
    .SUM(n97_1),
    .COUT(n97_2),
    .I0(timer[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n98_2) 
);
defparam n97_s.ALU_MODE=0;
  ALU n96_s (
    .SUM(n96_1),
    .COUT(n96_2),
    .I0(timer[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n97_2) 
);
defparam n96_s.ALU_MODE=0;
  ALU n95_s (
    .SUM(n95_1),
    .COUT(n95_2),
    .I0(timer[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n96_2) 
);
defparam n95_s.ALU_MODE=0;
  ALU n94_s (
    .SUM(n94_1),
    .COUT(n94_2),
    .I0(timer[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n95_2) 
);
defparam n94_s.ALU_MODE=0;
  ALU n93_s (
    .SUM(n93_1),
    .COUT(n93_2),
    .I0(timer[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n94_2) 
);
defparam n93_s.ALU_MODE=0;
  ALU n92_s (
    .SUM(n92_1),
    .COUT(n92_2),
    .I0(timer[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n93_2) 
);
defparam n92_s.ALU_MODE=0;
  ALU n91_s (
    .SUM(n91_1),
    .COUT(n91_2),
    .I0(timer[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n92_2) 
);
defparam n91_s.ALU_MODE=0;
  ALU n90_s (
    .SUM(n90_1),
    .COUT(n90_2),
    .I0(timer[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n91_2) 
);
defparam n90_s.ALU_MODE=0;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(timer[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n90_2) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(timer[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(timer[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(timer[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_0_COUT),
    .I0(timer[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  memory_driver PSRAM1 (
    .qpi_on_Z(qpi_on_Z),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n139_5(n139_5),
    .burst_mode(burst_mode),
    .stop_acquisition(stop_acquisition),
    .BRAM_empty_Z(BRAM_empty_Z),
    .clk_PSRAM(clk_PSRAM),
    .address(address[22:1]),
    .data_in_1(data_in_1[15:0]),
    .mem_sio_1_in(mem_sio_1_in[3:0]),
    .step(step[2:0]),
    .read_write(read_write[1:0]),
    .acq_rd_Z(acq_rd_Z),
    .next_write_Z(next_write_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .mem_sio_0_5(mem_sio_0_5),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .n494_18(n494_18),
    .n345_14(n345_14),
    .n506_6(n506_6),
    .n347_12(n347_12),
    .mem_sio_0_10(mem_sio_0_10),
    .n29_8(n29_8),
    .n41_6(n41_6),
    .address_reg(address_reg[22:1]),
    .data_out_1(data_out_1[15:0])
);
  memory_driver_0 PSRAM2 (
    .n41_6(n41_6),
    .qpi_on_Z(qpi_on_Z),
    .n139_5(n139_5),
    .n494_18(n494_18),
    .n345_14(n345_14),
    .burst_mode(burst_mode),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n506_6(n506_6),
    .mem_sio_0_10(mem_sio_0_10),
    .n347_12(n347_12),
    .data_in_2(data_in_2[15:0]),
    .mem_sio_2_in(mem_sio_2_in[3:0]),
    .address_reg(address_reg[22:1]),
    .step(step[2:0]),
    .mem_sio_0_5(mem_sio_0_5_6),
    .n28_6(n28_6_7),
    .n27_6(n27_6_8),
    .n26_6(n26_6_9),
    .n29_8(n29_8_10),
    .data_out_2(data_out_2[15:0])
);
  memory_driver_1 PSRAM3 (
    .n41_6(n41_6),
    .qpi_on_Z(qpi_on_Z),
    .n139_5(n139_5),
    .n494_18(n494_18),
    .n345_14(n345_14),
    .burst_mode(burst_mode),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n506_6(n506_6),
    .n347_12(n347_12),
    .mem_sio_0_10(mem_sio_0_10),
    .data_in_3(data_in_3[15:0]),
    .mem_sio_3_in(mem_sio_3_in[3:0]),
    .step(step[2:0]),
    .address_reg(address_reg[22:1]),
    .read_write(read_write[1:0]),
    .mem_sio_0_5(mem_sio_0_5_11),
    .n28_6(n28_6_12),
    .n27_6(n27_6_13),
    .n26_6(n26_6_14),
    .n29_8(n29_8_15),
    .data_out_3(data_out_3[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* psram */
module uart (
  uart_rx_d,
  clk_PSRAM,
  send_uart,
  read,
  flag_acq_Z,
  UART_finished,
  uart_tx_d,
  trigger_Z,
  samples_after_Z,
  samples_before_Z
)
;
input uart_rx_d;
input clk_PSRAM;
input send_uart;
input [15:0] read;
output flag_acq_Z;
output UART_finished;
output uart_tx_d;
output [7:0] trigger_Z;
output [21:0] samples_after_Z;
output [21:0] samples_before_Z;
wire n791_6;
wire n791_7;
wire n792_6;
wire n792_7;
wire n793_6;
wire n793_7;
wire n794_6;
wire n794_7;
wire n795_6;
wire n795_7;
wire n796_6;
wire n796_7;
wire n797_6;
wire n797_7;
wire n798_6;
wire n798_7;
wire n836_20;
wire n836_21;
wire n836_22;
wire n836_23;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n1715_3;
wire n1723_3;
wire n1731_3;
wire n1739_3;
wire n1747_3;
wire n1755_3;
wire n1763_3;
wire n1787_3;
wire n974_5;
wire n976_5;
wire n978_5;
wire n980_5;
wire n982_5;
wire n984_5;
wire n986_5;
wire n988_5;
wire n1880_4;
wire n152_16;
wire n153_16;
wire n154_15;
wire n155_15;
wire n156_15;
wire n157_15;
wire n158_15;
wire n159_15;
wire n160_15;
wire n161_15;
wire n162_15;
wire n163_15;
wire n164_15;
wire n166_27;
wire n169_7;
wire n573_4;
wire byteReady_8;
wire rxBitNumber_2_8;
wire \buffer[1]_7_8 ;
wire flag_end_tx_6;
wire txBitNumber_2_9;
wire n956_18;
wire n991_26;
wire n1017_16;
wire n1019_13;
wire n1007_17;
wire n992_24;
wire n994_24;
wire n996_24;
wire n997_24;
wire n1000_24;
wire n311_24;
wire n1002_18;
wire rxCounter_11_8;
wire rxState_1_8;
wire \buffer[0]_7_8 ;
wire rxState_2_9;
wire n167_28;
wire n179_15;
wire n178_14;
wire n177_14;
wire n1715_4;
wire n1723_4;
wire n1731_4;
wire n1739_4;
wire n1747_4;
wire n1779_4;
wire n1787_4;
wire n1880_5;
wire n152_17;
wire n152_18;
wire n153_17;
wire n155_16;
wire n156_16;
wire n158_16;
wire n158_17;
wire n159_16;
wire n161_16;
wire n166_28;
wire n573_5;
wire flag_end_tx_7;
wire txBitNumber_2_10;
wire txBitNumber_2_11;
wire n991_27;
wire n1007_18;
wire n992_25;
wire n992_26;
wire n994_25;
wire n996_25;
wire n997_25;
wire n999_25;
wire \buffer[0]_7_9 ;
wire rxState_2_10;
wire n1787_6;
wire n1787_7;
wire n1880_6;
wire n1880_7;
wire n152_19;
wire n152_20;
wire n152_21;
wire n573_6;
wire n573_7;
wire n1880_8;
wire n152_22;
wire n152_23;
wire n152_24;
wire n1787_9;
wire n165_30;
wire n1006_15;
wire n990_24;
wire n1021_15;
wire n1779_6;
wire txState_1_14;
wire n651_6;
wire txCounter_1_10;
wire n1001_26;
wire n999_27;
wire n998_26;
wire n995_26;
wire n993_26;
wire n1004_17;
wire txByteCounter_1_13;
wire txState_0_10;
wire byteReady;
wire n185_1;
wire n185_2;
wire n184_1;
wire n184_2;
wire n183_1;
wire n183_2;
wire n182_1;
wire n182_0_COUT;
wire n791_9;
wire n792_9;
wire n793_9;
wire n794_9;
wire n795_9;
wire n796_9;
wire n797_9;
wire n798_9;
wire n836_25;
wire n836_27;
wire n836_29;
wire n186_6;
wire [7:0] dataIn;
wire [2:0] rxBitNumber;
wire [4:0] rxByteCounter;
wire [7:0] \buffer[8] ;
wire [5:0] \buffer[7] ;
wire [7:0] \buffer[6] ;
wire [7:0] \buffer[5] ;
wire [5:0] \buffer[4] ;
wire [7:0] \buffer[3] ;
wire [7:0] \buffer[2] ;
wire [7:0] dataOut;
wire [7:0] \buffer[1] ;
wire [1:0] txState;
wire [10:0] txCounter;
wire [1:0] txByteCounter;
wire [2:0] txBitNumber;
wire [12:0] rxCounter;
wire [2:0] rxState;
wire [7:0] \buffer[0] ;
wire VCC;
wire GND;
  LUT3 n791_s6 (
    .F(n791_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[1] [7]),
    .I2(txByteCounter[0]) 
);
defparam n791_s6.INIT=8'hCA;
  LUT3 n791_s7 (
    .F(n791_7),
    .I0(\buffer[2] [7]),
    .I1(\buffer[3] [7]),
    .I2(txByteCounter[0]) 
);
defparam n791_s7.INIT=8'hCA;
  LUT3 n792_s6 (
    .F(n792_6),
    .I0(\buffer[0] [6]),
    .I1(\buffer[1] [6]),
    .I2(txByteCounter[0]) 
);
defparam n792_s6.INIT=8'hCA;
  LUT3 n792_s7 (
    .F(n792_7),
    .I0(\buffer[2] [6]),
    .I1(\buffer[3] [6]),
    .I2(txByteCounter[0]) 
);
defparam n792_s7.INIT=8'hCA;
  LUT3 n793_s6 (
    .F(n793_6),
    .I0(\buffer[0] [5]),
    .I1(\buffer[1] [5]),
    .I2(txByteCounter[0]) 
);
defparam n793_s6.INIT=8'hCA;
  LUT3 n793_s7 (
    .F(n793_7),
    .I0(\buffer[2] [5]),
    .I1(\buffer[3] [5]),
    .I2(txByteCounter[0]) 
);
defparam n793_s7.INIT=8'hCA;
  LUT3 n794_s6 (
    .F(n794_6),
    .I0(\buffer[0] [4]),
    .I1(\buffer[1] [4]),
    .I2(txByteCounter[0]) 
);
defparam n794_s6.INIT=8'hCA;
  LUT3 n794_s7 (
    .F(n794_7),
    .I0(\buffer[2] [4]),
    .I1(\buffer[3] [4]),
    .I2(txByteCounter[0]) 
);
defparam n794_s7.INIT=8'hCA;
  LUT3 n795_s6 (
    .F(n795_6),
    .I0(\buffer[0] [3]),
    .I1(\buffer[1] [3]),
    .I2(txByteCounter[0]) 
);
defparam n795_s6.INIT=8'hCA;
  LUT3 n795_s7 (
    .F(n795_7),
    .I0(\buffer[2] [3]),
    .I1(\buffer[3] [3]),
    .I2(txByteCounter[0]) 
);
defparam n795_s7.INIT=8'hCA;
  LUT3 n796_s6 (
    .F(n796_6),
    .I0(\buffer[0] [2]),
    .I1(\buffer[1] [2]),
    .I2(txByteCounter[0]) 
);
defparam n796_s6.INIT=8'hCA;
  LUT3 n796_s7 (
    .F(n796_7),
    .I0(\buffer[2] [2]),
    .I1(\buffer[3] [2]),
    .I2(txByteCounter[0]) 
);
defparam n796_s7.INIT=8'hCA;
  LUT3 n797_s6 (
    .F(n797_6),
    .I0(\buffer[0] [1]),
    .I1(\buffer[1] [1]),
    .I2(txByteCounter[0]) 
);
defparam n797_s6.INIT=8'hCA;
  LUT3 n797_s7 (
    .F(n797_7),
    .I0(\buffer[2] [1]),
    .I1(\buffer[3] [1]),
    .I2(txByteCounter[0]) 
);
defparam n797_s7.INIT=8'hCA;
  LUT3 n798_s6 (
    .F(n798_6),
    .I0(\buffer[0] [0]),
    .I1(\buffer[1] [0]),
    .I2(txByteCounter[0]) 
);
defparam n798_s6.INIT=8'hCA;
  LUT3 n798_s7 (
    .F(n798_7),
    .I0(\buffer[2] [0]),
    .I1(\buffer[3] [0]),
    .I2(txByteCounter[0]) 
);
defparam n798_s7.INIT=8'hCA;
  LUT3 n836_s24 (
    .F(n836_20),
    .I0(dataOut[0]),
    .I1(dataOut[1]),
    .I2(txBitNumber[0]) 
);
defparam n836_s24.INIT=8'hCA;
  LUT3 n836_s25 (
    .F(n836_21),
    .I0(dataOut[2]),
    .I1(dataOut[3]),
    .I2(txBitNumber[0]) 
);
defparam n836_s25.INIT=8'hCA;
  LUT3 n836_s26 (
    .F(n836_22),
    .I0(dataOut[4]),
    .I1(dataOut[5]),
    .I2(txBitNumber[0]) 
);
defparam n836_s26.INIT=8'hCA;
  LUT3 n836_s27 (
    .F(n836_23),
    .I0(dataOut[6]),
    .I1(dataOut[7]),
    .I2(txBitNumber[0]) 
);
defparam n836_s27.INIT=8'hCA;
  LUT3 n651_s0 (
    .F(n651_3),
    .I0(read[7]),
    .I1(dataIn[7]),
    .I2(n651_6) 
);
defparam n651_s0.INIT=8'hAC;
  LUT3 n652_s0 (
    .F(n652_3),
    .I0(read[6]),
    .I1(dataIn[6]),
    .I2(n651_6) 
);
defparam n652_s0.INIT=8'hAC;
  LUT3 n653_s0 (
    .F(n653_3),
    .I0(read[5]),
    .I1(dataIn[5]),
    .I2(n651_6) 
);
defparam n653_s0.INIT=8'hAC;
  LUT3 n654_s0 (
    .F(n654_3),
    .I0(read[4]),
    .I1(dataIn[4]),
    .I2(n651_6) 
);
defparam n654_s0.INIT=8'hAC;
  LUT3 n655_s0 (
    .F(n655_3),
    .I0(read[3]),
    .I1(dataIn[3]),
    .I2(n651_6) 
);
defparam n655_s0.INIT=8'hAC;
  LUT3 n656_s0 (
    .F(n656_3),
    .I0(read[2]),
    .I1(dataIn[2]),
    .I2(n651_6) 
);
defparam n656_s0.INIT=8'hAC;
  LUT3 n657_s0 (
    .F(n657_3),
    .I0(read[1]),
    .I1(dataIn[1]),
    .I2(n651_6) 
);
defparam n657_s0.INIT=8'hAC;
  LUT3 n658_s0 (
    .F(n658_3),
    .I0(read[0]),
    .I1(dataIn[0]),
    .I2(n651_6) 
);
defparam n658_s0.INIT=8'hAC;
  LUT4 n1715_s0 (
    .F(n1715_3),
    .I0(rxByteCounter[4]),
    .I1(byteReady),
    .I2(rxByteCounter[3]),
    .I3(n1715_4) 
);
defparam n1715_s0.INIT=16'h4000;
  LUT3 n1723_s0 (
    .F(n1723_3),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(n1723_4) 
);
defparam n1723_s0.INIT=8'h40;
  LUT3 n1731_s0 (
    .F(n1731_3),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(n1731_4) 
);
defparam n1731_s0.INIT=8'h40;
  LUT3 n1739_s0 (
    .F(n1739_3),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(n1739_4) 
);
defparam n1739_s0.INIT=8'h40;
  LUT4 n1747_s0 (
    .F(n1747_3),
    .I0(rxByteCounter[4]),
    .I1(rxByteCounter[0]),
    .I2(byteReady),
    .I3(n1747_4) 
);
defparam n1747_s0.INIT=16'h1000;
  LUT3 n1755_s0 (
    .F(n1755_3),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[3]),
    .I2(n1723_4) 
);
defparam n1755_s0.INIT=8'h10;
  LUT3 n1763_s0 (
    .F(n1763_3),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[3]),
    .I2(n1731_4) 
);
defparam n1763_s0.INIT=8'h10;
  LUT3 n1787_s0 (
    .F(n1787_3),
    .I0(n1787_4),
    .I1(byteReady),
    .I2(n1787_9) 
);
defparam n1787_s0.INIT=8'h40;
  LUT4 n974_s2 (
    .F(n974_5),
    .I0(n1787_9),
    .I1(dataIn[7]),
    .I2(read[15]),
    .I3(n651_6) 
);
defparam n974_s2.INIT=16'hF044;
  LUT4 n976_s2 (
    .F(n976_5),
    .I0(dataIn[6]),
    .I1(n1779_4),
    .I2(read[14]),
    .I3(n651_6) 
);
defparam n976_s2.INIT=16'hF088;
  LUT4 n978_s2 (
    .F(n978_5),
    .I0(n1787_9),
    .I1(dataIn[5]),
    .I2(read[13]),
    .I3(n651_6) 
);
defparam n978_s2.INIT=16'hF044;
  LUT4 n980_s2 (
    .F(n980_5),
    .I0(dataIn[4]),
    .I1(n1779_4),
    .I2(read[12]),
    .I3(n651_6) 
);
defparam n980_s2.INIT=16'hF088;
  LUT4 n982_s2 (
    .F(n982_5),
    .I0(n1787_9),
    .I1(dataIn[3]),
    .I2(read[11]),
    .I3(n651_6) 
);
defparam n982_s2.INIT=16'hF044;
  LUT4 n984_s2 (
    .F(n984_5),
    .I0(n1787_9),
    .I1(dataIn[2]),
    .I2(read[10]),
    .I3(n651_6) 
);
defparam n984_s2.INIT=16'hF044;
  LUT4 n986_s2 (
    .F(n986_5),
    .I0(dataIn[1]),
    .I1(n1779_4),
    .I2(read[9]),
    .I3(n651_6) 
);
defparam n986_s2.INIT=16'hF088;
  LUT4 n988_s2 (
    .F(n988_5),
    .I0(dataIn[0]),
    .I1(n1779_4),
    .I2(read[8]),
    .I3(n651_6) 
);
defparam n988_s2.INIT=16'hF088;
  LUT3 n1880_s1 (
    .F(n1880_4),
    .I0(txState[1]),
    .I1(txState[0]),
    .I2(n1880_5) 
);
defparam n1880_s1.INIT=8'h40;
  LUT3 n152_s12 (
    .F(n152_16),
    .I0(n152_17),
    .I1(n152_18),
    .I2(rxCounter[12]) 
);
defparam n152_s12.INIT=8'h14;
  LUT4 n153_s12 (
    .F(n153_16),
    .I0(rxCounter[10]),
    .I1(n153_17),
    .I2(n152_17),
    .I3(rxCounter[11]) 
);
defparam n153_s12.INIT=16'h0708;
  LUT3 n154_s11 (
    .F(n154_15),
    .I0(n152_17),
    .I1(rxCounter[10]),
    .I2(n153_17) 
);
defparam n154_s11.INIT=8'h14;
  LUT3 n155_s11 (
    .F(n155_15),
    .I0(n152_17),
    .I1(n155_16),
    .I2(rxCounter[9]) 
);
defparam n155_s11.INIT=8'h14;
  LUT4 n156_s11 (
    .F(n156_15),
    .I0(rxCounter[7]),
    .I1(n156_16),
    .I2(n152_17),
    .I3(rxCounter[8]) 
);
defparam n156_s11.INIT=16'h0708;
  LUT3 n157_s11 (
    .F(n157_15),
    .I0(n152_17),
    .I1(rxCounter[7]),
    .I2(n156_16) 
);
defparam n157_s11.INIT=8'h14;
  LUT4 n158_s11 (
    .F(n158_15),
    .I0(n158_16),
    .I1(rxState[2]),
    .I2(n152_17),
    .I3(n158_17) 
);
defparam n158_s11.INIT=16'h0007;
  LUT4 n159_s11 (
    .F(n159_15),
    .I0(rxCounter[4]),
    .I1(n159_16),
    .I2(n152_17),
    .I3(rxCounter[5]) 
);
defparam n159_s11.INIT=16'h0708;
  LUT3 n160_s11 (
    .F(n160_15),
    .I0(n152_17),
    .I1(rxCounter[4]),
    .I2(n159_16) 
);
defparam n160_s11.INIT=8'h14;
  LUT3 n161_s11 (
    .F(n161_15),
    .I0(n152_17),
    .I1(n161_16),
    .I2(rxCounter[3]) 
);
defparam n161_s11.INIT=8'h14;
  LUT4 n162_s11 (
    .F(n162_15),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(n152_17),
    .I3(rxCounter[2]) 
);
defparam n162_s11.INIT=16'h0708;
  LUT3 n163_s11 (
    .F(n163_15),
    .I0(n152_17),
    .I1(rxCounter[0]),
    .I2(rxCounter[1]) 
);
defparam n163_s11.INIT=8'h14;
  LUT4 n164_s11 (
    .F(n164_15),
    .I0(rxState[2]),
    .I1(n158_16),
    .I2(rxCounter[0]),
    .I3(n152_17) 
);
defparam n164_s11.INIT=16'hFF07;
  LUT4 n166_s19 (
    .F(n166_27),
    .I0(n166_28),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam n166_s19.INIT=16'hDF30;
  LUT3 n169_s3 (
    .F(n169_7),
    .I0(rxState[2]),
    .I1(rxState[0]),
    .I2(rxState[1]) 
);
defparam n169_s3.INIT=8'h40;
  LUT3 n573_s1 (
    .F(n573_4),
    .I0(n573_5),
    .I1(n1787_4),
    .I2(byteReady) 
);
defparam n573_s1.INIT=8'hD0;
  LUT4 byteReady_s3 (
    .F(byteReady_8),
    .I0(n158_16),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(rxState[0]) 
);
defparam byteReady_s3.INIT=16'h2003;
  LUT4 rxBitNumber_2_s4 (
    .F(rxBitNumber_2_8),
    .I0(uart_rx_d),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam rxBitNumber_2_s4.INIT=16'h3001;
  LUT4 \buffer[1]_7_s3  (
    .F(\buffer[1]_7_8 ),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(n1739_4),
    .I3(n651_6) 
);
defparam \buffer[1]_7_s3 .INIT=16'hFF10;
  LUT4 flag_end_tx_s4 (
    .F(flag_end_tx_6),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7),
    .I3(n651_6) 
);
defparam flag_end_tx_s4.INIT=16'hFF40;
  LUT3 txBitNumber_2_s4 (
    .F(txBitNumber_2_9),
    .I0(txBitNumber_2_10),
    .I1(txBitNumber_2_11),
    .I2(n1880_4) 
);
defparam txBitNumber_2_s4.INIT=8'hF4;
  LUT3 n956_s14 (
    .F(n956_18),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7) 
);
defparam n956_s14.INIT=8'h40;
  LUT4 n991_s22 (
    .F(n991_26),
    .I0(txState[1]),
    .I1(n991_27),
    .I2(n1880_5),
    .I3(n651_6) 
);
defparam n991_s22.INIT=16'hFF80;
  LUT4 n1017_s12 (
    .F(n1017_16),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]),
    .I3(txBitNumber_2_11) 
);
defparam n1017_s12.INIT=16'h7800;
  LUT3 n1019_s9 (
    .F(n1019_13),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber_2_11) 
);
defparam n1019_s9.INIT=8'h60;
  LUT4 n1007_s13 (
    .F(n1007_17),
    .I0(n1007_18),
    .I1(n836_29),
    .I2(txState[0]),
    .I3(txState[1]) 
);
defparam n1007_s13.INIT=16'hFC05;
  LUT4 n992_s18 (
    .F(n992_24),
    .I0(txCounter[9]),
    .I1(n992_25),
    .I2(n992_26),
    .I3(txCounter[10]) 
);
defparam n992_s18.INIT=16'h0708;
  LUT4 n994_s18 (
    .F(n994_24),
    .I0(txCounter[7]),
    .I1(n994_25),
    .I2(n992_26),
    .I3(txCounter[8]) 
);
defparam n994_s18.INIT=16'h0708;
  LUT3 n996_s18 (
    .F(n996_24),
    .I0(n996_25),
    .I1(txCounter[6]),
    .I2(txState_1_14) 
);
defparam n996_s18.INIT=8'h60;
  LUT4 n997_s18 (
    .F(n997_24),
    .I0(txCounter[4]),
    .I1(n997_25),
    .I2(n992_26),
    .I3(txCounter[5]) 
);
defparam n997_s18.INIT=16'h0708;
  LUT4 n1000_s18 (
    .F(n1000_24),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(n992_26),
    .I3(txCounter[2]) 
);
defparam n1000_s18.INIT=16'h0708;
  LUT3 n311_s15 (
    .F(n311_24),
    .I0(n1715_4),
    .I1(rxByteCounter[3]),
    .I2(rxByteCounter[4]) 
);
defparam n311_s15.INIT=8'hF4;
  LUT3 n1002_s13 (
    .F(n1002_18),
    .I0(txState_1_14),
    .I1(txCounter_1_10),
    .I2(txCounter[0]) 
);
defparam n1002_s13.INIT=8'h3A;
  LUT4 rxCounter_11_s3 (
    .F(rxCounter_11_8),
    .I0(rxState[0]),
    .I1(uart_rx_d),
    .I2(rxState[2]),
    .I3(rxState[1]) 
);
defparam rxCounter_11_s3.INIT=16'h0FAB;
  LUT4 rxState_1_s3 (
    .F(rxState_1_8),
    .I0(n158_16),
    .I1(rxState[1]),
    .I2(n152_17),
    .I3(rxState[2]) 
);
defparam rxState_1_s3.INIT=16'hFFF8;
  LUT4 \buffer[0]_7_s3  (
    .F(\buffer[0]_7_8 ),
    .I0(\buffer[0]_7_9 ),
    .I1(n1779_4),
    .I2(byteReady),
    .I3(n651_6) 
);
defparam \buffer[0]_7_s3 .INIT=16'hFFB0;
  LUT3 rxState_2_s4 (
    .F(rxState_2_9),
    .I0(rxState_2_10),
    .I1(n158_16),
    .I2(n152_17) 
);
defparam rxState_2_s4.INIT=8'hF4;
  LUT4 n167_s21 (
    .F(n167_28),
    .I0(rxState[1]),
    .I1(n166_28),
    .I2(rxState[0]),
    .I3(rxState[2]) 
);
defparam n167_s21.INIT=16'h008F;
  LUT2 n179_s10 (
    .F(n179_15),
    .I0(rxBitNumber[0]),
    .I1(rxState[1]) 
);
defparam n179_s10.INIT=4'h4;
  LUT3 n178_s9 (
    .F(n178_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxState[1]) 
);
defparam n178_s9.INIT=8'h60;
  LUT4 n177_s9 (
    .F(n177_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(rxState[1]) 
);
defparam n177_s9.INIT=16'h7800;
  LUT3 n1715_s1 (
    .F(n1715_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[2]) 
);
defparam n1715_s1.INIT=8'h01;
  LUT4 n1723_s1 (
    .F(n1723_4),
    .I0(rxByteCounter[4]),
    .I1(byteReady),
    .I2(rxByteCounter[0]),
    .I3(rxByteCounter[1]) 
);
defparam n1723_s1.INIT=16'h4000;
  LUT4 n1731_s1 (
    .F(n1731_4),
    .I0(rxByteCounter[4]),
    .I1(rxByteCounter[0]),
    .I2(byteReady),
    .I3(rxByteCounter[1]) 
);
defparam n1731_s1.INIT=16'h1000;
  LUT4 n1739_s1 (
    .F(n1739_4),
    .I0(rxByteCounter[4]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[0]),
    .I3(byteReady) 
);
defparam n1739_s1.INIT=16'h1000;
  LUT3 n1747_s1 (
    .F(n1747_4),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[3]),
    .I2(rxByteCounter[2]) 
);
defparam n1747_s1.INIT=8'h10;
  LUT2 n1779_s1 (
    .F(n1779_4),
    .I0(n1787_4),
    .I1(n1787_9) 
);
defparam n1779_s1.INIT=4'h1;
  LUT4 n1787_s1 (
    .F(n1787_4),
    .I0(dataIn[7]),
    .I1(n1787_6),
    .I2(dataIn[6]),
    .I3(n1787_7) 
);
defparam n1787_s1.INIT=16'h4000;
  LUT4 n1880_s2 (
    .F(n1880_5),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(n1880_6),
    .I3(n1880_7) 
);
defparam n1880_s2.INIT=16'h1000;
  LUT4 n152_s13 (
    .F(n152_17),
    .I0(n152_19),
    .I1(n152_20),
    .I2(n152_21),
    .I3(rxBitNumber_2_8) 
);
defparam n152_s13.INIT=16'hF080;
  LUT3 n152_s14 (
    .F(n152_18),
    .I0(rxCounter[10]),
    .I1(rxCounter[11]),
    .I2(n153_17) 
);
defparam n152_s14.INIT=8'h80;
  LUT4 n153_s13 (
    .F(n153_17),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(rxCounter[9]),
    .I3(n156_16) 
);
defparam n153_s13.INIT=16'h8000;
  LUT3 n155_s12 (
    .F(n155_16),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(n156_16) 
);
defparam n155_s12.INIT=8'h80;
  LUT4 n156_s12 (
    .F(n156_16),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(rxCounter[6]),
    .I3(n159_16) 
);
defparam n156_s12.INIT=16'h8000;
  LUT3 n158_s12 (
    .F(n158_16),
    .I0(rxCounter[5]),
    .I1(rxCounter[6]),
    .I2(n152_19) 
);
defparam n158_s12.INIT=8'h40;
  LUT4 n158_s13 (
    .F(n158_17),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(n159_16),
    .I3(rxCounter[6]) 
);
defparam n158_s13.INIT=16'h807F;
  LUT4 n159_s12 (
    .F(n159_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam n159_s12.INIT=16'h8000;
  LUT3 n161_s12 (
    .F(n161_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]) 
);
defparam n161_s12.INIT=8'h80;
  LUT3 n166_s20 (
    .F(n166_28),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]) 
);
defparam n166_s20.INIT=8'h80;
  LUT4 n573_s2 (
    .F(n573_5),
    .I0(\buffer[0] [1]),
    .I1(\buffer[0] [0]),
    .I2(n573_6),
    .I3(n573_7) 
);
defparam n573_s2.INIT=16'h4000;
  LUT3 flag_end_tx_s5 (
    .F(flag_end_tx_7),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1880_5) 
);
defparam flag_end_tx_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s5 (
    .F(txBitNumber_2_10),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]) 
);
defparam txBitNumber_2_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s6 (
    .F(txBitNumber_2_11),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1880_5) 
);
defparam txBitNumber_2_s6.INIT=8'h40;
  LUT4 n991_s23 (
    .F(n991_27),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txBitNumber_2_10),
    .I3(txState[0]) 
);
defparam n991_s23.INIT=16'hBBF0;
  LUT2 n1007_s14 (
    .F(n1007_18),
    .I0(uart_tx_d),
    .I1(send_uart) 
);
defparam n1007_s14.INIT=4'h4;
  LUT3 n992_s19 (
    .F(n992_25),
    .I0(txCounter[7]),
    .I1(txCounter[8]),
    .I2(n994_25) 
);
defparam n992_s19.INIT=8'h80;
  LUT2 n992_s20 (
    .F(n992_26),
    .I0(txState[0]),
    .I1(txState[1]) 
);
defparam n992_s20.INIT=4'h1;
  LUT4 n994_s19 (
    .F(n994_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(txCounter[6]),
    .I3(n997_25) 
);
defparam n994_s19.INIT=16'h8000;
  LUT3 n996_s19 (
    .F(n996_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(n997_25) 
);
defparam n996_s19.INIT=8'h80;
  LUT4 n997_s19 (
    .F(n997_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]),
    .I3(txCounter[3]) 
);
defparam n997_s19.INIT=16'h8000;
  LUT3 n999_s19 (
    .F(n999_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]) 
);
defparam n999_s19.INIT=8'h80;
  LUT3 \buffer[0]_7_s4  (
    .F(\buffer[0]_7_9 ),
    .I0(rxByteCounter[4]),
    .I1(rxByteCounter[3]),
    .I2(n1715_4) 
);
defparam \buffer[0]_7_s4 .INIT=8'h10;
  LUT3 rxState_2_s5 (
    .F(rxState_2_10),
    .I0(rxState[0]),
    .I1(rxState[1]),
    .I2(rxState[2]) 
);
defparam rxState_2_s5.INIT=8'hD3;
  LUT2 n1787_s3 (
    .F(n1787_6),
    .I0(dataIn[5]),
    .I1(dataIn[4]) 
);
defparam n1787_s3.INIT=4'h4;
  LUT4 n1787_s4 (
    .F(n1787_7),
    .I0(dataIn[3]),
    .I1(dataIn[2]),
    .I2(dataIn[1]),
    .I3(dataIn[0]) 
);
defparam n1787_s4.INIT=16'h1000;
  LUT2 n1880_s3 (
    .F(n1880_6),
    .I0(txCounter[2]),
    .I1(txCounter[3]) 
);
defparam n1880_s3.INIT=4'h1;
  LUT4 n1880_s4 (
    .F(n1880_7),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(n1880_8),
    .I3(txCounter[6]) 
);
defparam n1880_s4.INIT=16'h1000;
  LUT4 n152_s15 (
    .F(n152_19),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(n152_22),
    .I3(n152_23) 
);
defparam n152_s15.INIT=16'h1000;
  LUT2 n152_s16 (
    .F(n152_20),
    .I0(rxCounter[6]),
    .I1(rxCounter[5]) 
);
defparam n152_s16.INIT=4'h4;
  LUT4 n152_s17 (
    .F(n152_21),
    .I0(uart_rx_d),
    .I1(rxState[1]),
    .I2(rxState[0]),
    .I3(rxState[2]) 
);
defparam n152_s17.INIT=16'h00F1;
  LUT2 n573_s3 (
    .F(n573_6),
    .I0(\buffer[0] [2]),
    .I1(\buffer[0] [3]) 
);
defparam n573_s3.INIT=4'h1;
  LUT4 n573_s4 (
    .F(n573_7),
    .I0(\buffer[0] [4]),
    .I1(\buffer[0] [5]),
    .I2(\buffer[0] [7]),
    .I3(\buffer[0] [6]) 
);
defparam n573_s4.INIT=16'h0100;
  LUT4 n1880_s5 (
    .F(n1880_8),
    .I0(txCounter[7]),
    .I1(txCounter[8]),
    .I2(txCounter[9]),
    .I3(txCounter[10]) 
);
defparam n1880_s5.INIT=16'h0001;
  LUT2 n152_s18 (
    .F(n152_22),
    .I0(rxCounter[2]),
    .I1(rxCounter[3]) 
);
defparam n152_s18.INIT=4'h1;
  LUT4 n152_s19 (
    .F(n152_23),
    .I0(rxCounter[4]),
    .I1(rxCounter[7]),
    .I2(rxCounter[8]),
    .I3(n152_24) 
);
defparam n152_s19.INIT=16'h0100;
  LUT4 n152_s20 (
    .F(n152_24),
    .I0(rxCounter[9]),
    .I1(rxCounter[10]),
    .I2(rxCounter[11]),
    .I3(rxCounter[12]) 
);
defparam n152_s20.INIT=16'h0001;
  LUT4 n1787_s5 (
    .F(n1787_9),
    .I0(n573_5),
    .I1(n1715_4),
    .I2(rxByteCounter[3]),
    .I3(rxByteCounter[4]) 
);
defparam n1787_s5.INIT=16'hAA20;
  LUT4 n165_s22 (
    .F(n165_30),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(n169_7) 
);
defparam n165_s22.INIT=16'h8000;
  LUT4 n1006_s10 (
    .F(n1006_15),
    .I0(txByteCounter[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1880_5) 
);
defparam n1006_s10.INIT=16'h4000;
  LUT4 n990_s19 (
    .F(n990_24),
    .I0(n1880_4),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1880_5) 
);
defparam n990_s19.INIT=16'hBAAA;
  LUT4 n1021_s10 (
    .F(n1021_15),
    .I0(txBitNumber[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1880_5) 
);
defparam n1021_s10.INIT=16'h1000;
  LUT3 n1779_s2 (
    .F(n1779_6),
    .I0(n1787_4),
    .I1(n1787_9),
    .I2(byteReady) 
);
defparam n1779_s2.INIT=8'hE0;
  LUT3 txState_1_s8 (
    .F(txState_1_14),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1880_5) 
);
defparam txState_1_s8.INIT=8'h0E;
  LUT3 n651_s2 (
    .F(n651_6),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam n651_s2.INIT=8'h02;
  LUT3 txCounter_1_s4 (
    .F(txCounter_1_10),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam txCounter_1_s4.INIT=8'hFE;
  LUT4 n1001_s19 (
    .F(n1001_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n1001_s19.INIT=16'h0EE0;
  LUT4 n999_s20 (
    .F(n999_27),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n999_25),
    .I3(txCounter[3]) 
);
defparam n999_s20.INIT=16'h0EE0;
  LUT4 n998_s19 (
    .F(n998_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[4]),
    .I3(n997_25) 
);
defparam n998_s19.INIT=16'h0EE0;
  LUT4 n995_s19 (
    .F(n995_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[7]),
    .I3(n994_25) 
);
defparam n995_s19.INIT=16'h0EE0;
  LUT4 n993_s19 (
    .F(n993_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[9]),
    .I3(n992_25) 
);
defparam n993_s19.INIT=16'h0EE0;
  LUT4 n1004_s12 (
    .F(n1004_17),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7),
    .I3(n651_6) 
);
defparam n1004_s12.INIT=16'h202A;
  LUT4 txByteCounter_1_s6 (
    .F(txByteCounter_1_13),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7),
    .I3(n651_6) 
);
defparam txByteCounter_1_s6.INIT=16'hFFB0;
  LUT4 txState_0_s4 (
    .F(txState_0_10),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1880_5),
    .I3(txCounter_1_10) 
);
defparam txState_0_s4.INIT=16'hF100;
  DFFRE dataIn_7_s0 (
    .Q(dataIn[7]),
    .D(uart_rx_d),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1779_6) 
);
defparam dataIn_7_s0.INIT=1'b0;
  DFFRE dataIn_6_s0 (
    .Q(dataIn[6]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1779_6) 
);
defparam dataIn_6_s0.INIT=1'b0;
  DFFRE dataIn_5_s0 (
    .Q(dataIn[5]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1779_6) 
);
defparam dataIn_5_s0.INIT=1'b0;
  DFFRE dataIn_4_s0 (
    .Q(dataIn[4]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1779_6) 
);
defparam dataIn_4_s0.INIT=1'b0;
  DFFRE dataIn_3_s0 (
    .Q(dataIn[3]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1779_6) 
);
defparam dataIn_3_s0.INIT=1'b0;
  DFFRE dataIn_2_s0 (
    .Q(dataIn[2]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1779_6) 
);
defparam dataIn_2_s0.INIT=1'b0;
  DFFRE dataIn_1_s0 (
    .Q(dataIn[1]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1779_6) 
);
defparam dataIn_1_s0.INIT=1'b0;
  DFFRE dataIn_0_s0 (
    .Q(dataIn[0]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1779_6) 
);
defparam dataIn_0_s0.INIT=1'b0;
  DFFE rxBitNumber_2_s0 (
    .Q(rxBitNumber[2]),
    .D(n177_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_2_s0.INIT=1'b0;
  DFFE rxBitNumber_1_s0 (
    .Q(rxBitNumber[1]),
    .D(n178_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_1_s0.INIT=1'b0;
  DFFE rxBitNumber_0_s0 (
    .Q(rxBitNumber[0]),
    .D(n179_15),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_0_s0.INIT=1'b0;
  DFFRE rxByteCounter_4_s0 (
    .Q(rxByteCounter[4]),
    .D(n182_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1779_6) 
);
defparam rxByteCounter_4_s0.INIT=1'b0;
  DFFRE rxByteCounter_3_s0 (
    .Q(rxByteCounter[3]),
    .D(n183_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1779_6) 
);
defparam rxByteCounter_3_s0.INIT=1'b0;
  DFFRE rxByteCounter_2_s0 (
    .Q(rxByteCounter[2]),
    .D(n184_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1779_6) 
);
defparam rxByteCounter_2_s0.INIT=1'b0;
  DFFRE rxByteCounter_1_s0 (
    .Q(rxByteCounter[1]),
    .D(n185_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1779_6) 
);
defparam rxByteCounter_1_s0.INIT=1'b0;
  DFFRE rxByteCounter_0_s0 (
    .Q(rxByteCounter[0]),
    .D(n186_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1779_6) 
);
defparam rxByteCounter_0_s0.INIT=1'b0;
  DFFE \buffer[8]_7_s0  (
    .Q(\buffer[8] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1715_3) 
);
defparam \buffer[8]_7_s0 .INIT=1'b0;
  DFFE \buffer[8]_6_s0  (
    .Q(\buffer[8] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1715_3) 
);
defparam \buffer[8]_6_s0 .INIT=1'b0;
  DFFE \buffer[8]_5_s0  (
    .Q(\buffer[8] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1715_3) 
);
defparam \buffer[8]_5_s0 .INIT=1'b0;
  DFFE \buffer[8]_4_s0  (
    .Q(\buffer[8] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1715_3) 
);
defparam \buffer[8]_4_s0 .INIT=1'b0;
  DFFE \buffer[8]_3_s0  (
    .Q(\buffer[8] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1715_3) 
);
defparam \buffer[8]_3_s0 .INIT=1'b0;
  DFFE \buffer[8]_2_s0  (
    .Q(\buffer[8] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1715_3) 
);
defparam \buffer[8]_2_s0 .INIT=1'b0;
  DFFE \buffer[8]_1_s0  (
    .Q(\buffer[8] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1715_3) 
);
defparam \buffer[8]_1_s0 .INIT=1'b0;
  DFFE \buffer[8]_0_s0  (
    .Q(\buffer[8] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1715_3) 
);
defparam \buffer[8]_0_s0 .INIT=1'b0;
  DFFE \buffer[7]_5_s0  (
    .Q(\buffer[7] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1723_3) 
);
defparam \buffer[7]_5_s0 .INIT=1'b0;
  DFFE \buffer[7]_4_s0  (
    .Q(\buffer[7] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1723_3) 
);
defparam \buffer[7]_4_s0 .INIT=1'b0;
  DFFE \buffer[7]_3_s0  (
    .Q(\buffer[7] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1723_3) 
);
defparam \buffer[7]_3_s0 .INIT=1'b0;
  DFFE \buffer[7]_2_s0  (
    .Q(\buffer[7] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1723_3) 
);
defparam \buffer[7]_2_s0 .INIT=1'b0;
  DFFE \buffer[7]_1_s0  (
    .Q(\buffer[7] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1723_3) 
);
defparam \buffer[7]_1_s0 .INIT=1'b0;
  DFFE \buffer[7]_0_s0  (
    .Q(\buffer[7] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1723_3) 
);
defparam \buffer[7]_0_s0 .INIT=1'b0;
  DFFE \buffer[6]_7_s0  (
    .Q(\buffer[6] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1731_3) 
);
defparam \buffer[6]_7_s0 .INIT=1'b0;
  DFFE \buffer[6]_6_s0  (
    .Q(\buffer[6] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1731_3) 
);
defparam \buffer[6]_6_s0 .INIT=1'b0;
  DFFE \buffer[6]_5_s0  (
    .Q(\buffer[6] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1731_3) 
);
defparam \buffer[6]_5_s0 .INIT=1'b0;
  DFFE \buffer[6]_4_s0  (
    .Q(\buffer[6] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1731_3) 
);
defparam \buffer[6]_4_s0 .INIT=1'b0;
  DFFE \buffer[6]_3_s0  (
    .Q(\buffer[6] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1731_3) 
);
defparam \buffer[6]_3_s0 .INIT=1'b0;
  DFFE \buffer[6]_2_s0  (
    .Q(\buffer[6] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1731_3) 
);
defparam \buffer[6]_2_s0 .INIT=1'b0;
  DFFE \buffer[6]_1_s0  (
    .Q(\buffer[6] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1731_3) 
);
defparam \buffer[6]_1_s0 .INIT=1'b0;
  DFFE \buffer[6]_0_s0  (
    .Q(\buffer[6] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1731_3) 
);
defparam \buffer[6]_0_s0 .INIT=1'b0;
  DFFE \buffer[5]_7_s0  (
    .Q(\buffer[5] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1739_3) 
);
defparam \buffer[5]_7_s0 .INIT=1'b0;
  DFFE \buffer[5]_6_s0  (
    .Q(\buffer[5] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1739_3) 
);
defparam \buffer[5]_6_s0 .INIT=1'b0;
  DFFE \buffer[5]_5_s0  (
    .Q(\buffer[5] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1739_3) 
);
defparam \buffer[5]_5_s0 .INIT=1'b0;
  DFFE \buffer[5]_4_s0  (
    .Q(\buffer[5] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1739_3) 
);
defparam \buffer[5]_4_s0 .INIT=1'b0;
  DFFE \buffer[5]_3_s0  (
    .Q(\buffer[5] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1739_3) 
);
defparam \buffer[5]_3_s0 .INIT=1'b0;
  DFFE \buffer[5]_2_s0  (
    .Q(\buffer[5] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1739_3) 
);
defparam \buffer[5]_2_s0 .INIT=1'b0;
  DFFE \buffer[5]_1_s0  (
    .Q(\buffer[5] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1739_3) 
);
defparam \buffer[5]_1_s0 .INIT=1'b0;
  DFFE \buffer[5]_0_s0  (
    .Q(\buffer[5] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1739_3) 
);
defparam \buffer[5]_0_s0 .INIT=1'b0;
  DFFE \buffer[4]_5_s0  (
    .Q(\buffer[4] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1747_3) 
);
defparam \buffer[4]_5_s0 .INIT=1'b0;
  DFFE \buffer[4]_4_s0  (
    .Q(\buffer[4] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1747_3) 
);
defparam \buffer[4]_4_s0 .INIT=1'b0;
  DFFE \buffer[4]_3_s0  (
    .Q(\buffer[4] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1747_3) 
);
defparam \buffer[4]_3_s0 .INIT=1'b0;
  DFFE \buffer[4]_2_s0  (
    .Q(\buffer[4] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1747_3) 
);
defparam \buffer[4]_2_s0 .INIT=1'b0;
  DFFE \buffer[4]_1_s0  (
    .Q(\buffer[4] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1747_3) 
);
defparam \buffer[4]_1_s0 .INIT=1'b0;
  DFFE \buffer[4]_0_s0  (
    .Q(\buffer[4] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1747_3) 
);
defparam \buffer[4]_0_s0 .INIT=1'b0;
  DFFE \buffer[3]_7_s0  (
    .Q(\buffer[3] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1755_3) 
);
defparam \buffer[3]_7_s0 .INIT=1'b0;
  DFFE \buffer[3]_6_s0  (
    .Q(\buffer[3] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1755_3) 
);
defparam \buffer[3]_6_s0 .INIT=1'b0;
  DFFE \buffer[3]_5_s0  (
    .Q(\buffer[3] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1755_3) 
);
defparam \buffer[3]_5_s0 .INIT=1'b0;
  DFFE \buffer[3]_4_s0  (
    .Q(\buffer[3] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1755_3) 
);
defparam \buffer[3]_4_s0 .INIT=1'b0;
  DFFE \buffer[3]_3_s0  (
    .Q(\buffer[3] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1755_3) 
);
defparam \buffer[3]_3_s0 .INIT=1'b0;
  DFFE \buffer[3]_2_s0  (
    .Q(\buffer[3] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1755_3) 
);
defparam \buffer[3]_2_s0 .INIT=1'b0;
  DFFE \buffer[3]_1_s0  (
    .Q(\buffer[3] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1755_3) 
);
defparam \buffer[3]_1_s0 .INIT=1'b0;
  DFFE \buffer[3]_0_s0  (
    .Q(\buffer[3] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1755_3) 
);
defparam \buffer[3]_0_s0 .INIT=1'b0;
  DFFE \buffer[2]_7_s0  (
    .Q(\buffer[2] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1763_3) 
);
defparam \buffer[2]_7_s0 .INIT=1'b0;
  DFFE \buffer[2]_6_s0  (
    .Q(\buffer[2] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1763_3) 
);
defparam \buffer[2]_6_s0 .INIT=1'b0;
  DFFE \buffer[2]_5_s0  (
    .Q(\buffer[2] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1763_3) 
);
defparam \buffer[2]_5_s0 .INIT=1'b0;
  DFFE \buffer[2]_4_s0  (
    .Q(\buffer[2] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1763_3) 
);
defparam \buffer[2]_4_s0 .INIT=1'b0;
  DFFE \buffer[2]_3_s0  (
    .Q(\buffer[2] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1763_3) 
);
defparam \buffer[2]_3_s0 .INIT=1'b0;
  DFFE \buffer[2]_2_s0  (
    .Q(\buffer[2] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1763_3) 
);
defparam \buffer[2]_2_s0 .INIT=1'b0;
  DFFE \buffer[2]_1_s0  (
    .Q(\buffer[2] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1763_3) 
);
defparam \buffer[2]_1_s0 .INIT=1'b0;
  DFFE \buffer[2]_0_s0  (
    .Q(\buffer[2] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1763_3) 
);
defparam \buffer[2]_0_s0 .INIT=1'b0;
  DFFRE flag_acq_s0 (
    .Q(flag_acq_Z),
    .D(n311_24),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n573_4) 
);
defparam flag_acq_s0.INIT=1'b0;
  DFFE trigger_7_s0 (
    .Q(trigger_Z[7]),
    .D(\buffer[1] [7]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE trigger_6_s0 (
    .Q(trigger_Z[6]),
    .D(\buffer[1] [6]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE trigger_5_s0 (
    .Q(trigger_Z[5]),
    .D(\buffer[1] [5]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE trigger_4_s0 (
    .Q(trigger_Z[4]),
    .D(\buffer[1] [4]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE trigger_3_s0 (
    .Q(trigger_Z[3]),
    .D(\buffer[1] [3]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE trigger_2_s0 (
    .Q(trigger_Z[2]),
    .D(\buffer[1] [2]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE trigger_1_s0 (
    .Q(trigger_Z[1]),
    .D(\buffer[1] [1]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE trigger_0_s0 (
    .Q(trigger_Z[0]),
    .D(\buffer[1] [0]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_21_s0 (
    .Q(samples_after_Z[21]),
    .D(\buffer[4] [5]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_20_s0 (
    .Q(samples_after_Z[20]),
    .D(\buffer[4] [4]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_19_s0 (
    .Q(samples_after_Z[19]),
    .D(\buffer[4] [3]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_18_s0 (
    .Q(samples_after_Z[18]),
    .D(\buffer[4] [2]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_17_s0 (
    .Q(samples_after_Z[17]),
    .D(\buffer[4] [1]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_16_s0 (
    .Q(samples_after_Z[16]),
    .D(\buffer[4] [0]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_15_s0 (
    .Q(samples_after_Z[15]),
    .D(\buffer[5] [7]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_14_s0 (
    .Q(samples_after_Z[14]),
    .D(\buffer[5] [6]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_13_s0 (
    .Q(samples_after_Z[13]),
    .D(\buffer[5] [5]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_12_s0 (
    .Q(samples_after_Z[12]),
    .D(\buffer[5] [4]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_11_s0 (
    .Q(samples_after_Z[11]),
    .D(\buffer[5] [3]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_10_s0 (
    .Q(samples_after_Z[10]),
    .D(\buffer[5] [2]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_9_s0 (
    .Q(samples_after_Z[9]),
    .D(\buffer[5] [1]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_8_s0 (
    .Q(samples_after_Z[8]),
    .D(\buffer[5] [0]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_7_s0 (
    .Q(samples_after_Z[7]),
    .D(\buffer[6] [7]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_6_s0 (
    .Q(samples_after_Z[6]),
    .D(\buffer[6] [6]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_5_s0 (
    .Q(samples_after_Z[5]),
    .D(\buffer[6] [5]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_4_s0 (
    .Q(samples_after_Z[4]),
    .D(\buffer[6] [4]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_3_s0 (
    .Q(samples_after_Z[3]),
    .D(\buffer[6] [3]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_2_s0 (
    .Q(samples_after_Z[2]),
    .D(\buffer[6] [2]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_1_s0 (
    .Q(samples_after_Z[1]),
    .D(\buffer[6] [1]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_after_0_s0 (
    .Q(samples_after_Z[0]),
    .D(\buffer[6] [0]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_21_s0 (
    .Q(samples_before_Z[21]),
    .D(\buffer[7] [5]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_20_s0 (
    .Q(samples_before_Z[20]),
    .D(\buffer[7] [4]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_19_s0 (
    .Q(samples_before_Z[19]),
    .D(\buffer[7] [3]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_18_s0 (
    .Q(samples_before_Z[18]),
    .D(\buffer[7] [2]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_17_s0 (
    .Q(samples_before_Z[17]),
    .D(\buffer[7] [1]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_16_s0 (
    .Q(samples_before_Z[16]),
    .D(\buffer[7] [0]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_15_s0 (
    .Q(samples_before_Z[15]),
    .D(\buffer[8] [7]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_14_s0 (
    .Q(samples_before_Z[14]),
    .D(\buffer[8] [6]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_13_s0 (
    .Q(samples_before_Z[13]),
    .D(\buffer[8] [5]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_12_s0 (
    .Q(samples_before_Z[12]),
    .D(\buffer[8] [4]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_11_s0 (
    .Q(samples_before_Z[11]),
    .D(\buffer[8] [3]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_10_s0 (
    .Q(samples_before_Z[10]),
    .D(\buffer[8] [2]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_9_s0 (
    .Q(samples_before_Z[9]),
    .D(\buffer[8] [1]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_8_s0 (
    .Q(samples_before_Z[8]),
    .D(\buffer[8] [0]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_7_s0 (
    .Q(samples_before_Z[7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_6_s0 (
    .Q(samples_before_Z[6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_5_s0 (
    .Q(samples_before_Z[5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_4_s0 (
    .Q(samples_before_Z[4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_3_s0 (
    .Q(samples_before_Z[3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_2_s0 (
    .Q(samples_before_Z[2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_1_s0 (
    .Q(samples_before_Z[1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE samples_before_0_s0 (
    .Q(samples_before_Z[0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1787_3) 
);
  DFFE dataOut_7_s0 (
    .Q(dataOut[7]),
    .D(n791_9),
    .CLK(clk_PSRAM),
    .CE(n1880_4) 
);
defparam dataOut_7_s0.INIT=1'b0;
  DFFE dataOut_6_s0 (
    .Q(dataOut[6]),
    .D(n792_9),
    .CLK(clk_PSRAM),
    .CE(n1880_4) 
);
defparam dataOut_6_s0.INIT=1'b0;
  DFFE dataOut_5_s0 (
    .Q(dataOut[5]),
    .D(n793_9),
    .CLK(clk_PSRAM),
    .CE(n1880_4) 
);
defparam dataOut_5_s0.INIT=1'b0;
  DFFE dataOut_4_s0 (
    .Q(dataOut[4]),
    .D(n794_9),
    .CLK(clk_PSRAM),
    .CE(n1880_4) 
);
defparam dataOut_4_s0.INIT=1'b0;
  DFFE dataOut_3_s0 (
    .Q(dataOut[3]),
    .D(n795_9),
    .CLK(clk_PSRAM),
    .CE(n1880_4) 
);
defparam dataOut_3_s0.INIT=1'b0;
  DFFE dataOut_2_s0 (
    .Q(dataOut[2]),
    .D(n796_9),
    .CLK(clk_PSRAM),
    .CE(n1880_4) 
);
defparam dataOut_2_s0.INIT=1'b0;
  DFFE dataOut_1_s0 (
    .Q(dataOut[1]),
    .D(n797_9),
    .CLK(clk_PSRAM),
    .CE(n1880_4) 
);
defparam dataOut_1_s0.INIT=1'b0;
  DFFE dataOut_0_s0 (
    .Q(dataOut[0]),
    .D(n798_9),
    .CLK(clk_PSRAM),
    .CE(n1880_4) 
);
defparam dataOut_0_s0.INIT=1'b0;
  DFFE byteReady_s1 (
    .Q(byteReady),
    .D(rxState[2]),
    .CLK(clk_PSRAM),
    .CE(byteReady_8) 
);
defparam byteReady_s1.INIT=1'b0;
  DFFE \buffer[1]_7_s1  (
    .Q(\buffer[1] [7]),
    .D(n651_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_7_s1 .INIT=1'b0;
  DFFE \buffer[1]_6_s1  (
    .Q(\buffer[1] [6]),
    .D(n652_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_6_s1 .INIT=1'b0;
  DFFE \buffer[1]_5_s1  (
    .Q(\buffer[1] [5]),
    .D(n653_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_5_s1 .INIT=1'b0;
  DFFE \buffer[1]_4_s1  (
    .Q(\buffer[1] [4]),
    .D(n654_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_4_s1 .INIT=1'b0;
  DFFE \buffer[1]_3_s1  (
    .Q(\buffer[1] [3]),
    .D(n655_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_3_s1 .INIT=1'b0;
  DFFE \buffer[1]_2_s1  (
    .Q(\buffer[1] [2]),
    .D(n656_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_2_s1 .INIT=1'b0;
  DFFE \buffer[1]_1_s1  (
    .Q(\buffer[1] [1]),
    .D(n657_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_1_s1 .INIT=1'b0;
  DFFE \buffer[1]_0_s1  (
    .Q(\buffer[1] [0]),
    .D(n658_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_0_s1 .INIT=1'b0;
  DFFE flag_end_tx_s2 (
    .Q(UART_finished),
    .D(n956_18),
    .CLK(clk_PSRAM),
    .CE(flag_end_tx_6) 
);
defparam flag_end_tx_s2.INIT=1'b0;
  DFFE txState_1_s4 (
    .Q(txState[1]),
    .D(n990_24),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_1_s4.INIT=1'b0;
  DFFE txState_0_s2 (
    .Q(txState[0]),
    .D(n991_26),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_0_s2.INIT=1'b0;
  DFFE txCounter_10_s2 (
    .Q(txCounter[10]),
    .D(n992_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_10_s2.INIT=1'b0;
  DFFE txCounter_9_s2 (
    .Q(txCounter[9]),
    .D(n993_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_9_s2.INIT=1'b0;
  DFFE txCounter_8_s2 (
    .Q(txCounter[8]),
    .D(n994_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_8_s2.INIT=1'b0;
  DFFE txCounter_7_s2 (
    .Q(txCounter[7]),
    .D(n995_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_7_s2.INIT=1'b0;
  DFFE txCounter_6_s2 (
    .Q(txCounter[6]),
    .D(n996_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_6_s2.INIT=1'b0;
  DFFE txCounter_5_s2 (
    .Q(txCounter[5]),
    .D(n997_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_5_s2.INIT=1'b0;
  DFFE txCounter_4_s2 (
    .Q(txCounter[4]),
    .D(n998_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_4_s2.INIT=1'b0;
  DFFE txCounter_3_s2 (
    .Q(txCounter[3]),
    .D(n999_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_3_s2.INIT=1'b0;
  DFFE txCounter_2_s2 (
    .Q(txCounter[2]),
    .D(n1000_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_2_s2.INIT=1'b0;
  DFFE txCounter_1_s2 (
    .Q(txCounter[1]),
    .D(n1001_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_0_s2 (
    .Q(txByteCounter[0]),
    .D(n1006_15),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_13) 
);
defparam txByteCounter_0_s2.INIT=1'b0;
  DFFE txBitNumber_2_s2 (
    .Q(txBitNumber[2]),
    .D(n1017_16),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_2_s2.INIT=1'b0;
  DFFE txBitNumber_1_s2 (
    .Q(txBitNumber[1]),
    .D(n1019_13),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_1_s2.INIT=1'b0;
  DFFE txBitNumber_0_s2 (
    .Q(txBitNumber[0]),
    .D(n1021_15),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_0_s2.INIT=1'b0;
  DFFE rxCounter_11_s1 (
    .Q(rxCounter[11]),
    .D(n153_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_11_s1.INIT=1'b0;
  DFFE rxCounter_10_s1 (
    .Q(rxCounter[10]),
    .D(n154_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_10_s1.INIT=1'b0;
  DFFE rxCounter_9_s1 (
    .Q(rxCounter[9]),
    .D(n155_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_9_s1.INIT=1'b0;
  DFFE rxCounter_8_s1 (
    .Q(rxCounter[8]),
    .D(n156_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_8_s1.INIT=1'b0;
  DFFE rxCounter_7_s1 (
    .Q(rxCounter[7]),
    .D(n157_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_7_s1.INIT=1'b0;
  DFFE rxCounter_6_s1 (
    .Q(rxCounter[6]),
    .D(n158_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_6_s1.INIT=1'b0;
  DFFE rxCounter_5_s1 (
    .Q(rxCounter[5]),
    .D(n159_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_5_s1.INIT=1'b0;
  DFFE rxCounter_4_s1 (
    .Q(rxCounter[4]),
    .D(n160_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_4_s1.INIT=1'b0;
  DFFE rxCounter_3_s1 (
    .Q(rxCounter[3]),
    .D(n161_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_3_s1.INIT=1'b0;
  DFFE rxCounter_2_s1 (
    .Q(rxCounter[2]),
    .D(n162_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_2_s1.INIT=1'b0;
  DFFE rxCounter_1_s1 (
    .Q(rxCounter[1]),
    .D(n163_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_1_s1.INIT=1'b0;
  DFFE rxCounter_0_s1 (
    .Q(rxCounter[0]),
    .D(n164_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_0_s1.INIT=1'b0;
  DFFE rxState_2_s1 (
    .Q(rxState[2]),
    .D(n165_30),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_2_s1.INIT=1'b0;
  DFFE rxState_1_s1 (
    .Q(rxState[1]),
    .D(n166_27),
    .CLK(clk_PSRAM),
    .CE(rxState_1_8) 
);
defparam rxState_1_s1.INIT=1'b0;
  DFFE rxState_0_s1 (
    .Q(rxState[0]),
    .D(n167_28),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_0_s1.INIT=1'b0;
  DFFE \buffer[0]_7_s1  (
    .Q(\buffer[0] [7]),
    .D(n974_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_7_s1 .INIT=1'b0;
  DFFE \buffer[0]_6_s1  (
    .Q(\buffer[0] [6]),
    .D(n976_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_6_s1 .INIT=1'b0;
  DFFE \buffer[0]_5_s1  (
    .Q(\buffer[0] [5]),
    .D(n978_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_5_s1 .INIT=1'b0;
  DFFE \buffer[0]_4_s1  (
    .Q(\buffer[0] [4]),
    .D(n980_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_4_s1 .INIT=1'b0;
  DFFE \buffer[0]_3_s1  (
    .Q(\buffer[0] [3]),
    .D(n982_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_3_s1 .INIT=1'b0;
  DFFE \buffer[0]_2_s1  (
    .Q(\buffer[0] [2]),
    .D(n984_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_2_s1 .INIT=1'b0;
  DFFE \buffer[0]_1_s1  (
    .Q(\buffer[0] [1]),
    .D(n986_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_1_s1 .INIT=1'b0;
  DFFE \buffer[0]_0_s1  (
    .Q(\buffer[0] [0]),
    .D(n988_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_0_s1 .INIT=1'b0;
  DFFE rxCounter_12_s1 (
    .Q(rxCounter[12]),
    .D(n152_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_12_s1.INIT=1'b0;
  DFF txByteCounter_1_s5 (
    .Q(txByteCounter[1]),
    .D(n1004_17),
    .CLK(clk_PSRAM) 
);
defparam txByteCounter_1_s5.INIT=1'b0;
  DFF txCounter_0_s3 (
    .Q(txCounter[0]),
    .D(n1002_18),
    .CLK(clk_PSRAM) 
);
defparam txCounter_0_s3.INIT=1'b0;
  DFFS txPinRegister_s3 (
    .Q(uart_tx_d),
    .D(n1007_17),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam txPinRegister_s3.INIT=1'b1;
  ALU n185_s (
    .SUM(n185_1),
    .COUT(n185_2),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n185_s.ALU_MODE=0;
  ALU n184_s (
    .SUM(n184_1),
    .COUT(n184_2),
    .I0(rxByteCounter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n185_2) 
);
defparam n184_s.ALU_MODE=0;
  ALU n183_s (
    .SUM(n183_1),
    .COUT(n183_2),
    .I0(rxByteCounter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n184_2) 
);
defparam n183_s.ALU_MODE=0;
  ALU n182_s (
    .SUM(n182_1),
    .COUT(n182_0_COUT),
    .I0(rxByteCounter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n183_2) 
);
defparam n182_s.ALU_MODE=0;
  MUX2_LUT5 n791_s5 (
    .O(n791_9),
    .I0(n791_6),
    .I1(n791_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n792_s5 (
    .O(n792_9),
    .I0(n792_6),
    .I1(n792_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n793_s5 (
    .O(n793_9),
    .I0(n793_6),
    .I1(n793_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n794_s5 (
    .O(n794_9),
    .I0(n794_6),
    .I1(n794_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n795_s5 (
    .O(n795_9),
    .I0(n795_6),
    .I1(n795_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n796_s5 (
    .O(n796_9),
    .I0(n796_6),
    .I1(n796_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n797_s5 (
    .O(n797_9),
    .I0(n797_6),
    .I1(n797_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n798_s5 (
    .O(n798_9),
    .I0(n798_6),
    .I1(n798_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n836_s22 (
    .O(n836_25),
    .I0(n836_20),
    .I1(n836_21),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT5 n836_s23 (
    .O(n836_27),
    .I0(n836_22),
    .I1(n836_23),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT6 n836_s21 (
    .O(n836_29),
    .I0(n836_25),
    .I1(n836_27),
    .S0(txBitNumber[2]) 
);
  INV n186_s2 (
    .O(n186_6),
    .I(rxByteCounter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart */
module Gowin_SDPB (
  BRAM_wr,
  BRAM_rd,
  begin_PP,
  reset,
  data_in_0,
  data_in_1,
  data_in_2,
  data_in_3,
  data_in_4,
  data_in_5,
  data_in_6,
  data_in_7,
  data_in_8,
  data_in_9,
  data_in_10,
  data_in_11,
  data_in_16,
  data_in_17,
  data_in_18,
  data_in_19,
  data_in_20,
  data_in_21,
  data_in_22,
  data_in_23,
  data_in_24,
  data_in_25,
  data_in_26,
  data_in_27,
  data_in_32,
  data_in_33,
  data_in_34,
  data_in_35,
  data_in_36,
  data_in_37,
  data_in_38,
  data_in_39,
  data_in_40,
  data_in_41,
  data_in_42,
  data_in_43,
  data_in_48,
  data_in_49,
  data_in_50,
  data_in_51,
  data_in_52,
  data_in_53,
  data_in_54,
  data_in_55,
  data_in_56,
  data_in_57,
  data_in_58,
  data_in_59,
  wr_ad,
  rd_ad,
  data_uart
)
;
input BRAM_wr;
input BRAM_rd;
input begin_PP;
input reset;
input data_in_0;
input data_in_1;
input data_in_2;
input data_in_3;
input data_in_4;
input data_in_5;
input data_in_6;
input data_in_7;
input data_in_8;
input data_in_9;
input data_in_10;
input data_in_11;
input data_in_16;
input data_in_17;
input data_in_18;
input data_in_19;
input data_in_20;
input data_in_21;
input data_in_22;
input data_in_23;
input data_in_24;
input data_in_25;
input data_in_26;
input data_in_27;
input data_in_32;
input data_in_33;
input data_in_34;
input data_in_35;
input data_in_36;
input data_in_37;
input data_in_38;
input data_in_39;
input data_in_40;
input data_in_41;
input data_in_42;
input data_in_43;
input data_in_48;
input data_in_49;
input data_in_50;
input data_in_51;
input data_in_52;
input data_in_53;
input data_in_54;
input data_in_55;
input data_in_56;
input data_in_57;
input data_in_58;
input data_in_59;
input [6:0] wr_ad;
input [8:0] rd_ad;
output [15:0] data_uart;
wire [31:8] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  SDPB sdpb_inst_0 (
    .DO({DO[31:8],data_uart[7:0]}),
    .DI({data_in_55,data_in_54,data_in_53,data_in_52,data_in_51,data_in_50,data_in_49,data_in_48,data_in_39,data_in_38,data_in_37,data_in_36,data_in_35,data_in_34,data_in_33,data_in_32,data_in_23,data_in_22,data_in_21,data_in_20,data_in_19,data_in_18,data_in_17,data_in_16,data_in_7,data_in_6,data_in_5,data_in_4,data_in_3,data_in_2,data_in_1,data_in_0}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,wr_ad[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,rd_ad[8:0],GND,GND,GND}),
    .CLKA(BRAM_wr),
    .CLKB(BRAM_rd),
    .CEA(begin_PP),
    .CEB(begin_PP),
    .OCE(GND),
    .RESETA(reset),
    .RESETB(reset) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=32;
defparam sdpb_inst_0.BIT_WIDTH_1=8;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  SDPB sdpb_inst_1 (
    .DO({DO_0[31:8],data_uart[15:8]}),
    .DI({VCC,VCC,VCC,VCC,data_in_59,data_in_58,data_in_57,data_in_56,VCC,VCC,VCC,VCC,data_in_43,data_in_42,data_in_41,data_in_40,VCC,VCC,VCC,VCC,data_in_27,data_in_26,data_in_25,data_in_24,VCC,VCC,VCC,VCC,data_in_11,data_in_10,data_in_9,data_in_8}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,wr_ad[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,rd_ad[8:0],GND,GND,GND}),
    .CLKA(BRAM_wr),
    .CLKB(BRAM_rd),
    .CEA(begin_PP),
    .CEB(begin_PP),
    .OCE(GND),
    .RESETA(reset),
    .RESETB(reset) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=32;
defparam sdpb_inst_1.BIT_WIDTH_1=8;
defparam sdpb_inst_1.BLK_SEL_0=3'b000;
defparam sdpb_inst_1.BLK_SEL_1=3'b000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_SDPB */
module Post_Process (
  BRAM_wr,
  clk_PSRAM,
  BRAM_rd,
  begin_PP,
  end_PP,
  data_in_0,
  data_in_1,
  data_in_2,
  data_in_3,
  data_in_4,
  data_in_5,
  data_in_6,
  data_in_7,
  data_in_8,
  data_in_9,
  data_in_10,
  data_in_11,
  data_in_16,
  data_in_17,
  data_in_18,
  data_in_19,
  data_in_20,
  data_in_21,
  data_in_22,
  data_in_23,
  data_in_24,
  data_in_25,
  data_in_26,
  data_in_27,
  data_in_32,
  data_in_33,
  data_in_34,
  data_in_35,
  data_in_36,
  data_in_37,
  data_in_38,
  data_in_39,
  data_in_40,
  data_in_41,
  data_in_42,
  data_in_43,
  data_in_48,
  data_in_49,
  data_in_50,
  data_in_51,
  data_in_52,
  data_in_53,
  data_in_54,
  data_in_55,
  data_in_56,
  data_in_57,
  data_in_58,
  data_in_59,
  ended_Z,
  write_read_4,
  data_uart_Z
)
;
input BRAM_wr;
input clk_PSRAM;
input BRAM_rd;
input begin_PP;
input end_PP;
input data_in_0;
input data_in_1;
input data_in_2;
input data_in_3;
input data_in_4;
input data_in_5;
input data_in_6;
input data_in_7;
input data_in_8;
input data_in_9;
input data_in_10;
input data_in_11;
input data_in_16;
input data_in_17;
input data_in_18;
input data_in_19;
input data_in_20;
input data_in_21;
input data_in_22;
input data_in_23;
input data_in_24;
input data_in_25;
input data_in_26;
input data_in_27;
input data_in_32;
input data_in_33;
input data_in_34;
input data_in_35;
input data_in_36;
input data_in_37;
input data_in_38;
input data_in_39;
input data_in_40;
input data_in_41;
input data_in_42;
input data_in_43;
input data_in_48;
input data_in_49;
input data_in_50;
input data_in_51;
input data_in_52;
input data_in_53;
input data_in_54;
input data_in_55;
input data_in_56;
input data_in_57;
input data_in_58;
input data_in_59;
output ended_Z;
output write_read_4;
output [15:0] data_uart_Z;
wire n354_3;
wire n98_4;
wire n220_6;
wire n219_5;
wire n217_5;
wire n216_5;
wire n215_5;
wire n214_5;
wire n213_5;
wire n212_5;
wire n354_4;
wire n354_5;
wire n354_6;
wire n354_7;
wire n200_4;
wire n218_6;
wire n215_6;
wire n213_6;
wire n354_8;
wire n354_10;
wire n354_12;
wire n354_13;
wire n354_14;
wire n354_15;
wire n354_16;
wire n354_17;
wire n200_6;
wire n354_19;
wire n354_21;
wire n216_8;
wire n218_8;
wire n332_6;
wire n51_8;
wire rising_wr_clk;
wire n269_7;
wire n265_6;
wire d_wr_clk;
wire write_done;
wire d_rd_clk;
wire reset;
wire n50_1;
wire n50_2;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_0_COUT;
wire n25_6;
wire [8:2] rd_max;
wire [6:0] wr_ad;
wire [8:0] rd_ad;
wire [15:0] data_uart;
wire VCC;
wire GND;
  LUT4 n354_s0 (
    .F(n354_3),
    .I0(n354_4),
    .I1(n354_5),
    .I2(n354_6),
    .I3(n354_7) 
);
defparam n354_s0.INIT=16'h1000;
  LUT2 n98_s1 (
    .F(n98_4),
    .I0(write_read_4),
    .I1(begin_PP) 
);
defparam n98_s1.INIT=4'hB;
  LUT2 n220_s2 (
    .F(n220_6),
    .I0(rd_ad[0]),
    .I1(write_read_4) 
);
defparam n220_s2.INIT=4'h4;
  LUT3 n219_s1 (
    .F(n219_5),
    .I0(rd_ad[0]),
    .I1(rd_ad[1]),
    .I2(write_read_4) 
);
defparam n219_s1.INIT=8'h60;
  LUT4 n217_s1 (
    .F(n217_5),
    .I0(rd_ad[2]),
    .I1(n218_6),
    .I2(rd_ad[3]),
    .I3(write_read_4) 
);
defparam n217_s1.INIT=16'h7800;
  LUT3 n216_s1 (
    .F(n216_5),
    .I0(n216_8),
    .I1(rd_ad[4]),
    .I2(write_read_4) 
);
defparam n216_s1.INIT=8'h60;
  LUT3 n215_s1 (
    .F(n215_5),
    .I0(rd_ad[5]),
    .I1(n215_6),
    .I2(write_read_4) 
);
defparam n215_s1.INIT=8'h60;
  LUT4 n214_s1 (
    .F(n214_5),
    .I0(rd_ad[5]),
    .I1(n215_6),
    .I2(rd_ad[6]),
    .I3(write_read_4) 
);
defparam n214_s1.INIT=16'h7800;
  LUT3 n213_s1 (
    .F(n213_5),
    .I0(rd_ad[7]),
    .I1(n213_6),
    .I2(write_read_4) 
);
defparam n213_s1.INIT=8'h60;
  LUT4 n212_s1 (
    .F(n212_5),
    .I0(rd_ad[7]),
    .I1(n213_6),
    .I2(rd_ad[8]),
    .I3(write_read_4) 
);
defparam n212_s1.INIT=16'h7800;
  LUT4 n354_s1 (
    .F(n354_4),
    .I0(n354_8),
    .I1(rd_ad[6]),
    .I2(n354_19),
    .I3(rd_max[6]) 
);
defparam n354_s1.INIT=16'hD73D;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(rd_max[8]),
    .I1(rd_ad[8]),
    .I2(n354_10),
    .I3(n354_19) 
);
defparam n354_s2.INIT=16'hD000;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(n354_21),
    .I1(write_done),
    .I2(n218_6),
    .I3(n354_12) 
);
defparam n354_s3.INIT=16'h4000;
  LUT2 n354_s4 (
    .F(n354_7),
    .I0(n354_13),
    .I1(n354_14) 
);
defparam n354_s4.INIT=4'h1;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(d_rd_clk),
    .I1(BRAM_rd),
    .I2(write_read_4) 
);
defparam n200_s1.INIT=8'h40;
  LUT2 n218_s2 (
    .F(n218_6),
    .I0(rd_ad[0]),
    .I1(rd_ad[1]) 
);
defparam n218_s2.INIT=4'h8;
  LUT4 n215_s2 (
    .F(n215_6),
    .I0(rd_ad[3]),
    .I1(rd_ad[4]),
    .I2(rd_ad[2]),
    .I3(n218_6) 
);
defparam n215_s2.INIT=16'h8000;
  LUT3 n213_s2 (
    .F(n213_6),
    .I0(rd_ad[5]),
    .I1(rd_ad[6]),
    .I2(n215_6) 
);
defparam n213_s2.INIT=8'h80;
  LUT2 n354_s5 (
    .F(n354_8),
    .I0(rd_ad[7]),
    .I1(rd_max[7]) 
);
defparam n354_s5.INIT=4'h9;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(rd_max[7]),
    .I1(rd_ad[7]),
    .I2(rd_max[6]) 
);
defparam n354_s7.INIT=8'h0D;
  LUT4 n354_s9 (
    .F(n354_12),
    .I0(n354_17),
    .I1(rd_ad[8]),
    .I2(rd_max[8]),
    .I3(n200_4) 
);
defparam n354_s9.INIT=16'hE300;
  LUT4 n354_s10 (
    .F(n354_13),
    .I0(n354_16),
    .I1(rd_max[4]),
    .I2(n354_15),
    .I3(rd_ad[4]) 
);
defparam n354_s10.INIT=16'hA73D;
  LUT4 n354_s11 (
    .F(n354_14),
    .I0(rd_ad[3]),
    .I1(rd_ad[2]),
    .I2(rd_max[3]),
    .I3(rd_max[2]) 
);
defparam n354_s11.INIT=16'hDEB7;
  LUT2 n354_s12 (
    .F(n354_15),
    .I0(rd_max[2]),
    .I1(rd_max[3]) 
);
defparam n354_s12.INIT=4'h1;
  LUT2 n354_s13 (
    .F(n354_16),
    .I0(rd_ad[5]),
    .I1(rd_max[5]) 
);
defparam n354_s13.INIT=4'h9;
  LUT2 n354_s14 (
    .F(n354_17),
    .I0(rd_max[7]),
    .I1(rd_ad[7]) 
);
defparam n354_s14.INIT=4'h4;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(d_rd_clk),
    .I1(BRAM_rd),
    .I2(write_read_4),
    .I3(n265_6) 
);
defparam n200_s2.INIT=16'hFF40;
  LUT4 n354_s15 (
    .F(n354_19),
    .I0(rd_max[4]),
    .I1(rd_max[5]),
    .I2(rd_max[2]),
    .I3(rd_max[3]) 
);
defparam n354_s15.INIT=16'h0001;
  LUT3 n354_s16 (
    .F(n354_21),
    .I0(rd_max[4]),
    .I1(rd_ad[5]),
    .I2(rd_max[5]) 
);
defparam n354_s16.INIT=8'h28;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(rd_ad[3]),
    .I1(rd_ad[2]),
    .I2(rd_ad[0]),
    .I3(rd_ad[1]) 
);
defparam n216_s3.INIT=16'h8000;
  LUT4 n218_s3 (
    .F(n218_8),
    .I0(rd_ad[2]),
    .I1(rd_ad[0]),
    .I2(rd_ad[1]),
    .I3(write_read_4) 
);
defparam n218_s3.INIT=16'h6A00;
  LUT4 n332_s2 (
    .F(n332_6),
    .I0(write_read_4),
    .I1(end_PP),
    .I2(d_wr_clk),
    .I3(BRAM_wr) 
);
defparam n332_s2.INIT=16'h0400;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(wr_ad[0]),
    .I1(d_wr_clk),
    .I2(BRAM_wr) 
);
defparam n51_s3.INIT=8'h9A;
  LUT2 rising_wr_clk_s1 (
    .F(rising_wr_clk),
    .I0(d_wr_clk),
    .I1(BRAM_wr) 
);
defparam rising_wr_clk_s1.INIT=4'h4;
  LUT2 n269_s3 (
    .F(n269_7),
    .I0(write_read_4),
    .I1(write_done) 
);
defparam n269_s3.INIT=4'hE;
  LUT2 n265_s2 (
    .F(n265_6),
    .I0(write_read_4),
    .I1(write_done) 
);
defparam n265_s2.INIT=4'h4;
  DFFR d_wr_clk_s0 (
    .Q(d_wr_clk),
    .D(BRAM_wr),
    .CLK(clk_PSRAM),
    .RESET(n25_6) 
);
  DFFRE write_done_s0 (
    .Q(write_done),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n332_6),
    .RESET(n25_6) 
);
  DFFRE rd_max_8_s0 (
    .Q(rd_max[8]),
    .D(wr_ad[6]),
    .CLK(clk_PSRAM),
    .CE(n332_6),
    .RESET(n25_6) 
);
  DFFRE rd_max_7_s0 (
    .Q(rd_max[7]),
    .D(wr_ad[5]),
    .CLK(clk_PSRAM),
    .CE(n332_6),
    .RESET(n25_6) 
);
  DFFRE rd_max_6_s0 (
    .Q(rd_max[6]),
    .D(wr_ad[4]),
    .CLK(clk_PSRAM),
    .CE(n332_6),
    .RESET(n25_6) 
);
  DFFRE rd_max_5_s0 (
    .Q(rd_max[5]),
    .D(wr_ad[3]),
    .CLK(clk_PSRAM),
    .CE(n332_6),
    .RESET(n25_6) 
);
  DFFRE rd_max_4_s0 (
    .Q(rd_max[4]),
    .D(wr_ad[2]),
    .CLK(clk_PSRAM),
    .CE(n332_6),
    .RESET(n25_6) 
);
  DFFRE rd_max_3_s0 (
    .Q(rd_max[3]),
    .D(wr_ad[1]),
    .CLK(clk_PSRAM),
    .CE(n332_6),
    .RESET(n25_6) 
);
  DFFRE rd_max_2_s0 (
    .Q(rd_max[2]),
    .D(wr_ad[0]),
    .CLK(clk_PSRAM),
    .CE(n332_6),
    .RESET(n25_6) 
);
  DFFRE wr_ad_6_s0 (
    .Q(wr_ad[6]),
    .D(n45_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n98_4) 
);
defparam wr_ad_6_s0.INIT=1'b0;
  DFFRE wr_ad_5_s0 (
    .Q(wr_ad[5]),
    .D(n46_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n98_4) 
);
defparam wr_ad_5_s0.INIT=1'b0;
  DFFRE wr_ad_4_s0 (
    .Q(wr_ad[4]),
    .D(n47_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n98_4) 
);
defparam wr_ad_4_s0.INIT=1'b0;
  DFFRE wr_ad_3_s0 (
    .Q(wr_ad[3]),
    .D(n48_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n98_4) 
);
defparam wr_ad_3_s0.INIT=1'b0;
  DFFRE wr_ad_2_s0 (
    .Q(wr_ad[2]),
    .D(n49_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n98_4) 
);
defparam wr_ad_2_s0.INIT=1'b0;
  DFFRE wr_ad_1_s0 (
    .Q(wr_ad[1]),
    .D(n50_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n98_4) 
);
defparam wr_ad_1_s0.INIT=1'b0;
  DFF data_out_15_s0 (
    .Q(data_uart_Z[15]),
    .D(data_uart[15]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_14_s0 (
    .Q(data_uart_Z[14]),
    .D(data_uart[14]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_13_s0 (
    .Q(data_uart_Z[13]),
    .D(data_uart[13]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_12_s0 (
    .Q(data_uart_Z[12]),
    .D(data_uart[12]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_11_s0 (
    .Q(data_uart_Z[11]),
    .D(data_uart[11]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_10_s0 (
    .Q(data_uart_Z[10]),
    .D(data_uart[10]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_9_s0 (
    .Q(data_uart_Z[9]),
    .D(data_uart[9]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_8_s0 (
    .Q(data_uart_Z[8]),
    .D(data_uart[8]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_7_s0 (
    .Q(data_uart_Z[7]),
    .D(data_uart[7]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_6_s0 (
    .Q(data_uart_Z[6]),
    .D(data_uart[6]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_5_s0 (
    .Q(data_uart_Z[5]),
    .D(data_uart[5]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_4_s0 (
    .Q(data_uart_Z[4]),
    .D(data_uart[4]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_3_s0 (
    .Q(data_uart_Z[3]),
    .D(data_uart[3]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_2_s0 (
    .Q(data_uart_Z[2]),
    .D(data_uart[2]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_1_s0 (
    .Q(data_uart_Z[1]),
    .D(data_uart[1]),
    .CLK(clk_PSRAM) 
);
  DFF data_out_0_s0 (
    .Q(data_uart_Z[0]),
    .D(data_uart[0]),
    .CLK(clk_PSRAM) 
);
  DFFRE d_rd_clk_s0 (
    .Q(d_rd_clk),
    .D(BRAM_rd),
    .CLK(clk_PSRAM),
    .CE(write_read_4),
    .RESET(n25_6) 
);
  DFFRE ended_s0 (
    .Q(ended_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n354_3),
    .RESET(n25_6) 
);
  DFF reset_s0 (
    .Q(reset),
    .D(n25_6),
    .CLK(clk_PSRAM) 
);
  DFFRE rd_ad_8_s1 (
    .Q(rd_ad[8]),
    .D(n212_5),
    .CLK(clk_PSRAM),
    .CE(n200_6),
    .RESET(n25_6) 
);
defparam rd_ad_8_s1.INIT=1'b0;
  DFFRE rd_ad_7_s1 (
    .Q(rd_ad[7]),
    .D(n213_5),
    .CLK(clk_PSRAM),
    .CE(n200_6),
    .RESET(n25_6) 
);
defparam rd_ad_7_s1.INIT=1'b0;
  DFFRE rd_ad_6_s1 (
    .Q(rd_ad[6]),
    .D(n214_5),
    .CLK(clk_PSRAM),
    .CE(n200_6),
    .RESET(n25_6) 
);
defparam rd_ad_6_s1.INIT=1'b0;
  DFFRE rd_ad_5_s1 (
    .Q(rd_ad[5]),
    .D(n215_5),
    .CLK(clk_PSRAM),
    .CE(n200_6),
    .RESET(n25_6) 
);
defparam rd_ad_5_s1.INIT=1'b0;
  DFFRE rd_ad_4_s1 (
    .Q(rd_ad[4]),
    .D(n216_5),
    .CLK(clk_PSRAM),
    .CE(n200_6),
    .RESET(n25_6) 
);
defparam rd_ad_4_s1.INIT=1'b0;
  DFFRE rd_ad_3_s1 (
    .Q(rd_ad[3]),
    .D(n217_5),
    .CLK(clk_PSRAM),
    .CE(n200_6),
    .RESET(n25_6) 
);
defparam rd_ad_3_s1.INIT=1'b0;
  DFFRE rd_ad_2_s1 (
    .Q(rd_ad[2]),
    .D(n218_8),
    .CLK(clk_PSRAM),
    .CE(n200_6),
    .RESET(n25_6) 
);
defparam rd_ad_2_s1.INIT=1'b0;
  DFFRE rd_ad_1_s1 (
    .Q(rd_ad[1]),
    .D(n219_5),
    .CLK(clk_PSRAM),
    .CE(n200_6),
    .RESET(n25_6) 
);
defparam rd_ad_1_s1.INIT=1'b0;
  DFFRE rd_ad_0_s1 (
    .Q(rd_ad[0]),
    .D(n220_6),
    .CLK(clk_PSRAM),
    .CE(n200_6),
    .RESET(n25_6) 
);
defparam rd_ad_0_s1.INIT=1'b0;
  DFFR wr_ad_0_s1 (
    .Q(wr_ad[0]),
    .D(n51_8),
    .CLK(clk_PSRAM),
    .RESET(n98_4) 
);
defparam wr_ad_0_s1.INIT=1'b0;
  DFFR write_read_s2 (
    .Q(write_read_4),
    .D(n269_7),
    .CLK(clk_PSRAM),
    .RESET(n25_6) 
);
defparam write_read_s2.INIT=1'b0;
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_2),
    .I0(wr_ad[1]),
    .I1(wr_ad[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n50_s.ALU_MODE=0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(wr_ad[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n50_2) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(wr_ad[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(wr_ad[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(wr_ad[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_0_COUT),
    .I0(wr_ad[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  INV n25_s2 (
    .O(n25_6),
    .I(begin_PP) 
);
  Gowin_SDPB BRAM_uart (
    .BRAM_wr(BRAM_wr),
    .BRAM_rd(BRAM_rd),
    .begin_PP(begin_PP),
    .reset(reset),
    .data_in_0(data_in_0),
    .data_in_1(data_in_1),
    .data_in_2(data_in_2),
    .data_in_3(data_in_3),
    .data_in_4(data_in_4),
    .data_in_5(data_in_5),
    .data_in_6(data_in_6),
    .data_in_7(data_in_7),
    .data_in_8(data_in_8),
    .data_in_9(data_in_9),
    .data_in_10(data_in_10),
    .data_in_11(data_in_11),
    .data_in_16(data_in_16),
    .data_in_17(data_in_17),
    .data_in_18(data_in_18),
    .data_in_19(data_in_19),
    .data_in_20(data_in_20),
    .data_in_21(data_in_21),
    .data_in_22(data_in_22),
    .data_in_23(data_in_23),
    .data_in_24(data_in_24),
    .data_in_25(data_in_25),
    .data_in_26(data_in_26),
    .data_in_27(data_in_27),
    .data_in_32(data_in_32),
    .data_in_33(data_in_33),
    .data_in_34(data_in_34),
    .data_in_35(data_in_35),
    .data_in_36(data_in_36),
    .data_in_37(data_in_37),
    .data_in_38(data_in_38),
    .data_in_39(data_in_39),
    .data_in_40(data_in_40),
    .data_in_41(data_in_41),
    .data_in_42(data_in_42),
    .data_in_43(data_in_43),
    .data_in_48(data_in_48),
    .data_in_49(data_in_49),
    .data_in_50(data_in_50),
    .data_in_51(data_in_51),
    .data_in_52(data_in_52),
    .data_in_53(data_in_53),
    .data_in_54(data_in_54),
    .data_in_55(data_in_55),
    .data_in_56(data_in_56),
    .data_in_57(data_in_57),
    .data_in_58(data_in_58),
    .data_in_59(data_in_59),
    .wr_ad(wr_ad[6:0]),
    .rd_ad(rd_ad[8:0]),
    .data_uart(data_uart[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Post_Process */
module adc_module (
  clk_PSRAM,
  clk_ADC_d,
  adc_enable,
  stop_acquisition,
  process,
  acq_wr,
  n68_6
)
;
input clk_PSRAM;
input clk_ADC_d;
input adc_enable;
input stop_acquisition;
input [1:0] process;
output acq_wr;
output n68_6;
wire n8_3;
wire delay_counter_4_6;
wire sent_once_6;
wire delay_counter_4_7;
wire n25_6;
wire n55_26;
wire sent_once;
wire delay_end;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_0_COUT;
wire n61_6;
wire [4:0] delay_counter;
wire VCC;
wire GND;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(clk_ADC_d),
    .I1(sent_once),
    .I2(delay_end) 
);
defparam n8_s0.INIT=8'h10;
  LUT4 delay_counter_4_s2 (
    .F(delay_counter_4_6),
    .I0(delay_counter_4_7),
    .I1(delay_counter[3]),
    .I2(delay_counter[2]),
    .I3(delay_counter[4]) 
);
defparam delay_counter_4_s2.INIT=16'h00BF;
  LUT3 sent_once_s2 (
    .F(sent_once_6),
    .I0(acq_wr),
    .I1(clk_ADC_d),
    .I2(adc_enable) 
);
defparam sent_once_s2.INIT=8'h40;
  LUT2 delay_counter_4_s3 (
    .F(delay_counter_4_7),
    .I0(delay_counter[0]),
    .I1(delay_counter[1]) 
);
defparam delay_counter_4_s3.INIT=4'h1;
  LUT4 n25_s2 (
    .F(n25_6),
    .I0(adc_enable),
    .I1(clk_ADC_d),
    .I2(sent_once),
    .I3(delay_end) 
);
defparam n25_s2.INIT=16'h0200;
  LUT4 n55_s16 (
    .F(n55_26),
    .I0(delay_counter_4_7),
    .I1(delay_counter[3]),
    .I2(delay_counter[2]),
    .I3(delay_counter[4]) 
);
defparam n55_s16.INIT=16'hFF40;
  LUT3 n68_s2 (
    .F(n68_6),
    .I0(stop_acquisition),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n68_s2.INIT=8'hEF;
  DFFSE sent_once_s0 (
    .Q(sent_once),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(sent_once_6),
    .SET(n25_6) 
);
  DFFRE delay_end_s0 (
    .Q(delay_end),
    .D(VCC),
    .CLK(clk_ADC_d),
    .CE(n55_26),
    .RESET(n68_6) 
);
defparam delay_end_s0.INIT=1'b0;
  DFFRE delay_counter_4_s0 (
    .Q(delay_counter[4]),
    .D(n57_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_4_s0.INIT=1'b0;
  DFFRE delay_counter_3_s0 (
    .Q(delay_counter[3]),
    .D(n58_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_3_s0.INIT=1'b0;
  DFFRE delay_counter_2_s0 (
    .Q(delay_counter[2]),
    .D(n59_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_2_s0.INIT=1'b0;
  DFFRE delay_counter_1_s0 (
    .Q(delay_counter[1]),
    .D(n60_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_1_s0.INIT=1'b0;
  DFFRE delay_counter_0_s0 (
    .Q(delay_counter[0]),
    .D(n61_6),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_0_s0.INIT=1'b0;
  DFFR adc_ready_s0 (
    .Q(acq_wr),
    .D(n8_3),
    .CLK(clk_PSRAM),
    .RESET(n68_6) 
);
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(delay_counter[1]),
    .I1(delay_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(delay_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(delay_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_0_COUT),
    .I0(delay_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  INV n61_s2 (
    .O(n61_6),
    .I(delay_counter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_module */
module Gowin_SDPB1 (
  acq_wr,
  acq_rd_Z,
  n58_6,
  reset,
  wr_ad,
  rd_ad,
  data_psram
)
;
input acq_wr;
input acq_rd_Z;
input n58_6;
input reset;
input [10:0] wr_ad;
input [8:0] rd_ad;
output [47:0] data_psram;
wire [31:16] DO;
wire VCC;
wire GND;
  SDPB sdpb_inst_0 (
    .DO({data_psram[43:36],data_psram[31:24],data_psram[19:12],data_psram[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,VCC,GND,VCC,VCC,VCC,VCC,GND,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({wr_ad[10:0],GND,GND,GND}),
    .ADB({rd_ad[8:0],GND,GND,GND,GND,GND}),
    .CLKA(acq_wr),
    .CLKB(acq_rd_Z),
    .CEA(n58_6),
    .CEB(n58_6),
    .OCE(GND),
    .RESETA(reset),
    .RESETB(reset) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=8;
defparam sdpb_inst_0.BIT_WIDTH_1=32;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  SDPB sdpb_inst_1 (
    .DO({DO[31:16],data_psram[47:44],data_psram[35:32],data_psram[23:20],data_psram[11:8]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,VCC,GND,VCC,GND}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,wr_ad[10:0],GND,GND}),
    .ADB({GND,rd_ad[8:0],GND,GND,GND,GND}),
    .CLKA(acq_wr),
    .CLKB(acq_rd_Z),
    .CEA(n58_6),
    .CEB(n58_6),
    .OCE(GND),
    .RESETA(reset),
    .RESETB(reset) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=4;
defparam sdpb_inst_1.BIT_WIDTH_1=16;
defparam sdpb_inst_1.BLK_SEL_0=3'b000;
defparam sdpb_inst_1.BLK_SEL_1=3'b000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_SDPB1 */
module acquisition (
  acq_rd_Z,
  clk_PSRAM,
  adc_enable,
  n68_6,
  acq_wr,
  n1047_186,
  stop_acquisition,
  BRAM_empty_Z,
  data_in_1,
  data_in_2,
  data_in_3
)
;
input acq_rd_Z;
input clk_PSRAM;
input adc_enable;
input n68_6;
input acq_wr;
input n1047_186;
input stop_acquisition;
output BRAM_empty_Z;
output [15:0] data_in_1;
output [15:0] data_in_2;
output [15:0] data_in_3;
wire n594_4;
wire n346_3;
wire n388_6;
wire n346_4;
wire n346_5;
wire n346_6;
wire n346_7;
wire n406_4;
wire n406_6;
wire rising_wr_clk_1_4;
wire n70_8;
wire rising_rd_clk;
wire n390_10;
wire rising_wr_clk;
wire n389_9;
wire d_rd_clk;
wire d_wr_clk;
wire reset;
wire n458_2;
wire n458_1_1;
wire n457_2;
wire n457_1_1;
wire n456_2;
wire n456_1_1;
wire n455_2;
wire n455_1_1;
wire n454_2;
wire n454_1_1;
wire n453_2;
wire n453_1_1;
wire n452_2;
wire n452_1_1;
wire n451_2;
wire n451_1_1;
wire n450_2;
wire n450_1_1;
wire n449_2;
wire n449_1_1;
wire n448_2;
wire n448_1_1;
wire n447_2;
wire n447_1_1;
wire n446_2;
wire n446_1_1;
wire n445_2;
wire n445_1_1;
wire n444_2;
wire n444_1_1;
wire n443_2;
wire n443_1_0_COUT;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_0_COUT;
wire n307_1;
wire n307_2;
wire n306_1;
wire n306_2;
wire n305_1;
wire n305_2;
wire n304_1;
wire n304_2;
wire n303_1;
wire n303_2;
wire n302_1;
wire n302_2;
wire n301_1;
wire n301_2;
wire n300_1;
wire n300_2;
wire n299_1;
wire n299_2;
wire n298_1;
wire n298_0_COUT;
wire n58_6;
wire [8:0] rd_ad;
wire [10:0] wr_ad;
wire [2:1] samples_written;
wire [15:0] samples_to_read;
wire [47:0] data_psram;
wire VCC;
wire GND;
  LUT2 n594_s1 (
    .F(n594_4),
    .I0(acq_rd_Z),
    .I1(d_rd_clk) 
);
defparam n594_s1.INIT=4'h4;
  LUT4 n346_s0 (
    .F(n346_3),
    .I0(n346_4),
    .I1(n346_5),
    .I2(n346_6),
    .I3(n346_7) 
);
defparam n346_s0.INIT=16'h8000;
  LUT3 n388_s2 (
    .F(n388_6),
    .I0(samples_written[1]),
    .I1(wr_ad[0]),
    .I2(samples_written[2]) 
);
defparam n388_s2.INIT=8'h70;
  LUT4 n346_s1 (
    .F(n346_4),
    .I0(samples_to_read[8]),
    .I1(samples_to_read[9]),
    .I2(samples_to_read[10]),
    .I3(samples_to_read[11]) 
);
defparam n346_s1.INIT=16'h0001;
  LUT4 n346_s2 (
    .F(n346_5),
    .I0(samples_to_read[0]),
    .I1(samples_to_read[1]),
    .I2(samples_to_read[2]),
    .I3(samples_to_read[3]) 
);
defparam n346_s2.INIT=16'h0001;
  LUT4 n346_s3 (
    .F(n346_6),
    .I0(samples_to_read[12]),
    .I1(samples_to_read[13]),
    .I2(samples_to_read[14]),
    .I3(samples_to_read[15]) 
);
defparam n346_s3.INIT=16'h0001;
  LUT4 n346_s4 (
    .F(n346_7),
    .I0(samples_to_read[4]),
    .I1(samples_to_read[5]),
    .I2(samples_to_read[6]),
    .I3(samples_to_read[7]) 
);
defparam n346_s4.INIT=16'h0001;
  LUT3 n406_s1 (
    .F(n406_4),
    .I0(samples_written[2]),
    .I1(samples_written[1]),
    .I2(wr_ad[0]) 
);
defparam n406_s1.INIT=8'h40;
  LUT4 n406_s2 (
    .F(n406_6),
    .I0(n406_4),
    .I1(d_rd_clk),
    .I2(acq_rd_Z),
    .I3(rising_wr_clk) 
);
defparam n406_s2.INIT=16'h8A30;
  LUT2 rising_wr_clk_1_s1 (
    .F(rising_wr_clk_1_4),
    .I0(d_wr_clk),
    .I1(acq_wr) 
);
defparam rising_wr_clk_1_s1.INIT=4'hB;
  LUT3 n70_s3 (
    .F(n70_8),
    .I0(rd_ad[0]),
    .I1(d_rd_clk),
    .I2(acq_rd_Z) 
);
defparam n70_s3.INIT=8'h9A;
  LUT2 rising_rd_clk_s1 (
    .F(rising_rd_clk),
    .I0(d_rd_clk),
    .I1(acq_rd_Z) 
);
defparam rising_rd_clk_s1.INIT=4'h4;
  LUT3 n390_s5 (
    .F(n390_10),
    .I0(wr_ad[0]),
    .I1(d_wr_clk),
    .I2(acq_wr) 
);
defparam n390_s5.INIT=8'h9A;
  LUT2 rising_wr_clk_s1 (
    .F(rising_wr_clk),
    .I0(d_wr_clk),
    .I1(acq_wr) 
);
defparam rising_wr_clk_s1.INIT=4'h4;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(wr_ad[0]),
    .I1(d_wr_clk),
    .I2(acq_wr),
    .I3(samples_written[1]) 
);
defparam n389_s4.INIT=16'hDF20;
  DFFE d_rd_clk_s0 (
    .Q(d_rd_clk),
    .D(acq_rd_Z),
    .CLK(clk_PSRAM),
    .CE(adc_enable) 
);
  DFFRE rd_ad_8_s0 (
    .Q(rd_ad[8]),
    .D(n62_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n68_6) 
);
defparam rd_ad_8_s0.INIT=1'b0;
  DFFRE rd_ad_7_s0 (
    .Q(rd_ad[7]),
    .D(n63_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n68_6) 
);
defparam rd_ad_7_s0.INIT=1'b0;
  DFFRE rd_ad_6_s0 (
    .Q(rd_ad[6]),
    .D(n64_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n68_6) 
);
defparam rd_ad_6_s0.INIT=1'b0;
  DFFRE rd_ad_5_s0 (
    .Q(rd_ad[5]),
    .D(n65_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n68_6) 
);
defparam rd_ad_5_s0.INIT=1'b0;
  DFFRE rd_ad_4_s0 (
    .Q(rd_ad[4]),
    .D(n66_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n68_6) 
);
defparam rd_ad_4_s0.INIT=1'b0;
  DFFRE rd_ad_3_s0 (
    .Q(rd_ad[3]),
    .D(n67_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n68_6) 
);
defparam rd_ad_3_s0.INIT=1'b0;
  DFFRE rd_ad_2_s0 (
    .Q(rd_ad[2]),
    .D(n68_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n68_6) 
);
defparam rd_ad_2_s0.INIT=1'b0;
  DFFRE rd_ad_1_s0 (
    .Q(rd_ad[1]),
    .D(n69_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n68_6) 
);
defparam rd_ad_1_s0.INIT=1'b0;
  DFFRE data_out_1_15_s0 (
    .Q(data_in_1[15]),
    .D(data_psram[47]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_14_s0 (
    .Q(data_in_1[14]),
    .D(data_psram[46]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_13_s0 (
    .Q(data_in_1[13]),
    .D(data_psram[45]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_12_s0 (
    .Q(data_in_1[12]),
    .D(data_psram[44]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_11_s0 (
    .Q(data_in_1[11]),
    .D(data_psram[35]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_10_s0 (
    .Q(data_in_1[10]),
    .D(data_psram[34]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_9_s0 (
    .Q(data_in_1[9]),
    .D(data_psram[33]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_8_s0 (
    .Q(data_in_1[8]),
    .D(data_psram[32]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_7_s0 (
    .Q(data_in_1[7]),
    .D(data_psram[23]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_6_s0 (
    .Q(data_in_1[6]),
    .D(data_psram[22]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_5_s0 (
    .Q(data_in_1[5]),
    .D(data_psram[21]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_4_s0 (
    .Q(data_in_1[4]),
    .D(data_psram[20]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_3_s0 (
    .Q(data_in_1[3]),
    .D(data_psram[11]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_2_s0 (
    .Q(data_in_1[2]),
    .D(data_psram[10]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_1_s0 (
    .Q(data_in_1[1]),
    .D(data_psram[9]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_1_0_s0 (
    .Q(data_in_1[0]),
    .D(data_psram[8]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_15_s0 (
    .Q(data_in_2[15]),
    .D(data_psram[43]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_14_s0 (
    .Q(data_in_2[14]),
    .D(data_psram[42]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_13_s0 (
    .Q(data_in_2[13]),
    .D(data_psram[41]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_12_s0 (
    .Q(data_in_2[12]),
    .D(data_psram[40]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_11_s0 (
    .Q(data_in_2[11]),
    .D(data_psram[31]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_10_s0 (
    .Q(data_in_2[10]),
    .D(data_psram[30]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_9_s0 (
    .Q(data_in_2[9]),
    .D(data_psram[29]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_8_s0 (
    .Q(data_in_2[8]),
    .D(data_psram[28]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_7_s0 (
    .Q(data_in_2[7]),
    .D(data_psram[19]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_6_s0 (
    .Q(data_in_2[6]),
    .D(data_psram[18]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_5_s0 (
    .Q(data_in_2[5]),
    .D(data_psram[17]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_4_s0 (
    .Q(data_in_2[4]),
    .D(data_psram[16]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_3_s0 (
    .Q(data_in_2[3]),
    .D(data_psram[7]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_2_s0 (
    .Q(data_in_2[2]),
    .D(data_psram[6]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_1_s0 (
    .Q(data_in_2[1]),
    .D(data_psram[5]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_2_0_s0 (
    .Q(data_in_2[0]),
    .D(data_psram[4]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_15_s0 (
    .Q(data_in_3[15]),
    .D(data_psram[39]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_14_s0 (
    .Q(data_in_3[14]),
    .D(data_psram[38]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_13_s0 (
    .Q(data_in_3[13]),
    .D(data_psram[37]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_12_s0 (
    .Q(data_in_3[12]),
    .D(data_psram[36]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_11_s0 (
    .Q(data_in_3[11]),
    .D(data_psram[27]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_10_s0 (
    .Q(data_in_3[10]),
    .D(data_psram[26]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_9_s0 (
    .Q(data_in_3[9]),
    .D(data_psram[25]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_8_s0 (
    .Q(data_in_3[8]),
    .D(data_psram[24]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_7_s0 (
    .Q(data_in_3[7]),
    .D(data_psram[15]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_6_s0 (
    .Q(data_in_3[6]),
    .D(data_psram[14]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_5_s0 (
    .Q(data_in_3[5]),
    .D(data_psram[13]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_4_s0 (
    .Q(data_in_3[4]),
    .D(data_psram[12]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_3_s0 (
    .Q(data_in_3[3]),
    .D(data_psram[3]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_2_s0 (
    .Q(data_in_3[2]),
    .D(data_psram[2]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_1_s0 (
    .Q(data_in_3[1]),
    .D(data_psram[1]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFRE data_out_3_0_s0 (
    .Q(data_in_3[0]),
    .D(data_psram[0]),
    .CLK(clk_PSRAM),
    .CE(n594_4),
    .RESET(n68_6) 
);
  DFFE d_wr_clk_s0 (
    .Q(d_wr_clk),
    .D(acq_wr),
    .CLK(clk_PSRAM),
    .CE(adc_enable) 
);
  DFFRE wr_ad_10_s0 (
    .Q(wr_ad[10]),
    .D(n298_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_10_s0.INIT=1'b0;
  DFFRE wr_ad_9_s0 (
    .Q(wr_ad[9]),
    .D(n299_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_9_s0.INIT=1'b0;
  DFFRE wr_ad_8_s0 (
    .Q(wr_ad[8]),
    .D(n300_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_8_s0.INIT=1'b0;
  DFFRE wr_ad_7_s0 (
    .Q(wr_ad[7]),
    .D(n301_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_7_s0.INIT=1'b0;
  DFFRE wr_ad_6_s0 (
    .Q(wr_ad[6]),
    .D(n302_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_6_s0.INIT=1'b0;
  DFFRE wr_ad_5_s0 (
    .Q(wr_ad[5]),
    .D(n303_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_5_s0.INIT=1'b0;
  DFFRE wr_ad_4_s0 (
    .Q(wr_ad[4]),
    .D(n304_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_4_s0.INIT=1'b0;
  DFFRE wr_ad_3_s0 (
    .Q(wr_ad[3]),
    .D(n305_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_3_s0.INIT=1'b0;
  DFFRE wr_ad_2_s0 (
    .Q(wr_ad[2]),
    .D(n306_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_2_s0.INIT=1'b0;
  DFFRE wr_ad_1_s0 (
    .Q(wr_ad[1]),
    .D(n307_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam wr_ad_1_s0.INIT=1'b0;
  DFFR BRAM_empty_s0 (
    .Q(BRAM_empty_Z),
    .D(n346_3),
    .CLK(clk_PSRAM),
    .RESET(n68_6) 
);
  DFFRE samples_written_2_s0 (
    .Q(samples_written[2]),
    .D(n388_6),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n68_6) 
);
defparam samples_written_2_s0.INIT=1'b0;
  DFFRE samples_to_read_15_s1 (
    .Q(samples_to_read[15]),
    .D(n443_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_15_s1.INIT=1'b0;
  DFFRE samples_to_read_14_s1 (
    .Q(samples_to_read[14]),
    .D(n444_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_14_s1.INIT=1'b0;
  DFFRE samples_to_read_13_s1 (
    .Q(samples_to_read[13]),
    .D(n445_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_13_s1.INIT=1'b0;
  DFFRE samples_to_read_12_s1 (
    .Q(samples_to_read[12]),
    .D(n446_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_12_s1.INIT=1'b0;
  DFFRE samples_to_read_11_s1 (
    .Q(samples_to_read[11]),
    .D(n447_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_11_s1.INIT=1'b0;
  DFFRE samples_to_read_10_s1 (
    .Q(samples_to_read[10]),
    .D(n448_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_10_s1.INIT=1'b0;
  DFFRE samples_to_read_9_s1 (
    .Q(samples_to_read[9]),
    .D(n449_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_9_s1.INIT=1'b0;
  DFFRE samples_to_read_8_s1 (
    .Q(samples_to_read[8]),
    .D(n450_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_8_s1.INIT=1'b0;
  DFFRE samples_to_read_7_s1 (
    .Q(samples_to_read[7]),
    .D(n451_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_7_s1.INIT=1'b0;
  DFFRE samples_to_read_6_s1 (
    .Q(samples_to_read[6]),
    .D(n452_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_6_s1.INIT=1'b0;
  DFFRE samples_to_read_5_s1 (
    .Q(samples_to_read[5]),
    .D(n453_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_5_s1.INIT=1'b0;
  DFFRE samples_to_read_4_s1 (
    .Q(samples_to_read[4]),
    .D(n454_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_4_s1.INIT=1'b0;
  DFFRE samples_to_read_3_s1 (
    .Q(samples_to_read[3]),
    .D(n455_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_3_s1.INIT=1'b0;
  DFFRE samples_to_read_2_s1 (
    .Q(samples_to_read[2]),
    .D(n456_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_2_s1.INIT=1'b0;
  DFFRE samples_to_read_1_s1 (
    .Q(samples_to_read[1]),
    .D(n457_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_1_s1.INIT=1'b0;
  DFFRE samples_to_read_0_s1 (
    .Q(samples_to_read[0]),
    .D(n458_2),
    .CLK(clk_PSRAM),
    .CE(n406_6),
    .RESET(n68_6) 
);
defparam samples_to_read_0_s1.INIT=1'b0;
  DFFR reset_s1 (
    .Q(reset),
    .D(n1047_186),
    .CLK(clk_PSRAM),
    .RESET(stop_acquisition) 
);
  DFFR rd_ad_0_s1 (
    .Q(rd_ad[0]),
    .D(n70_8),
    .CLK(clk_PSRAM),
    .RESET(n68_6) 
);
defparam rd_ad_0_s1.INIT=1'b0;
  DFFR wr_ad_0_s1 (
    .Q(wr_ad[0]),
    .D(n390_10),
    .CLK(clk_PSRAM),
    .RESET(n68_6) 
);
defparam wr_ad_0_s1.INIT=1'b0;
  DFFR samples_written_1_s1 (
    .Q(samples_written[1]),
    .D(n389_9),
    .CLK(clk_PSRAM),
    .RESET(n68_6) 
);
defparam samples_written_1_s1.INIT=1'b0;
  ALU n458_1_s (
    .SUM(n458_2),
    .COUT(n458_1_1),
    .I0(samples_to_read[0]),
    .I1(VCC),
    .I3(rising_wr_clk),
    .CIN(rising_wr_clk_1_4) 
);
defparam n458_1_s.ALU_MODE=2;
  ALU n457_1_s (
    .SUM(n457_2),
    .COUT(n457_1_1),
    .I0(samples_to_read[1]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n458_1_1) 
);
defparam n457_1_s.ALU_MODE=2;
  ALU n456_1_s (
    .SUM(n456_2),
    .COUT(n456_1_1),
    .I0(samples_to_read[2]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n457_1_1) 
);
defparam n456_1_s.ALU_MODE=2;
  ALU n455_1_s (
    .SUM(n455_2),
    .COUT(n455_1_1),
    .I0(samples_to_read[3]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n456_1_1) 
);
defparam n455_1_s.ALU_MODE=2;
  ALU n454_1_s (
    .SUM(n454_2),
    .COUT(n454_1_1),
    .I0(samples_to_read[4]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n455_1_1) 
);
defparam n454_1_s.ALU_MODE=2;
  ALU n453_1_s (
    .SUM(n453_2),
    .COUT(n453_1_1),
    .I0(samples_to_read[5]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n454_1_1) 
);
defparam n453_1_s.ALU_MODE=2;
  ALU n452_1_s (
    .SUM(n452_2),
    .COUT(n452_1_1),
    .I0(samples_to_read[6]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n453_1_1) 
);
defparam n452_1_s.ALU_MODE=2;
  ALU n451_1_s (
    .SUM(n451_2),
    .COUT(n451_1_1),
    .I0(samples_to_read[7]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n452_1_1) 
);
defparam n451_1_s.ALU_MODE=2;
  ALU n450_1_s (
    .SUM(n450_2),
    .COUT(n450_1_1),
    .I0(samples_to_read[8]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n451_1_1) 
);
defparam n450_1_s.ALU_MODE=2;
  ALU n449_1_s (
    .SUM(n449_2),
    .COUT(n449_1_1),
    .I0(samples_to_read[9]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n450_1_1) 
);
defparam n449_1_s.ALU_MODE=2;
  ALU n448_1_s (
    .SUM(n448_2),
    .COUT(n448_1_1),
    .I0(samples_to_read[10]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n449_1_1) 
);
defparam n448_1_s.ALU_MODE=2;
  ALU n447_1_s (
    .SUM(n447_2),
    .COUT(n447_1_1),
    .I0(samples_to_read[11]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n448_1_1) 
);
defparam n447_1_s.ALU_MODE=2;
  ALU n446_1_s (
    .SUM(n446_2),
    .COUT(n446_1_1),
    .I0(samples_to_read[12]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n447_1_1) 
);
defparam n446_1_s.ALU_MODE=2;
  ALU n445_1_s (
    .SUM(n445_2),
    .COUT(n445_1_1),
    .I0(samples_to_read[13]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n446_1_1) 
);
defparam n445_1_s.ALU_MODE=2;
  ALU n444_1_s (
    .SUM(n444_2),
    .COUT(n444_1_1),
    .I0(samples_to_read[14]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n445_1_1) 
);
defparam n444_1_s.ALU_MODE=2;
  ALU n443_1_s (
    .SUM(n443_2),
    .COUT(n443_1_0_COUT),
    .I0(samples_to_read[15]),
    .I1(GND),
    .I3(rising_wr_clk),
    .CIN(n444_1_1) 
);
defparam n443_1_s.ALU_MODE=2;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(rd_ad[1]),
    .I1(rd_ad[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(rd_ad[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(rd_ad[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(rd_ad[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(rd_ad[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(rd_ad[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(rd_ad[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_0_COUT),
    .I0(rd_ad[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n307_s (
    .SUM(n307_1),
    .COUT(n307_2),
    .I0(wr_ad[1]),
    .I1(wr_ad[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_1),
    .COUT(n306_2),
    .I0(wr_ad[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n307_2) 
);
defparam n306_s.ALU_MODE=0;
  ALU n305_s (
    .SUM(n305_1),
    .COUT(n305_2),
    .I0(wr_ad[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n306_2) 
);
defparam n305_s.ALU_MODE=0;
  ALU n304_s (
    .SUM(n304_1),
    .COUT(n304_2),
    .I0(wr_ad[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n305_2) 
);
defparam n304_s.ALU_MODE=0;
  ALU n303_s (
    .SUM(n303_1),
    .COUT(n303_2),
    .I0(wr_ad[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n304_2) 
);
defparam n303_s.ALU_MODE=0;
  ALU n302_s (
    .SUM(n302_1),
    .COUT(n302_2),
    .I0(wr_ad[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n303_2) 
);
defparam n302_s.ALU_MODE=0;
  ALU n301_s (
    .SUM(n301_1),
    .COUT(n301_2),
    .I0(wr_ad[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n302_2) 
);
defparam n301_s.ALU_MODE=0;
  ALU n300_s (
    .SUM(n300_1),
    .COUT(n300_2),
    .I0(wr_ad[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n301_2) 
);
defparam n300_s.ALU_MODE=0;
  ALU n299_s (
    .SUM(n299_1),
    .COUT(n299_2),
    .I0(wr_ad[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n300_2) 
);
defparam n299_s.ALU_MODE=0;
  ALU n298_s (
    .SUM(n298_1),
    .COUT(n298_0_COUT),
    .I0(wr_ad[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n299_2) 
);
defparam n298_s.ALU_MODE=0;
  INV n58_s2 (
    .O(n58_6),
    .I(reset) 
);
  Gowin_SDPB1 BRAM_acq_0 (
    .acq_wr(acq_wr),
    .acq_rd_Z(acq_rd_Z),
    .n58_6(n58_6),
    .reset(reset),
    .wr_ad(wr_ad[10:0]),
    .rd_ad(rd_ad[8:0]),
    .data_psram(data_psram[47:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* acquisition */
module sync (
  clk_PSRAM,
  buttonA_d,
  button_sync
)
;
input clk_PSRAM;
input buttonA_d;
output button_sync;
wire [1:0] sync_buffer;
wire VCC;
wire GND;
  DFF sync_buffer_1_s0 (
    .Q(sync_buffer[1]),
    .D(sync_buffer[0]),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_0_s0 (
    .Q(sync_buffer[0]),
    .D(buttonA_d),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_2_s0 (
    .Q(button_sync),
    .D(sync_buffer[1]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync */
module debouncer (
  clk_PSRAM,
  button_sync,
  button_deb
)
;
input clk_PSRAM;
input button_sync;
output button_deb;
wire n5_3;
wire n6_3;
wire n5_4;
wire n6_4;
wire [6:0] shift;
wire VCC;
wire GND;
  LUT4 n5_s0 (
    .F(n5_3),
    .I0(shift[0]),
    .I1(shift[1]),
    .I2(shift[2]),
    .I3(n5_4) 
);
defparam n5_s0.INIT=16'h0100;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(n6_4),
    .I1(shift[0]),
    .I2(shift[1]),
    .I3(shift[2]) 
);
defparam n6_s0.INIT=16'h8000;
  LUT4 n5_s1 (
    .F(n5_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n5_s1.INIT=16'h0001;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n6_s1.INIT=16'h8000;
  DFF shift_5_s0 (
    .Q(shift[5]),
    .D(shift[4]),
    .CLK(clk_PSRAM) 
);
  DFF shift_4_s0 (
    .Q(shift[4]),
    .D(shift[3]),
    .CLK(clk_PSRAM) 
);
  DFF shift_3_s0 (
    .Q(shift[3]),
    .D(shift[2]),
    .CLK(clk_PSRAM) 
);
  DFF shift_2_s0 (
    .Q(shift[2]),
    .D(shift[1]),
    .CLK(clk_PSRAM) 
);
  DFF shift_1_s0 (
    .Q(shift[1]),
    .D(shift[0]),
    .CLK(clk_PSRAM) 
);
  DFF shift_0_s0 (
    .Q(shift[0]),
    .D(button_sync),
    .CLK(clk_PSRAM) 
);
  DFFRE OUT_s0 (
    .Q(button_deb),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n6_3),
    .RESET(n5_3) 
);
  DFF shift_6_s0 (
    .Q(shift[6]),
    .D(shift[5]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debouncer */
module once (
  clk_PSRAM,
  button_deb,
  buttonA_debounced
)
;
input clk_PSRAM;
input button_deb;
output buttonA_debounced;
wire [3:0] resync;
wire VCC;
wire GND;
  DFF resync_2_s0 (
    .Q(resync[2]),
    .D(resync[1]),
    .CLK(clk_PSRAM) 
);
  DFF resync_1_s0 (
    .Q(resync[1]),
    .D(resync[0]),
    .CLK(clk_PSRAM) 
);
  DFF resync_0_s0 (
    .Q(resync[0]),
    .D(button_deb),
    .CLK(clk_PSRAM) 
);
  DFFR button_once_s0 (
    .Q(buttonA_debounced),
    .D(resync[3]),
    .CLK(clk_PSRAM),
    .RESET(resync[2]) 
);
  DFF resync_3_s0 (
    .Q(resync[3]),
    .D(resync[2]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* once */
module sync_debouncer (
  clk_PSRAM,
  buttonA_d,
  buttonA_debounced
)
;
input clk_PSRAM;
input buttonA_d;
output buttonA_debounced;
wire button_sync;
wire button_deb;
wire VCC;
wire GND;
  sync sync_button (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .button_sync(button_sync)
);
  debouncer deb_button (
    .clk_PSRAM(clk_PSRAM),
    .button_sync(button_sync),
    .button_deb(button_deb)
);
  once sync_button_debounced (
    .clk_PSRAM(clk_PSRAM),
    .button_deb(button_deb),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync_debouncer */
module TOP (
  sys_clk,
  uart_rx,
  buttonA,
  clk_ADC,
  adc_out,
  adc_OTR,
  mem_sio_1,
  mem_sio_2,
  mem_sio_3,
  mem_ce,
  mem_clk_enabled,
  uart_tx,
  led_rgb
)
;
input sys_clk;
input uart_rx;
input buttonA;
output clk_ADC;
input [11:0] adc_out;
input adc_OTR;
inout [3:0] mem_sio_1;
inout [3:0] mem_sio_2;
inout [3:0] mem_sio_3;
output mem_ce;
output mem_clk_enabled;
output uart_tx;
output [2:0] led_rgb;
wire sys_clk_d;
wire uart_rx_d;
wire buttonA_d;
wire n839_3;
wire n2415_3;
wire i_21_8;
wire process_2_9;
wire address_PP_22_8;
wire com_start_7;
wire end_PP_8;
wire n1142_10;
wire n1346_13;
wire n1348_13;
wire n1054_13;
wire n1052_13;
wire n320_11;
wire n321_11;
wire n322_11;
wire n323_11;
wire n324_11;
wire n325_11;
wire n326_11;
wire n327_11;
wire n328_11;
wire n329_11;
wire n330_11;
wire n331_11;
wire n332_11;
wire n333_11;
wire n334_11;
wire n335_11;
wire n336_11;
wire n337_11;
wire n338_11;
wire n339_11;
wire n340_11;
wire n341_11;
wire n1292_12;
wire n1294_15;
wire n1299_15;
wire n1301_14;
wire n1303_14;
wire n1305_14;
wire n1307_14;
wire n1309_14;
wire n1311_14;
wire n1313_14;
wire n1315_14;
wire n1317_14;
wire n1319_14;
wire n1321_14;
wire n1323_14;
wire n1325_14;
wire n1327_14;
wire n1329_14;
wire n1331_14;
wire n1333_14;
wire n1335_14;
wire n1337_14;
wire n1339_14;
wire n1341_14;
wire n1344_23;
wire i_21_10;
wire n664_5;
wire n667_5;
wire n816_5;
wire n814_5;
wire n812_5;
wire n809_5;
wire n803_5;
wire n802_5;
wire n800_5;
wire n799_5;
wire n792_5;
wire n788_5;
wire n786_5;
wire n785_5;
wire n782_5;
wire n780_5;
wire n778_5;
wire n777_5;
wire n1047_186;
wire n1050_70;
wire n1045_12;
wire address_PP_22_10;
wire com_start_8;
wire com_start_9;
wire end_PP_9;
wire end_PP_10;
wire end_PP_11;
wire begin_PP_9;
wire wait_uart_8;
wire wait_uart_9;
wire n1295_14;
wire n1346_14;
wire n1052_14;
wire n1299_16;
wire n1299_17;
wire n1301_15;
wire n1303_15;
wire n1303_16;
wire n1305_15;
wire n1307_15;
wire n1309_15;
wire n1313_15;
wire n1315_15;
wire n1315_16;
wire n1319_15;
wire n1325_15;
wire n1325_16;
wire n1327_15;
wire n1329_15;
wire n1331_15;
wire n1333_15;
wire n1335_15;
wire n1337_15;
wire n1339_15;
wire n666_6;
wire n664_7;
wire n817_6;
wire n815_6;
wire n811_6;
wire n810_6;
wire n808_6;
wire n807_6;
wire n806_6;
wire n805_6;
wire n804_6;
wire n803_6;
wire n799_6;
wire n798_6;
wire n794_6;
wire n793_6;
wire n791_6;
wire n790_6;
wire n789_6;
wire n785_6;
wire n784_6;
wire n779_6;
wire n777_6;
wire n776_6;
wire com_start_10;
wire end_PP_13;
wire end_PP_14;
wire end_PP_15;
wire end_PP_16;
wire end_PP_17;
wire end_PP_18;
wire end_PP_19;
wire end_PP_20;
wire end_PP_21;
wire end_PP_22;
wire n1299_19;
wire n1299_20;
wire n1309_16;
wire n1315_17;
wire n1315_18;
wire n1319_16;
wire n1329_16;
wire n664_8;
wire n664_9;
wire n664_10;
wire n664_11;
wire n664_12;
wire n813_7;
wire n811_7;
wire n808_7;
wire n807_7;
wire n805_7;
wire n801_7;
wire n787_7;
wire n781_7;
wire end_PP_23;
wire end_PP_24;
wire end_PP_25;
wire end_PP_26;
wire end_PP_27;
wire end_PP_28;
wire end_PP_29;
wire end_PP_30;
wire end_PP_31;
wire end_PP_32;
wire end_PP_33;
wire end_PP_34;
wire end_PP_35;
wire n1299_21;
wire end_PP_37;
wire end_PP_38;
wire end_PP_39;
wire end_PP_40;
wire end_PP_41;
wire end_PP_42;
wire n811_9;
wire n813_9;
wire n1054_16;
wire burst_mode_10;
wire n1303_19;
wire n1311_17;
wire n1317_18;
wire n1321_17;
wire n783_9;
wire n817_8;
wire n1053_17;
wire n1295_16;
wire n783_11;
wire n801_9;
wire n802_8;
wire end_PP_44;
wire begin_PP_12;
wire n1323_17;
wire n1317_20;
wire bypass_9;
wire stop_acquisition_10;
wire i_pivot_21_10;
wire buttons_pressed_1_10;
wire n1344_26;
wire n2411_5;
wire n787_11;
wire n781_9;
wire n789_8;
wire n2415_8;
wire end_PP_46;
wire begin_PP_14;
wire n1299_23;
wire n664_14;
wire address_PP_22_12;
wire n776_8;
wire n779_8;
wire n781_11;
wire n783_13;
wire n784_8;
wire n787_13;
wire n790_8;
wire n791_8;
wire n793_8;
wire n794_8;
wire n798_8;
wire n801_11;
wire n804_8;
wire n805_9;
wire n806_8;
wire n807_9;
wire n808_9;
wire n810_8;
wire n813_11;
wire n815_8;
wire n818_7;
wire n350_7;
wire n451_7;
wire n452_7;
wire n453_7;
wire n454_7;
wire n455_7;
wire n456_7;
wire n457_7;
wire n458_7;
wire n459_7;
wire n460_7;
wire n461_7;
wire n462_7;
wire n463_7;
wire n464_7;
wire n465_7;
wire n466_7;
wire n467_7;
wire n468_7;
wire n469_7;
wire n470_7;
wire n471_7;
wire n472_7;
wire n665_7;
wire n666_8;
wire n620_7;
wire n621_7;
wire n622_7;
wire n623_7;
wire n624_7;
wire n625_7;
wire n626_7;
wire n627_7;
wire n628_7;
wire n629_7;
wire n630_7;
wire n631_7;
wire n632_7;
wire n633_7;
wire n634_7;
wire n635_7;
wire n636_7;
wire n637_7;
wire n638_7;
wire n639_7;
wire n640_7;
wire n641_7;
wire n642_7;
wire n643_7;
wire n644_7;
wire n645_7;
wire n646_7;
wire n647_7;
wire n648_7;
wire n649_7;
wire n650_7;
wire n651_7;
wire n652_7;
wire n653_7;
wire n654_7;
wire n655_7;
wire n656_7;
wire n657_7;
wire n658_7;
wire n659_7;
wire n660_7;
wire n661_7;
wire n662_7;
wire n663_7;
wire n1148_12;
wire adc_enable;
wire n1350_20;
wire n2479_5;
wire n1008_10;
wire d_com_start;
wire start_acquisition;
wire d_flag_acq;
wire i_pivot_valid;
wire stop_acquisition;
wire condition1_reg;
wire condition2_reg;
wire condition3_reg;
wire bypass;
wire burst_mode;
wire com_start;
wire end_PP;
wire begin_PP;
wire send_uart;
wire BRAM_wr;
wire BRAM_rd;
wire delay;
wire quad_start_mcu;
wire next_step;
wire wait_uart;
wire n612_45_SUM;
wire n612_48;
wire n612_46_SUM;
wire n612_50;
wire n612_47_SUM;
wire n612_52;
wire n612_48_SUM;
wire n612_54;
wire n612_49_SUM;
wire n612_56;
wire n612_50_SUM;
wire n612_58;
wire n612_51_SUM;
wire n612_60;
wire n612_52_SUM;
wire n612_62;
wire n612_53_SUM;
wire n612_64;
wire n612_54_SUM;
wire n612_66;
wire n612_55_SUM;
wire n612_68;
wire n612_56_SUM;
wire n612_70;
wire n612_57_SUM;
wire n612_72;
wire n612_58_SUM;
wire n612_74;
wire n612_59_SUM;
wire n612_76;
wire n612_60_SUM;
wire n612_78;
wire n612_61_SUM;
wire n612_80;
wire n612_62_SUM;
wire n612_82;
wire n612_63_SUM;
wire n612_84;
wire n612_64_SUM;
wire n612_86;
wire n612_65_SUM;
wire n612_88;
wire n613_45_SUM;
wire n613_48;
wire n613_46_SUM;
wire n613_50;
wire n613_47_SUM;
wire n613_52;
wire n613_48_SUM;
wire n613_54;
wire n613_49_SUM;
wire n613_56;
wire n613_50_SUM;
wire n613_58;
wire n613_51_SUM;
wire n613_60;
wire n613_52_SUM;
wire n613_62;
wire n613_53_SUM;
wire n613_64;
wire n613_54_SUM;
wire n613_66;
wire n613_55_SUM;
wire n613_68;
wire n613_56_SUM;
wire n613_70;
wire n613_57_SUM;
wire n613_72;
wire n613_58_SUM;
wire n613_74;
wire n613_59_SUM;
wire n613_76;
wire n613_60_SUM;
wire n613_78;
wire n613_61_SUM;
wire n613_80;
wire n613_62_SUM;
wire n613_82;
wire n613_63_SUM;
wire n613_84;
wire n613_64_SUM;
wire n613_86;
wire n613_65_SUM;
wire n613_88;
wire n613_66_SUM;
wire n613_90;
wire n615_45_SUM;
wire n615_48;
wire n615_46_SUM;
wire n615_50;
wire n615_47_SUM;
wire n615_52;
wire n615_48_SUM;
wire n615_54;
wire n615_49_SUM;
wire n615_56;
wire n615_50_SUM;
wire n615_58;
wire n615_51_SUM;
wire n615_60;
wire n615_52_SUM;
wire n615_62;
wire n615_53_SUM;
wire n615_64;
wire n615_54_SUM;
wire n615_66;
wire n615_55_SUM;
wire n615_68;
wire n615_56_SUM;
wire n615_70;
wire n615_57_SUM;
wire n615_72;
wire n615_58_SUM;
wire n615_74;
wire n615_59_SUM;
wire n615_76;
wire n615_60_SUM;
wire n615_78;
wire n615_61_SUM;
wire n615_80;
wire n615_62_SUM;
wire n615_82;
wire n615_63_SUM;
wire n615_84;
wire n615_64_SUM;
wire n615_86;
wire n615_65_SUM;
wire n615_88;
wire n615_66_SUM;
wire n615_90;
wire i_minus_i_pivot_0_3;
wire i_minus_i_pivot_1_3;
wire i_minus_i_pivot_2_3;
wire i_minus_i_pivot_3_3;
wire i_minus_i_pivot_4_3;
wire i_minus_i_pivot_5_3;
wire i_minus_i_pivot_6_3;
wire i_minus_i_pivot_7_3;
wire i_minus_i_pivot_8_3;
wire i_minus_i_pivot_9_3;
wire i_minus_i_pivot_10_3;
wire i_minus_i_pivot_11_3;
wire i_minus_i_pivot_12_3;
wire i_minus_i_pivot_13_3;
wire i_minus_i_pivot_14_3;
wire i_minus_i_pivot_15_3;
wire i_minus_i_pivot_16_3;
wire i_minus_i_pivot_17_3;
wire i_minus_i_pivot_18_3;
wire i_minus_i_pivot_19_3;
wire i_minus_i_pivot_20_3;
wire i_minus_i_pivot_21_0_COUT;
wire n404_2;
wire n404_3;
wire n403_2;
wire n403_3;
wire n402_2;
wire n402_3;
wire n401_2;
wire n401_3;
wire n400_2;
wire n400_3;
wire n399_2;
wire n399_3;
wire n398_2;
wire n398_3;
wire n397_2;
wire n397_3;
wire n396_2;
wire n396_3;
wire n395_2;
wire n395_3;
wire n394_2;
wire n394_3;
wire n393_2;
wire n393_3;
wire n392_2;
wire n392_3;
wire n391_2;
wire n391_3;
wire n390_2;
wire n390_3;
wire n389_2;
wire n389_3;
wire n388_2;
wire n388_3;
wire n387_2;
wire n387_3;
wire n386_2;
wire n386_3;
wire n385_2;
wire n385_3;
wire n384_2;
wire n384_3;
wire n383_2;
wire n383_0_COUT;
wire n609_2;
wire n609_3;
wire n608_2;
wire n608_3;
wire n607_2;
wire n607_3;
wire n606_2;
wire n606_3;
wire n605_2;
wire n605_3;
wire n604_2;
wire n604_3;
wire n603_2;
wire n603_3;
wire n602_2;
wire n602_3;
wire n601_2;
wire n601_3;
wire n600_2;
wire n600_3;
wire n599_2;
wire n599_3;
wire n598_2;
wire n598_3;
wire n597_2;
wire n597_3;
wire n596_2;
wire n596_3;
wire n595_2;
wire n595_3;
wire n594_2;
wire n594_3;
wire n593_2;
wire n593_3;
wire n592_2;
wire n592_3;
wire n591_2;
wire n591_3;
wire n590_2;
wire n590_3;
wire n589_2;
wire n589_3;
wire n588_2;
wire n588_0_COUT;
wire n311_5;
wire start_acquisition_7;
wire n1008_11;
wire n309_5;
wire quad_start_mcu_7;
wire clk_PSRAM;
wire clk_ADC_d;
wire qpi_on_Z;
wire mem_clk_enabled_d;
wire acq_rd_Z;
wire next_write_Z;
wire prev_ended;
wire ended;
wire mem_ce_d;
wire mem_sio_0_5;
wire n28_6;
wire n27_6;
wire n26_6;
wire n29_8;
wire mem_sio_0_5_16;
wire n28_6_17;
wire n27_6_18;
wire n26_6_19;
wire n29_8_20;
wire mem_sio_0_5_21;
wire n28_6_22;
wire n27_6_23;
wire n26_6_24;
wire n29_8_25;
wire flag_acq_Z;
wire UART_finished;
wire uart_tx_d;
wire ended_Z;
wire write_read_4;
wire acq_wr;
wire n68_6;
wire BRAM_empty_Z;
wire buttonA_debounced;
wire [3:0] mem_sio_1_in;
wire [3:0] mem_sio_2_in;
wire [3:0] mem_sio_3_in;
wire [21:0] i;
wire [22:4] address_acq;
wire [1:0] buttons_pressed;
wire [21:0] i_pivot;
wire [21:0] i_minus_i_pivot_reg;
wire [21:0] samples_after_adjusted;
wire [1:0] process;
wire [22:1] address_PP;
wire [59:0] data_in;
wire [15:0] read;
wire [2:0] led_rgb_d;
wire [1:0] read_write;
wire [22:1] address;
wire [21:0] i_minus_i_pivot;
wire [15:0] data_out_1;
wire [15:0] data_out_2;
wire [15:0] data_out_3;
wire [7:0] trigger_Z;
wire [21:0] samples_after_Z;
wire [21:0] samples_before_Z;
wire [15:0] data_uart_Z;
wire [15:0] data_in_1;
wire [15:0] data_in_2;
wire [15:0] data_in_3;
wire VCC;
wire GND;
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF uart_rx_ibuf (
    .O(uart_rx_d),
    .I(uart_rx) 
);
  IBUF buttonA_ibuf (
    .O(buttonA_d),
    .I(buttonA) 
);
  IOBUF mem_sio_1_0_iobuf (
    .O(mem_sio_1_in[0]),
    .IO(mem_sio_1[0]),
    .I(n29_8),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_1_1_iobuf (
    .O(mem_sio_1_in[1]),
    .IO(mem_sio_1[1]),
    .I(n28_6),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_1_2_iobuf (
    .O(mem_sio_1_in[2]),
    .IO(mem_sio_1[2]),
    .I(n27_6),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_1_3_iobuf (
    .O(mem_sio_1_in[3]),
    .IO(mem_sio_1[3]),
    .I(n26_6),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_2_0_iobuf (
    .O(mem_sio_2_in[0]),
    .IO(mem_sio_2[0]),
    .I(n29_8_20),
    .OEN(mem_sio_0_5_16) 
);
  IOBUF mem_sio_2_1_iobuf (
    .O(mem_sio_2_in[1]),
    .IO(mem_sio_2[1]),
    .I(n28_6_17),
    .OEN(mem_sio_0_5_16) 
);
  IOBUF mem_sio_2_2_iobuf (
    .O(mem_sio_2_in[2]),
    .IO(mem_sio_2[2]),
    .I(n27_6_18),
    .OEN(mem_sio_0_5_16) 
);
  IOBUF mem_sio_2_3_iobuf (
    .O(mem_sio_2_in[3]),
    .IO(mem_sio_2[3]),
    .I(n26_6_19),
    .OEN(mem_sio_0_5_16) 
);
  IOBUF mem_sio_3_0_iobuf (
    .O(mem_sio_3_in[0]),
    .IO(mem_sio_3[0]),
    .I(n29_8_25),
    .OEN(mem_sio_0_5_21) 
);
  IOBUF mem_sio_3_1_iobuf (
    .O(mem_sio_3_in[1]),
    .IO(mem_sio_3[1]),
    .I(n28_6_22),
    .OEN(mem_sio_0_5_21) 
);
  IOBUF mem_sio_3_2_iobuf (
    .O(mem_sio_3_in[2]),
    .IO(mem_sio_3[2]),
    .I(n27_6_23),
    .OEN(mem_sio_0_5_21) 
);
  IOBUF mem_sio_3_3_iobuf (
    .O(mem_sio_3_in[3]),
    .IO(mem_sio_3[3]),
    .I(n26_6_24),
    .OEN(mem_sio_0_5_21) 
);
  OBUF clk_ADC_obuf (
    .O(clk_ADC),
    .I(clk_ADC_d) 
);
  OBUF mem_ce_obuf (
    .O(mem_ce),
    .I(mem_ce_d) 
);
  OBUF mem_clk_enabled_obuf (
    .O(mem_clk_enabled),
    .I(mem_clk_enabled_d) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  OBUF led_rgb_0_obuf (
    .O(led_rgb[0]),
    .I(led_rgb_d[0]) 
);
  OBUF led_rgb_1_obuf (
    .O(led_rgb[1]),
    .I(led_rgb_d[1]) 
);
  OBUF led_rgb_2_obuf (
    .O(led_rgb[2]),
    .I(led_rgb_d[2]) 
);
  LUT2 n839_s0 (
    .F(n839_3),
    .I0(com_start),
    .I1(next_step) 
);
defparam n839_s0.INIT=4'h8;
  LUT2 n2415_s0 (
    .F(n2415_3),
    .I0(qpi_on_Z),
    .I1(n2415_8) 
);
defparam n2415_s0.INIT=4'h8;
  LUT2 i_21_s4 (
    .F(i_21_8),
    .I0(process[1]),
    .I1(qpi_on_Z) 
);
defparam i_21_s4.INIT=4'h4;
  LUT3 process_2_s5 (
    .F(process_2_9),
    .I0(process[0]),
    .I1(process[1]),
    .I2(qpi_on_Z) 
);
defparam process_2_s5.INIT=8'hB0;
  LUT4 address_PP_22_s4 (
    .F(address_PP_22_8),
    .I0(n1050_70),
    .I1(n839_3),
    .I2(address_PP_22_12),
    .I3(address_PP_22_10) 
);
defparam address_PP_22_s4.INIT=16'h0D00;
  LUT4 com_start_s3 (
    .F(com_start_7),
    .I0(BRAM_wr),
    .I1(com_start_8),
    .I2(com_start_9),
    .I3(address_PP_22_10) 
);
defparam com_start_s3.INIT=16'h0B00;
  LUT4 end_PP_s4 (
    .F(end_PP_8),
    .I0(end_PP_9),
    .I1(end_PP_10),
    .I2(end_PP_11),
    .I3(end_PP_44) 
);
defparam end_PP_s4.INIT=16'hFF80;
  LUT4 n1142_s6 (
    .F(n1142_10),
    .I0(stop_acquisition),
    .I1(next_write_Z),
    .I2(i[0]),
    .I3(n1047_186) 
);
defparam n1142_s6.INIT=16'hB400;
  LUT4 n1346_s9 (
    .F(n1346_13),
    .I0(n1346_14),
    .I1(n1050_70),
    .I2(end_PP_9),
    .I3(end_PP_10) 
);
defparam n1346_s9.INIT=16'h8000;
  LUT2 n1348_s9 (
    .F(n1348_13),
    .I0(process[0]),
    .I1(begin_PP_14) 
);
defparam n1348_s9.INIT=4'h8;
  LUT4 n1054_s9 (
    .F(n1054_13),
    .I0(begin_PP_14),
    .I1(led_rgb_d[0]),
    .I2(n1295_14),
    .I3(n1054_16) 
);
defparam n1054_s9.INIT=16'hFF40;
  LUT4 n1052_s9 (
    .F(n1052_13),
    .I0(start_acquisition),
    .I1(process[1]),
    .I2(n1052_14),
    .I3(process[0]) 
);
defparam n1052_s9.INIT=16'h0F11;
  LUT4 n320_s6 (
    .F(n320_11),
    .I0(address_acq[22]),
    .I1(address_PP[22]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n320_s6.INIT=16'hCA00;
  LUT4 n321_s6 (
    .F(n321_11),
    .I0(address_acq[21]),
    .I1(address_PP[21]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n321_s6.INIT=16'hCA00;
  LUT4 n322_s6 (
    .F(n322_11),
    .I0(address_acq[20]),
    .I1(address_PP[20]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n322_s6.INIT=16'hCA00;
  LUT4 n323_s6 (
    .F(n323_11),
    .I0(address_acq[19]),
    .I1(address_PP[19]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n323_s6.INIT=16'hCA00;
  LUT4 n324_s6 (
    .F(n324_11),
    .I0(address_acq[18]),
    .I1(address_PP[18]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n324_s6.INIT=16'hCA00;
  LUT4 n325_s6 (
    .F(n325_11),
    .I0(address_acq[17]),
    .I1(address_PP[17]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n325_s6.INIT=16'hCA00;
  LUT4 n326_s6 (
    .F(n326_11),
    .I0(address_acq[16]),
    .I1(address_PP[16]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n326_s6.INIT=16'hCA00;
  LUT4 n327_s6 (
    .F(n327_11),
    .I0(address_acq[15]),
    .I1(address_PP[15]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n327_s6.INIT=16'hCA00;
  LUT4 n328_s6 (
    .F(n328_11),
    .I0(address_acq[14]),
    .I1(address_PP[14]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n328_s6.INIT=16'hCA00;
  LUT4 n329_s6 (
    .F(n329_11),
    .I0(address_acq[13]),
    .I1(address_PP[13]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n329_s6.INIT=16'hCA00;
  LUT4 n330_s6 (
    .F(n330_11),
    .I0(address_acq[12]),
    .I1(address_PP[12]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n330_s6.INIT=16'hCA00;
  LUT4 n331_s6 (
    .F(n331_11),
    .I0(address_acq[11]),
    .I1(address_PP[11]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n331_s6.INIT=16'hCA00;
  LUT4 n332_s6 (
    .F(n332_11),
    .I0(address_acq[10]),
    .I1(address_PP[10]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n332_s6.INIT=16'hCA00;
  LUT4 n333_s6 (
    .F(n333_11),
    .I0(address_acq[9]),
    .I1(address_PP[9]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n333_s6.INIT=16'hCA00;
  LUT4 n334_s6 (
    .F(n334_11),
    .I0(address_acq[8]),
    .I1(address_PP[8]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n334_s6.INIT=16'hCA00;
  LUT4 n335_s6 (
    .F(n335_11),
    .I0(address_acq[7]),
    .I1(address_PP[7]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n335_s6.INIT=16'hCA00;
  LUT4 n336_s6 (
    .F(n336_11),
    .I0(address_acq[6]),
    .I1(address_PP[6]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n336_s6.INIT=16'hCA00;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(address_acq[5]),
    .I1(address_PP[5]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n337_s6.INIT=16'hCA00;
  LUT4 n338_s6 (
    .F(n338_11),
    .I0(address_acq[4]),
    .I1(address_PP[4]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n338_s6.INIT=16'hCA00;
  LUT4 n339_s6 (
    .F(n339_11),
    .I0(i[2]),
    .I1(address_PP[3]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n339_s6.INIT=16'hCA00;
  LUT4 n340_s6 (
    .F(n340_11),
    .I0(i[1]),
    .I1(address_PP[2]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n340_s6.INIT=16'hCA00;
  LUT4 n341_s6 (
    .F(n341_11),
    .I0(address_PP[1]),
    .I1(i[0]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n341_s6.INIT=16'hAC00;
  LUT4 n1292_s7 (
    .F(n1292_12),
    .I0(n839_3),
    .I1(bypass),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n1292_s7.INIT=16'h400F;
  LUT4 n1294_s10 (
    .F(n1294_15),
    .I0(stop_acquisition),
    .I1(n839_3),
    .I2(process[1]),
    .I3(n1295_14) 
);
defparam n1294_s10.INIT=16'hF800;
  LUT4 n1299_s10 (
    .F(n1299_15),
    .I0(n383_2),
    .I1(n1299_16),
    .I2(n1299_17),
    .I3(n2415_8) 
);
defparam n1299_s10.INIT=16'h8F88;
  LUT4 n1301_s9 (
    .F(n1301_14),
    .I0(n384_2),
    .I1(n1299_16),
    .I2(n1301_15),
    .I3(n2415_8) 
);
defparam n1301_s9.INIT=16'h8F88;
  LUT4 n1303_s9 (
    .F(n1303_14),
    .I0(n1303_15),
    .I1(address_PP[20]),
    .I2(n1303_16),
    .I3(n2415_8) 
);
defparam n1303_s9.INIT=16'hBEAA;
  LUT4 n1305_s9 (
    .F(n1305_14),
    .I0(n386_2),
    .I1(n1299_16),
    .I2(n1305_15),
    .I3(n2415_8) 
);
defparam n1305_s9.INIT=16'h8F88;
  LUT4 n1307_s9 (
    .F(n1307_14),
    .I0(n387_2),
    .I1(n1299_16),
    .I2(n1307_15),
    .I3(n2415_8) 
);
defparam n1307_s9.INIT=16'h8F88;
  LUT4 n1309_s9 (
    .F(n1309_14),
    .I0(n388_2),
    .I1(n1299_16),
    .I2(n1309_15),
    .I3(n2415_8) 
);
defparam n1309_s9.INIT=16'h8F88;
  LUT4 n1311_s9 (
    .F(n1311_14),
    .I0(n389_2),
    .I1(n1299_16),
    .I2(n1311_17),
    .I3(n2415_8) 
);
defparam n1311_s9.INIT=16'h8F88;
  LUT4 n1313_s9 (
    .F(n1313_14),
    .I0(n390_2),
    .I1(n1299_16),
    .I2(n1313_15),
    .I3(n2415_8) 
);
defparam n1313_s9.INIT=16'h8F88;
  LUT4 n1315_s9 (
    .F(n1315_14),
    .I0(n1315_15),
    .I1(address_PP[14]),
    .I2(n1315_16),
    .I3(n2415_8) 
);
defparam n1315_s9.INIT=16'hBEAA;
  LUT4 n1317_s9 (
    .F(n1317_14),
    .I0(n392_2),
    .I1(n1299_16),
    .I2(n1317_20),
    .I3(n2415_8) 
);
defparam n1317_s9.INIT=16'h8F88;
  LUT4 n1319_s9 (
    .F(n1319_14),
    .I0(n393_2),
    .I1(n1299_16),
    .I2(n1319_15),
    .I3(n2415_8) 
);
defparam n1319_s9.INIT=16'h8F88;
  LUT4 n1321_s9 (
    .F(n1321_14),
    .I0(n394_2),
    .I1(n1299_16),
    .I2(n1321_17),
    .I3(n2415_8) 
);
defparam n1321_s9.INIT=16'h8F88;
  LUT4 n1323_s9 (
    .F(n1323_14),
    .I0(n395_2),
    .I1(n1299_16),
    .I2(n1323_17),
    .I3(n2415_8) 
);
defparam n1323_s9.INIT=16'h8F88;
  LUT4 n1325_s9 (
    .F(n1325_14),
    .I0(n1325_15),
    .I1(address_PP[9]),
    .I2(n1325_16),
    .I3(n2415_8) 
);
defparam n1325_s9.INIT=16'hBEAA;
  LUT4 n1327_s9 (
    .F(n1327_14),
    .I0(n397_2),
    .I1(n1299_16),
    .I2(n1327_15),
    .I3(n2415_8) 
);
defparam n1327_s9.INIT=16'h8F88;
  LUT4 n1329_s9 (
    .F(n1329_14),
    .I0(n398_2),
    .I1(n1299_16),
    .I2(n1329_15),
    .I3(n2415_8) 
);
defparam n1329_s9.INIT=16'h8F88;
  LUT4 n1331_s9 (
    .F(n1331_14),
    .I0(n399_2),
    .I1(n1299_16),
    .I2(n1331_15),
    .I3(n2415_8) 
);
defparam n1331_s9.INIT=16'h8F88;
  LUT4 n1333_s9 (
    .F(n1333_14),
    .I0(n400_2),
    .I1(n1299_16),
    .I2(n1333_15),
    .I3(n2415_8) 
);
defparam n1333_s9.INIT=16'h8F88;
  LUT4 n1335_s9 (
    .F(n1335_14),
    .I0(n401_2),
    .I1(n1299_16),
    .I2(n1335_15),
    .I3(n2415_8) 
);
defparam n1335_s9.INIT=16'h8F88;
  LUT4 n1337_s9 (
    .F(n1337_14),
    .I0(n402_2),
    .I1(n1299_16),
    .I2(n1337_15),
    .I3(n2415_8) 
);
defparam n1337_s9.INIT=16'h8F88;
  LUT4 n1339_s9 (
    .F(n1339_14),
    .I0(n403_2),
    .I1(n1299_16),
    .I2(n1339_15),
    .I3(n2415_8) 
);
defparam n1339_s9.INIT=16'h8F88;
  LUT4 n1341_s9 (
    .F(n1341_14),
    .I0(n404_2),
    .I1(n1299_16),
    .I2(address_PP[1]),
    .I3(n2415_8) 
);
defparam n1341_s9.INIT=16'h8F88;
  LUT4 n1344_s18 (
    .F(n1344_23),
    .I0(BRAM_empty_Z),
    .I1(adc_enable),
    .I2(n1344_26),
    .I3(com_start) 
);
defparam n1344_s18.INIT=16'h00F4;
  LUT4 i_21_s5 (
    .F(i_21_10),
    .I0(stop_acquisition),
    .I1(next_write_Z),
    .I2(process[0]),
    .I3(i_21_8) 
);
defparam i_21_s5.INIT=16'h4F00;
  LUT4 n664_s1 (
    .F(n664_5),
    .I0(samples_after_Z[0]),
    .I1(samples_after_Z[1]),
    .I2(n664_14),
    .I3(n664_7) 
);
defparam n664_s1.INIT=16'h1000;
  LUT4 n667_s1 (
    .F(n667_5),
    .I0(condition2_reg),
    .I1(condition3_reg),
    .I2(condition1_reg),
    .I3(n1047_186) 
);
defparam n667_s1.INIT=16'hFE00;
  LUT4 n816_s1 (
    .F(n816_5),
    .I0(i[2]),
    .I1(n817_6),
    .I2(address_acq[4]),
    .I3(n1047_186) 
);
defparam n816_s1.INIT=16'h7800;
  LUT4 n814_s1 (
    .F(n814_5),
    .I0(address_acq[5]),
    .I1(n815_6),
    .I2(address_acq[6]),
    .I3(n1047_186) 
);
defparam n814_s1.INIT=16'h7800;
  LUT4 n812_s1 (
    .F(n812_5),
    .I0(address_acq[7]),
    .I1(n813_9),
    .I2(address_acq[8]),
    .I3(n1047_186) 
);
defparam n812_s1.INIT=16'h7800;
  LUT4 n809_s1 (
    .F(n809_5),
    .I0(address_acq[10]),
    .I1(n810_6),
    .I2(address_acq[11]),
    .I3(n1047_186) 
);
defparam n809_s1.INIT=16'h7800;
  LUT4 n803_s1 (
    .F(n803_5),
    .I0(n803_6),
    .I1(n806_6),
    .I2(address_acq[17]),
    .I3(n1047_186) 
);
defparam n803_s1.INIT=16'h7800;
  LUT4 n802_s1 (
    .F(n802_5),
    .I0(n806_6),
    .I1(n802_8),
    .I2(address_acq[18]),
    .I3(n1047_186) 
);
defparam n802_s1.INIT=16'h7800;
  LUT4 n800_s1 (
    .F(n800_5),
    .I0(address_acq[19]),
    .I1(n801_9),
    .I2(address_acq[20]),
    .I3(n1047_186) 
);
defparam n800_s1.INIT=16'h7800;
  LUT4 n799_s1 (
    .F(n799_5),
    .I0(n806_6),
    .I1(n799_6),
    .I2(address_acq[21]),
    .I3(n1047_186) 
);
defparam n799_s1.INIT=16'h7800;
  LUT4 n792_s1 (
    .F(n792_5),
    .I0(i[4]),
    .I1(n793_6),
    .I2(i[5]),
    .I3(n1047_186) 
);
defparam n792_s1.INIT=16'h7800;
  LUT4 n788_s1 (
    .F(n788_5),
    .I0(i[8]),
    .I1(n789_6),
    .I2(i[9]),
    .I3(n1047_186) 
);
defparam n788_s1.INIT=16'h7800;
  LUT4 n786_s1 (
    .F(n786_5),
    .I0(i[10]),
    .I1(n787_11),
    .I2(i[11]),
    .I3(n1047_186) 
);
defparam n786_s1.INIT=16'h7800;
  LUT4 n785_s1 (
    .F(n785_5),
    .I0(n787_11),
    .I1(n785_6),
    .I2(i[12]),
    .I3(n1047_186) 
);
defparam n785_s1.INIT=16'h7800;
  LUT4 n782_s1 (
    .F(n782_5),
    .I0(i[14]),
    .I1(n783_11),
    .I2(i[15]),
    .I3(n1047_186) 
);
defparam n782_s1.INIT=16'h7800;
  LUT4 n780_s1 (
    .F(n780_5),
    .I0(i[16]),
    .I1(n781_9),
    .I2(i[17]),
    .I3(n1047_186) 
);
defparam n780_s1.INIT=16'h7800;
  LUT4 n778_s1 (
    .F(n778_5),
    .I0(i[18]),
    .I1(n779_6),
    .I2(i[19]),
    .I3(n1047_186) 
);
defparam n778_s1.INIT=16'h7800;
  LUT4 n777_s1 (
    .F(n777_5),
    .I0(n781_9),
    .I1(n777_6),
    .I2(i[20]),
    .I3(n1047_186) 
);
defparam n777_s1.INIT=16'h7800;
  LUT2 n1047_s182 (
    .F(n1047_186),
    .I0(process[1]),
    .I1(process[0]) 
);
defparam n1047_s182.INIT=4'h4;
  LUT2 n1050_s66 (
    .F(n1050_70),
    .I0(process[1]),
    .I1(process[0]) 
);
defparam n1050_s66.INIT=4'h8;
  LUT2 n1045_s8 (
    .F(n1045_12),
    .I0(process[1]),
    .I1(process[0]) 
);
defparam n1045_s8.INIT=4'h1;
  LUT2 address_PP_22_s6 (
    .F(address_PP_22_10),
    .I0(qpi_on_Z),
    .I1(process[0]) 
);
defparam address_PP_22_s6.INIT=4'h8;
  LUT4 com_start_s4 (
    .F(com_start_8),
    .I0(end_PP),
    .I1(write_read_4),
    .I2(com_start),
    .I3(n1050_70) 
);
defparam com_start_s4.INIT=16'hFE00;
  LUT4 com_start_s5 (
    .F(com_start_9),
    .I0(n839_3),
    .I1(com_start_10),
    .I2(stop_acquisition),
    .I3(n1047_186) 
);
defparam com_start_s5.INIT=16'h5C00;
  LUT3 end_PP_s5 (
    .F(end_PP_9),
    .I0(end_PP_13),
    .I1(end_PP_14),
    .I2(end_PP_15) 
);
defparam end_PP_s5.INIT=8'h10;
  LUT4 end_PP_s6 (
    .F(end_PP_10),
    .I0(end_PP_16),
    .I1(end_PP_17),
    .I2(end_PP_18),
    .I3(end_PP_19) 
);
defparam end_PP_s6.INIT=16'h0040;
  LUT4 end_PP_s7 (
    .F(end_PP_11),
    .I0(end_PP_20),
    .I1(end_PP_21),
    .I2(wait_uart_9),
    .I3(end_PP_22) 
);
defparam end_PP_s7.INIT=16'h8000;
  LUT4 begin_PP_s5 (
    .F(begin_PP_9),
    .I0(ended_Z),
    .I1(UART_finished),
    .I2(wait_uart),
    .I3(process[1]) 
);
defparam begin_PP_s5.INIT=16'h8000;
  LUT4 wait_uart_s4 (
    .F(wait_uart_8),
    .I0(ended_Z),
    .I1(wait_uart),
    .I2(UART_finished),
    .I3(n1050_70) 
);
defparam wait_uart_s4.INIT=16'hBF00;
  LUT4 wait_uart_s5 (
    .F(wait_uart_9),
    .I0(stop_acquisition),
    .I1(n839_3),
    .I2(process[1]),
    .I3(address_PP_22_10) 
);
defparam wait_uart_s5.INIT=16'hF800;
  LUT2 n1295_s10 (
    .F(n1295_14),
    .I0(begin_PP_9),
    .I1(process[0]) 
);
defparam n1295_s10.INIT=4'h4;
  LUT3 n1346_s10 (
    .F(n1346_14),
    .I0(end_PP_20),
    .I1(end_PP_21),
    .I2(end_PP_22) 
);
defparam n1346_s10.INIT=8'h80;
  LUT3 n1052_s10 (
    .F(n1052_14),
    .I0(led_rgb_d[2]),
    .I1(begin_PP_14),
    .I2(begin_PP_9) 
);
defparam n1052_s10.INIT=8'h01;
  LUT4 n1299_s11 (
    .F(n1299_16),
    .I0(trigger_Z[2]),
    .I1(trigger_Z[1]),
    .I2(n1299_23),
    .I3(n1299_19) 
);
defparam n1299_s11.INIT=16'h4000;
  LUT4 n1299_s12 (
    .F(n1299_17),
    .I0(address_PP[21]),
    .I1(n1299_20),
    .I2(n1315_16),
    .I3(address_PP[22]) 
);
defparam n1299_s12.INIT=16'h807F;
  LUT3 n1301_s10 (
    .F(n1301_15),
    .I0(n1299_20),
    .I1(n1315_16),
    .I2(address_PP[21]) 
);
defparam n1301_s10.INIT=8'h87;
  LUT2 n1303_s10 (
    .F(n1303_15),
    .I0(n385_2),
    .I1(n1299_16) 
);
defparam n1303_s10.INIT=4'h8;
  LUT4 n1303_s11 (
    .F(n1303_16),
    .I0(address_PP[18]),
    .I1(address_PP[19]),
    .I2(n1303_19),
    .I3(n1315_16) 
);
defparam n1303_s11.INIT=16'h8000;
  LUT4 n1305_s10 (
    .F(n1305_15),
    .I0(address_PP[18]),
    .I1(n1303_19),
    .I2(n1315_16),
    .I3(address_PP[19]) 
);
defparam n1305_s10.INIT=16'h807F;
  LUT3 n1307_s10 (
    .F(n1307_15),
    .I0(n1303_19),
    .I1(n1315_16),
    .I2(address_PP[18]) 
);
defparam n1307_s10.INIT=8'h87;
  LUT4 n1309_s10 (
    .F(n1309_15),
    .I0(address_PP[16]),
    .I1(n1309_16),
    .I2(n1315_16),
    .I3(address_PP[17]) 
);
defparam n1309_s10.INIT=16'h807F;
  LUT3 n1313_s10 (
    .F(n1313_15),
    .I0(address_PP[14]),
    .I1(n1315_16),
    .I2(address_PP[15]) 
);
defparam n1313_s10.INIT=8'h87;
  LUT2 n1315_s10 (
    .F(n1315_15),
    .I0(n391_2),
    .I1(n1299_16) 
);
defparam n1315_s10.INIT=4'h8;
  LUT4 n1315_s11 (
    .F(n1315_16),
    .I0(n1315_17),
    .I1(address_PP[8]),
    .I2(address_PP[9]),
    .I3(n1315_18) 
);
defparam n1315_s11.INIT=16'h8000;
  LUT4 n1319_s10 (
    .F(n1319_15),
    .I0(address_PP[11]),
    .I1(n1325_16),
    .I2(n1319_16),
    .I3(address_PP[12]) 
);
defparam n1319_s10.INIT=16'h807F;
  LUT2 n1325_s10 (
    .F(n1325_15),
    .I0(n396_2),
    .I1(n1299_16) 
);
defparam n1325_s10.INIT=4'h8;
  LUT2 n1325_s11 (
    .F(n1325_16),
    .I0(address_PP[8]),
    .I1(n1315_18) 
);
defparam n1325_s11.INIT=4'h8;
  LUT2 n1327_s10 (
    .F(n1327_15),
    .I0(address_PP[8]),
    .I1(n1315_18) 
);
defparam n1327_s10.INIT=4'h9;
  LUT4 n1329_s10 (
    .F(n1329_15),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(n1329_16),
    .I3(address_PP[7]) 
);
defparam n1329_s10.INIT=16'h807F;
  LUT3 n1331_s10 (
    .F(n1331_15),
    .I0(address_PP[5]),
    .I1(n1329_16),
    .I2(address_PP[6]) 
);
defparam n1331_s10.INIT=8'h87;
  LUT2 n1333_s10 (
    .F(n1333_15),
    .I0(address_PP[5]),
    .I1(n1329_16) 
);
defparam n1333_s10.INIT=4'h9;
  LUT4 n1335_s10 (
    .F(n1335_15),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[1]),
    .I3(address_PP[4]) 
);
defparam n1335_s10.INIT=16'h807F;
  LUT3 n1337_s10 (
    .F(n1337_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]),
    .I2(address_PP[3]) 
);
defparam n1337_s10.INIT=8'h87;
  LUT2 n1339_s10 (
    .F(n1339_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]) 
);
defparam n1339_s10.INIT=4'h9;
  LUT3 n666_s2 (
    .F(n666_6),
    .I0(n612_88),
    .I1(i_pivot[21]),
    .I2(i[21]) 
);
defparam n666_s2.INIT=8'h4D;
  LUT4 n664_s3 (
    .F(n664_7),
    .I0(n664_9),
    .I1(n664_10),
    .I2(n664_11),
    .I3(n664_12) 
);
defparam n664_s3.INIT=16'h8000;
  LUT2 n817_s2 (
    .F(n817_6),
    .I0(i[0]),
    .I1(i[1]) 
);
defparam n817_s2.INIT=4'h8;
  LUT4 n815_s2 (
    .F(n815_6),
    .I0(i[0]),
    .I1(address_acq[4]),
    .I2(i[2]),
    .I3(i[1]) 
);
defparam n815_s2.INIT=16'h8000;
  LUT2 n811_s2 (
    .F(n811_6),
    .I0(n811_7),
    .I1(n815_6) 
);
defparam n811_s2.INIT=4'h8;
  LUT3 n810_s2 (
    .F(n810_6),
    .I0(address_acq[9]),
    .I1(n811_7),
    .I2(n815_6) 
);
defparam n810_s2.INIT=8'h80;
  LUT4 n808_s2 (
    .F(n808_6),
    .I0(n808_7),
    .I1(address_acq[11]),
    .I2(n811_7),
    .I3(n815_6) 
);
defparam n808_s2.INIT=16'h8000;
  LUT3 n807_s2 (
    .F(n807_6),
    .I0(n811_7),
    .I1(n815_6),
    .I2(n807_7) 
);
defparam n807_s2.INIT=8'h80;
  LUT4 n806_s2 (
    .F(n806_6),
    .I0(address_acq[13]),
    .I1(n811_7),
    .I2(n815_6),
    .I3(n807_7) 
);
defparam n806_s2.INIT=16'h8000;
  LUT4 n805_s2 (
    .F(n805_6),
    .I0(n805_7),
    .I1(n811_7),
    .I2(n815_6),
    .I3(n807_7) 
);
defparam n805_s2.INIT=16'h8000;
  LUT3 n804_s2 (
    .F(n804_6),
    .I0(address_acq[15]),
    .I1(address_acq[14]),
    .I2(n806_6) 
);
defparam n804_s2.INIT=8'h80;
  LUT3 n803_s2 (
    .F(n803_6),
    .I0(address_acq[16]),
    .I1(address_acq[15]),
    .I2(address_acq[14]) 
);
defparam n803_s2.INIT=8'h80;
  LUT3 n799_s2 (
    .F(n799_6),
    .I0(address_acq[20]),
    .I1(address_acq[19]),
    .I2(n801_7) 
);
defparam n799_s2.INIT=8'h80;
  LUT3 n798_s2 (
    .F(n798_6),
    .I0(address_acq[21]),
    .I1(n806_6),
    .I2(n799_6) 
);
defparam n798_s2.INIT=8'h80;
  LUT3 n794_s2 (
    .F(n794_6),
    .I0(i[0]),
    .I1(i[1]),
    .I2(i[2]) 
);
defparam n794_s2.INIT=8'h80;
  LUT4 n793_s2 (
    .F(n793_6),
    .I0(i[0]),
    .I1(i[1]),
    .I2(i[2]),
    .I3(i[3]) 
);
defparam n793_s2.INIT=16'h8000;
  LUT3 n791_s2 (
    .F(n791_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(n793_6) 
);
defparam n791_s2.INIT=8'h80;
  LUT4 n790_s2 (
    .F(n790_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(i[6]),
    .I3(n793_6) 
);
defparam n790_s2.INIT=16'h8000;
  LUT2 n789_s2 (
    .F(n789_6),
    .I0(i[7]),
    .I1(n790_6) 
);
defparam n789_s2.INIT=4'h8;
  LUT2 n785_s2 (
    .F(n785_6),
    .I0(i[10]),
    .I1(i[11]) 
);
defparam n785_s2.INIT=4'h8;
  LUT4 n784_s2 (
    .F(n784_6),
    .I0(i[12]),
    .I1(n789_6),
    .I2(n787_7),
    .I3(n785_6) 
);
defparam n784_s2.INIT=16'h8000;
  LUT4 n779_s2 (
    .F(n779_6),
    .I0(i[16]),
    .I1(i[17]),
    .I2(n789_6),
    .I3(n781_7) 
);
defparam n779_s2.INIT=16'h8000;
  LUT4 n777_s2 (
    .F(n777_6),
    .I0(i[16]),
    .I1(i[17]),
    .I2(i[18]),
    .I3(i[19]) 
);
defparam n777_s2.INIT=16'h8000;
  LUT4 n776_s2 (
    .F(n776_6),
    .I0(i[20]),
    .I1(n789_6),
    .I2(n781_7),
    .I3(n777_6) 
);
defparam n776_s2.INIT=16'h8000;
  LUT4 com_start_s6 (
    .F(com_start_10),
    .I0(prev_ended),
    .I1(ended),
    .I2(BRAM_empty_Z),
    .I3(com_start) 
);
defparam com_start_s6.INIT=16'hBBF0;
  LUT4 end_PP_s9 (
    .F(end_PP_13),
    .I0(end_PP_23),
    .I1(address_acq[10]),
    .I2(n810_6),
    .I3(address_PP[10]) 
);
defparam end_PP_s9.INIT=16'hD7BD;
  LUT4 end_PP_s10 (
    .F(end_PP_14),
    .I0(n803_6),
    .I1(end_PP_24),
    .I2(end_PP_25),
    .I3(n806_6) 
);
defparam end_PP_s10.INIT=16'hF93F;
  LUT4 end_PP_s11 (
    .F(end_PP_15),
    .I0(n807_6),
    .I1(end_PP_26),
    .I2(end_PP_27),
    .I3(n808_6) 
);
defparam end_PP_s11.INIT=16'h0660;
  LUT4 end_PP_s12 (
    .F(end_PP_16),
    .I0(end_PP_28),
    .I1(address_acq[15]),
    .I2(n805_6),
    .I3(address_PP[15]) 
);
defparam end_PP_s12.INIT=16'hD7BD;
  LUT4 end_PP_s13 (
    .F(end_PP_17),
    .I0(n806_6),
    .I1(n799_6),
    .I2(address_PP[21]),
    .I3(address_acq[21]) 
);
defparam end_PP_s13.INIT=16'h7887;
  LUT3 end_PP_s14 (
    .F(end_PP_18),
    .I0(end_PP_29),
    .I1(end_PP_30),
    .I2(end_PP_31) 
);
defparam end_PP_s14.INIT=8'h01;
  LUT4 end_PP_s15 (
    .F(end_PP_19),
    .I0(end_PP_32),
    .I1(end_PP_33),
    .I2(n806_6),
    .I3(n802_8) 
);
defparam end_PP_s15.INIT=16'hA333;
  LUT4 end_PP_s16 (
    .F(end_PP_20),
    .I0(n806_6),
    .I1(n801_7),
    .I2(end_PP_34),
    .I3(end_PP_35) 
);
defparam end_PP_s16.INIT=16'h7F80;
  LUT4 end_PP_s17 (
    .F(end_PP_21),
    .I0(n806_6),
    .I1(n801_7),
    .I2(address_PP[19]),
    .I3(address_acq[19]) 
);
defparam end_PP_s17.INIT=16'h7887;
  LUT4 end_PP_s18 (
    .F(end_PP_22),
    .I0(address_PP[9]),
    .I1(address_acq[9]),
    .I2(n811_6),
    .I3(end_PP_46) 
);
defparam end_PP_s18.INIT=16'h6900;
  LUT4 n1299_s14 (
    .F(n1299_19),
    .I0(i_pivot_valid),
    .I1(trigger_Z[0]),
    .I2(buttons_pressed[0]),
    .I3(n1299_21) 
);
defparam n1299_s14.INIT=16'h1000;
  LUT4 n1299_s15 (
    .F(n1299_20),
    .I0(address_PP[18]),
    .I1(address_PP[19]),
    .I2(address_PP[20]),
    .I3(n1303_19) 
);
defparam n1299_s15.INIT=16'h8000;
  LUT2 n1309_s11 (
    .F(n1309_16),
    .I0(address_PP[14]),
    .I1(address_PP[15]) 
);
defparam n1309_s11.INIT=4'h8;
  LUT4 n1315_s12 (
    .F(n1315_17),
    .I0(address_PP[10]),
    .I1(address_PP[11]),
    .I2(address_PP[12]),
    .I3(address_PP[13]) 
);
defparam n1315_s12.INIT=16'h8000;
  LUT4 n1315_s13 (
    .F(n1315_18),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(address_PP[7]),
    .I3(n1329_16) 
);
defparam n1315_s13.INIT=16'h8000;
  LUT2 n1319_s11 (
    .F(n1319_16),
    .I0(address_PP[9]),
    .I1(address_PP[10]) 
);
defparam n1319_s11.INIT=4'h8;
  LUT4 n1329_s11 (
    .F(n1329_16),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[4]),
    .I3(address_PP[1]) 
);
defparam n1329_s11.INIT=16'h8000;
  LUT4 n664_s4 (
    .F(n664_8),
    .I0(samples_after_Z[2]),
    .I1(samples_after_Z[3]),
    .I2(samples_after_Z[4]),
    .I3(samples_after_Z[5]) 
);
defparam n664_s4.INIT=16'h0001;
  LUT4 n664_s5 (
    .F(n664_9),
    .I0(samples_after_Z[14]),
    .I1(samples_after_Z[15]),
    .I2(samples_after_Z[16]),
    .I3(samples_after_Z[17]) 
);
defparam n664_s5.INIT=16'h0001;
  LUT4 n664_s6 (
    .F(n664_10),
    .I0(samples_after_Z[6]),
    .I1(samples_after_Z[7]),
    .I2(samples_after_Z[8]),
    .I3(samples_after_Z[9]) 
);
defparam n664_s6.INIT=16'h0001;
  LUT4 n664_s7 (
    .F(n664_11),
    .I0(samples_after_Z[18]),
    .I1(samples_after_Z[19]),
    .I2(samples_after_Z[20]),
    .I3(samples_after_Z[21]) 
);
defparam n664_s7.INIT=16'h0001;
  LUT4 n664_s8 (
    .F(n664_12),
    .I0(samples_after_Z[10]),
    .I1(samples_after_Z[11]),
    .I2(samples_after_Z[12]),
    .I3(samples_after_Z[13]) 
);
defparam n664_s8.INIT=16'h0001;
  LUT2 n813_s3 (
    .F(n813_7),
    .I0(address_acq[6]),
    .I1(address_acq[5]) 
);
defparam n813_s3.INIT=4'h8;
  LUT4 n811_s3 (
    .F(n811_7),
    .I0(address_acq[8]),
    .I1(address_acq[7]),
    .I2(address_acq[6]),
    .I3(address_acq[5]) 
);
defparam n811_s3.INIT=16'h8000;
  LUT2 n808_s3 (
    .F(n808_7),
    .I0(address_acq[10]),
    .I1(address_acq[9]) 
);
defparam n808_s3.INIT=4'h8;
  LUT4 n807_s3 (
    .F(n807_7),
    .I0(address_acq[12]),
    .I1(address_acq[11]),
    .I2(address_acq[10]),
    .I3(address_acq[9]) 
);
defparam n807_s3.INIT=16'h8000;
  LUT2 n805_s3 (
    .F(n805_7),
    .I0(address_acq[14]),
    .I1(address_acq[13]) 
);
defparam n805_s3.INIT=4'h8;
  LUT3 n801_s3 (
    .F(n801_7),
    .I0(address_acq[18]),
    .I1(address_acq[17]),
    .I2(n803_6) 
);
defparam n801_s3.INIT=8'h80;
  LUT2 n787_s3 (
    .F(n787_7),
    .I0(i[8]),
    .I1(i[9]) 
);
defparam n787_s3.INIT=4'h8;
  LUT4 n781_s3 (
    .F(n781_7),
    .I0(i[14]),
    .I1(i[15]),
    .I2(n787_7),
    .I3(n783_9) 
);
defparam n781_s3.INIT=16'h8000;
  LUT2 end_PP_s19 (
    .F(end_PP_23),
    .I0(address_PP[11]),
    .I1(address_acq[11]) 
);
defparam end_PP_s19.INIT=4'h9;
  LUT2 end_PP_s20 (
    .F(end_PP_24),
    .I0(address_PP[17]),
    .I1(address_acq[17]) 
);
defparam end_PP_s20.INIT=4'h9;
  LUT2 end_PP_s21 (
    .F(end_PP_25),
    .I0(address_PP[14]),
    .I1(address_acq[14]) 
);
defparam end_PP_s21.INIT=4'h9;
  LUT2 end_PP_s22 (
    .F(end_PP_26),
    .I0(address_PP[13]),
    .I1(address_acq[13]) 
);
defparam end_PP_s22.INIT=4'h9;
  LUT2 end_PP_s23 (
    .F(end_PP_27),
    .I0(address_PP[12]),
    .I1(address_acq[12]) 
);
defparam end_PP_s23.INIT=4'h9;
  LUT2 end_PP_s24 (
    .F(end_PP_28),
    .I0(address_PP[16]),
    .I1(address_acq[16]) 
);
defparam end_PP_s24.INIT=4'h9;
  LUT4 end_PP_s25 (
    .F(end_PP_29),
    .I0(end_PP_37),
    .I1(address_acq[5]),
    .I2(n815_6),
    .I3(address_PP[5]) 
);
defparam end_PP_s25.INIT=16'hD7BD;
  LUT4 end_PP_s26 (
    .F(end_PP_30),
    .I0(end_PP_38),
    .I1(i[2]),
    .I2(n817_6),
    .I3(address_PP[3]) 
);
defparam end_PP_s26.INIT=16'hD7BD;
  LUT4 end_PP_s27 (
    .F(end_PP_31),
    .I0(end_PP_39),
    .I1(end_PP_40),
    .I2(n813_7),
    .I3(n815_6) 
);
defparam end_PP_s27.INIT=16'hA333;
  LUT4 end_PP_s28 (
    .F(end_PP_32),
    .I0(address_acq[19]),
    .I1(address_PP[18]),
    .I2(end_PP_41),
    .I3(address_acq[18]) 
);
defparam end_PP_s28.INIT=16'hED3F;
  LUT4 end_PP_s29 (
    .F(end_PP_33),
    .I0(address_PP[18]),
    .I1(address_acq[18]),
    .I2(address_acq[20]),
    .I3(address_PP[20]) 
);
defparam end_PP_s29.INIT=16'h9009;
  LUT3 end_PP_s30 (
    .F(end_PP_34),
    .I0(address_acq[21]),
    .I1(address_acq[20]),
    .I2(address_acq[19]) 
);
defparam end_PP_s30.INIT=8'h80;
  LUT2 end_PP_s31 (
    .F(end_PP_35),
    .I0(address_PP[22]),
    .I1(address_acq[22]) 
);
defparam end_PP_s31.INIT=4'h9;
  LUT4 n1299_s16 (
    .F(n1299_21),
    .I0(trigger_Z[5]),
    .I1(trigger_Z[7]),
    .I2(buttons_pressed[1]),
    .I3(trigger_Z[6]) 
);
defparam n1299_s16.INIT=16'h0100;
  LUT2 end_PP_s33 (
    .F(end_PP_37),
    .I0(address_PP[6]),
    .I1(address_acq[6]) 
);
defparam end_PP_s33.INIT=4'h9;
  LUT2 end_PP_s34 (
    .F(end_PP_38),
    .I0(address_PP[4]),
    .I1(address_acq[4]) 
);
defparam end_PP_s34.INIT=4'h9;
  LUT4 end_PP_s35 (
    .F(end_PP_39),
    .I0(address_PP[7]),
    .I1(address_PP[8]),
    .I2(address_acq[8]),
    .I3(address_acq[7]) 
);
defparam end_PP_s35.INIT=16'hEB7D;
  LUT4 end_PP_s36 (
    .F(end_PP_40),
    .I0(address_PP[7]),
    .I1(address_acq[7]),
    .I2(address_acq[8]),
    .I3(address_PP[8]) 
);
defparam end_PP_s36.INIT=16'h9009;
  LUT2 end_PP_s37 (
    .F(end_PP_41),
    .I0(address_PP[20]),
    .I1(address_acq[20]) 
);
defparam end_PP_s37.INIT=4'h9;
  LUT4 end_PP_s38 (
    .F(end_PP_42),
    .I0(i[0]),
    .I1(address_PP[2]),
    .I2(i[1]),
    .I3(address_PP[1]) 
);
defparam end_PP_s38.INIT=16'hBED7;
  LUT4 n811_s4 (
    .F(n811_9),
    .I0(address_acq[9]),
    .I1(n811_7),
    .I2(n815_6),
    .I3(n1047_186) 
);
defparam n811_s4.INIT=16'h6A00;
  LUT3 n813_s4 (
    .F(n813_9),
    .I0(address_acq[6]),
    .I1(address_acq[5]),
    .I2(n815_6) 
);
defparam n813_s4.INIT=8'h80;
  LUT3 n1054_s11 (
    .F(n1054_16),
    .I0(start_acquisition),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n1054_s11.INIT=8'h01;
  LUT4 burst_mode_s5 (
    .F(burst_mode_10),
    .I0(process[1]),
    .I1(process[0]),
    .I2(start_acquisition),
    .I3(bypass_9) 
);
defparam burst_mode_s5.INIT=16'hFE00;
  LUT4 n1303_s13 (
    .F(n1303_19),
    .I0(address_PP[16]),
    .I1(address_PP[17]),
    .I2(address_PP[14]),
    .I3(address_PP[15]) 
);
defparam n1303_s13.INIT=16'h8000;
  LUT4 n1311_s11 (
    .F(n1311_17),
    .I0(address_PP[14]),
    .I1(address_PP[15]),
    .I2(n1315_16),
    .I3(address_PP[16]) 
);
defparam n1311_s11.INIT=16'h807F;
  LUT4 n1317_s12 (
    .F(n1317_18),
    .I0(address_PP[11]),
    .I1(address_PP[12]),
    .I2(address_PP[9]),
    .I3(address_PP[10]) 
);
defparam n1317_s12.INIT=16'h8000;
  LUT4 n1321_s11 (
    .F(n1321_17),
    .I0(n1325_16),
    .I1(address_PP[9]),
    .I2(address_PP[10]),
    .I3(address_PP[11]) 
);
defparam n1321_s11.INIT=16'h807F;
  LUT4 n783_s4 (
    .F(n783_9),
    .I0(i[12]),
    .I1(i[13]),
    .I2(i[10]),
    .I3(i[11]) 
);
defparam n783_s4.INIT=16'h8000;
  LUT4 n817_s3 (
    .F(n817_8),
    .I0(i[2]),
    .I1(i[0]),
    .I2(i[1]),
    .I3(n1047_186) 
);
defparam n817_s3.INIT=16'h6A00;
  LUT4 n1053_s11 (
    .F(n1053_17),
    .I0(begin_PP_14),
    .I1(led_rgb_d[1]),
    .I2(begin_PP_9),
    .I3(process[0]) 
);
defparam n1053_s11.INIT=16'h0E00;
  LUT4 n1295_s11 (
    .F(n1295_16),
    .I0(process[1]),
    .I1(start_acquisition),
    .I2(begin_PP_9),
    .I3(process[0]) 
);
defparam n1295_s11.INIT=16'h4F44;
  LUT4 n783_s5 (
    .F(n783_11),
    .I0(n789_6),
    .I1(i[8]),
    .I2(i[9]),
    .I3(n783_9) 
);
defparam n783_s5.INIT=16'h8000;
  LUT4 n801_s4 (
    .F(n801_9),
    .I0(n806_6),
    .I1(address_acq[18]),
    .I2(address_acq[17]),
    .I3(n803_6) 
);
defparam n801_s4.INIT=16'h8000;
  LUT4 n802_s3 (
    .F(n802_8),
    .I0(address_acq[17]),
    .I1(address_acq[16]),
    .I2(address_acq[15]),
    .I3(address_acq[14]) 
);
defparam n802_s3.INIT=16'h8000;
  LUT3 end_PP_s39 (
    .F(end_PP_44),
    .I0(qpi_on_Z),
    .I1(process[0]),
    .I2(begin_PP_14) 
);
defparam end_PP_s39.INIT=8'h80;
  LUT4 begin_PP_s7 (
    .F(begin_PP_12),
    .I0(begin_PP_9),
    .I1(begin_PP_14),
    .I2(qpi_on_Z),
    .I3(process[0]) 
);
defparam begin_PP_s7.INIT=16'hE000;
  LUT4 n1323_s11 (
    .F(n1323_17),
    .I0(address_PP[9]),
    .I1(address_PP[8]),
    .I2(n1315_18),
    .I3(address_PP[10]) 
);
defparam n1323_s11.INIT=16'h807F;
  LUT4 n1317_s13 (
    .F(n1317_20),
    .I0(address_PP[8]),
    .I1(n1315_18),
    .I2(n1317_18),
    .I3(address_PP[13]) 
);
defparam n1317_s13.INIT=16'h807F;
  LUT4 bypass_s4 (
    .F(bypass_9),
    .I0(n1047_186),
    .I1(process[0]),
    .I2(process[1]),
    .I3(qpi_on_Z) 
);
defparam bypass_s4.INIT=16'h4500;
  LUT4 stop_acquisition_s5 (
    .F(stop_acquisition_10),
    .I0(process[0]),
    .I1(i_pivot_valid),
    .I2(process[1]),
    .I3(qpi_on_Z) 
);
defparam stop_acquisition_s5.INIT=16'h0D00;
  LUT3 i_pivot_21_s5 (
    .F(i_pivot_21_10),
    .I0(address_PP_22_12),
    .I1(process[1]),
    .I2(qpi_on_Z) 
);
defparam i_pivot_21_s5.INIT=8'h10;
  LUT4 buttons_pressed_1_s5 (
    .F(buttons_pressed_1_10),
    .I0(process[0]),
    .I1(buttonA_debounced),
    .I2(process[1]),
    .I3(qpi_on_Z) 
);
defparam buttons_pressed_1_s5.INIT=16'h0D00;
  LUT4 n1344_s20 (
    .F(n1344_26),
    .I0(end_PP),
    .I1(write_read_4),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n1344_s20.INIT=16'h1000;
  LUT3 n2411_s1 (
    .F(n2411_5),
    .I0(qpi_on_Z),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n2411_s1.INIT=8'h80;
  LUT4 n787_s5 (
    .F(n787_11),
    .I0(i[7]),
    .I1(n790_6),
    .I2(i[8]),
    .I3(i[9]) 
);
defparam n787_s5.INIT=16'h8000;
  LUT3 n781_s4 (
    .F(n781_9),
    .I0(i[7]),
    .I1(n790_6),
    .I2(n781_7) 
);
defparam n781_s4.INIT=8'h80;
  LUT4 n789_s3 (
    .F(n789_8),
    .I0(i[8]),
    .I1(i[7]),
    .I2(n790_6),
    .I3(n1047_186) 
);
defparam n789_s3.INIT=16'h6A00;
  LUT4 n2415_s3 (
    .F(n2415_8),
    .I0(com_start),
    .I1(next_step),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n2415_s3.INIT=16'h8000;
  LUT4 end_PP_s40 (
    .F(end_PP_46),
    .I0(end_PP_42),
    .I1(bypass),
    .I2(com_start),
    .I3(next_step) 
);
defparam end_PP_s40.INIT=16'h1000;
  LUT4 begin_PP_s8 (
    .F(begin_PP_14),
    .I0(process[1]),
    .I1(stop_acquisition),
    .I2(com_start),
    .I3(next_step) 
);
defparam begin_PP_s8.INIT=16'h4000;
  LUT4 n1299_s17 (
    .F(n1299_23),
    .I0(trigger_Z[3]),
    .I1(trigger_Z[4]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n1299_s17.INIT=16'h0100;
  LUT3 n664_s9 (
    .F(n664_14),
    .I0(process[1]),
    .I1(process[0]),
    .I2(n664_8) 
);
defparam n664_s9.INIT=8'h40;
  LUT3 address_PP_22_s7 (
    .F(address_PP_22_12),
    .I0(process[1]),
    .I1(process[0]),
    .I2(n1299_16) 
);
defparam address_PP_22_s7.INIT=8'h04;
  LUT4 n776_s3 (
    .F(n776_8),
    .I0(n776_6),
    .I1(i[21]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n776_s3.INIT=16'h0600;
  LUT4 n779_s3 (
    .F(n779_8),
    .I0(i[18]),
    .I1(n779_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n779_s3.INIT=16'h0600;
  LUT4 n781_s5 (
    .F(n781_11),
    .I0(i[16]),
    .I1(n781_9),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n781_s5.INIT=16'h0600;
  LUT4 n783_s6 (
    .F(n783_13),
    .I0(i[14]),
    .I1(n783_11),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n783_s6.INIT=16'h0600;
  LUT4 n784_s3 (
    .F(n784_8),
    .I0(n784_6),
    .I1(i[13]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n784_s3.INIT=16'h0600;
  LUT4 n787_s6 (
    .F(n787_13),
    .I0(i[10]),
    .I1(n787_11),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n787_s6.INIT=16'h0600;
  LUT4 n790_s3 (
    .F(n790_8),
    .I0(i[7]),
    .I1(n790_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n790_s3.INIT=16'h0600;
  LUT4 n791_s3 (
    .F(n791_8),
    .I0(n791_6),
    .I1(i[6]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n791_s3.INIT=16'h0600;
  LUT4 n793_s3 (
    .F(n793_8),
    .I0(i[4]),
    .I1(n793_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n793_s3.INIT=16'h0600;
  LUT4 n794_s3 (
    .F(n794_8),
    .I0(n794_6),
    .I1(i[3]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n794_s3.INIT=16'h0600;
  LUT4 n798_s3 (
    .F(n798_8),
    .I0(n798_6),
    .I1(address_acq[22]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n798_s3.INIT=16'h0600;
  LUT4 n801_s5 (
    .F(n801_11),
    .I0(address_acq[19]),
    .I1(n801_9),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n801_s5.INIT=16'h0600;
  LUT4 n804_s3 (
    .F(n804_8),
    .I0(n804_6),
    .I1(address_acq[16]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n804_s3.INIT=16'h0600;
  LUT4 n805_s4 (
    .F(n805_9),
    .I0(address_acq[15]),
    .I1(n805_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n805_s4.INIT=16'h0600;
  LUT4 n806_s3 (
    .F(n806_8),
    .I0(address_acq[14]),
    .I1(n806_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n806_s3.INIT=16'h0600;
  LUT4 n807_s4 (
    .F(n807_9),
    .I0(address_acq[13]),
    .I1(n807_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n807_s4.INIT=16'h0600;
  LUT4 n808_s4 (
    .F(n808_9),
    .I0(address_acq[12]),
    .I1(n808_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n808_s4.INIT=16'h0600;
  LUT4 n810_s3 (
    .F(n810_8),
    .I0(address_acq[10]),
    .I1(n810_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n810_s3.INIT=16'h0600;
  LUT4 n813_s5 (
    .F(n813_11),
    .I0(address_acq[7]),
    .I1(n813_9),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n813_s5.INIT=16'h0600;
  LUT4 n815_s3 (
    .F(n815_8),
    .I0(address_acq[5]),
    .I1(n815_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n815_s3.INIT=16'h0600;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(i[0]),
    .I1(i[1]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n818_s2.INIT=16'h0600;
  LUT4 n350_s2 (
    .F(n350_7),
    .I0(buttons_pressed[0]),
    .I1(buttons_pressed[1]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n350_s2.INIT=16'h0600;
  LUT3 n451_s2 (
    .F(n451_7),
    .I0(i[21]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n451_s2.INIT=8'h20;
  LUT3 n452_s2 (
    .F(n452_7),
    .I0(i[20]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n452_s2.INIT=8'h20;
  LUT3 n453_s2 (
    .F(n453_7),
    .I0(i[19]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n453_s2.INIT=8'h20;
  LUT3 n454_s2 (
    .F(n454_7),
    .I0(i[18]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n454_s2.INIT=8'h20;
  LUT3 n455_s2 (
    .F(n455_7),
    .I0(i[17]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n455_s2.INIT=8'h20;
  LUT3 n456_s2 (
    .F(n456_7),
    .I0(i[16]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n456_s2.INIT=8'h20;
  LUT3 n457_s2 (
    .F(n457_7),
    .I0(i[15]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n457_s2.INIT=8'h20;
  LUT3 n458_s2 (
    .F(n458_7),
    .I0(i[14]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n458_s2.INIT=8'h20;
  LUT3 n459_s2 (
    .F(n459_7),
    .I0(i[13]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n459_s2.INIT=8'h20;
  LUT3 n460_s2 (
    .F(n460_7),
    .I0(i[12]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n460_s2.INIT=8'h20;
  LUT3 n461_s2 (
    .F(n461_7),
    .I0(i[11]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n461_s2.INIT=8'h20;
  LUT3 n462_s2 (
    .F(n462_7),
    .I0(i[10]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n462_s2.INIT=8'h20;
  LUT3 n463_s2 (
    .F(n463_7),
    .I0(i[9]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n463_s2.INIT=8'h20;
  LUT3 n464_s2 (
    .F(n464_7),
    .I0(i[8]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n464_s2.INIT=8'h20;
  LUT3 n465_s2 (
    .F(n465_7),
    .I0(i[7]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n465_s2.INIT=8'h20;
  LUT3 n466_s2 (
    .F(n466_7),
    .I0(i[6]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n466_s2.INIT=8'h20;
  LUT3 n467_s2 (
    .F(n467_7),
    .I0(i[5]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n467_s2.INIT=8'h20;
  LUT3 n468_s2 (
    .F(n468_7),
    .I0(i[4]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n468_s2.INIT=8'h20;
  LUT3 n469_s2 (
    .F(n469_7),
    .I0(i[3]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n469_s2.INIT=8'h20;
  LUT3 n470_s2 (
    .F(n470_7),
    .I0(i[2]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n470_s2.INIT=8'h20;
  LUT3 n471_s2 (
    .F(n471_7),
    .I0(i[1]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n471_s2.INIT=8'h20;
  LUT3 n472_s2 (
    .F(n472_7),
    .I0(i[0]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n472_s2.INIT=8'h20;
  LUT4 n665_s2 (
    .F(n665_7),
    .I0(n613_90),
    .I1(process[1]),
    .I2(process[0]),
    .I3(n666_6) 
);
defparam n665_s2.INIT=16'h0020;
  LUT4 n666_s3 (
    .F(n666_8),
    .I0(n666_6),
    .I1(process[1]),
    .I2(process[0]),
    .I3(n615_90) 
);
defparam n666_s3.INIT=16'h2000;
  LUT3 n620_s2 (
    .F(n620_7),
    .I0(i_minus_i_pivot[21]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n620_s2.INIT=8'h20;
  LUT3 n621_s2 (
    .F(n621_7),
    .I0(i_minus_i_pivot[20]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n621_s2.INIT=8'h20;
  LUT3 n622_s2 (
    .F(n622_7),
    .I0(i_minus_i_pivot[19]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n622_s2.INIT=8'h20;
  LUT3 n623_s2 (
    .F(n623_7),
    .I0(i_minus_i_pivot[18]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n623_s2.INIT=8'h20;
  LUT3 n624_s2 (
    .F(n624_7),
    .I0(i_minus_i_pivot[17]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n624_s2.INIT=8'h20;
  LUT3 n625_s2 (
    .F(n625_7),
    .I0(i_minus_i_pivot[16]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n625_s2.INIT=8'h20;
  LUT3 n626_s2 (
    .F(n626_7),
    .I0(i_minus_i_pivot[15]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n626_s2.INIT=8'h20;
  LUT3 n627_s2 (
    .F(n627_7),
    .I0(i_minus_i_pivot[14]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n627_s2.INIT=8'h20;
  LUT3 n628_s2 (
    .F(n628_7),
    .I0(i_minus_i_pivot[13]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n628_s2.INIT=8'h20;
  LUT3 n629_s2 (
    .F(n629_7),
    .I0(i_minus_i_pivot[12]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n629_s2.INIT=8'h20;
  LUT3 n630_s2 (
    .F(n630_7),
    .I0(i_minus_i_pivot[11]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n630_s2.INIT=8'h20;
  LUT3 n631_s2 (
    .F(n631_7),
    .I0(i_minus_i_pivot[10]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n631_s2.INIT=8'h20;
  LUT3 n632_s2 (
    .F(n632_7),
    .I0(i_minus_i_pivot[9]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n632_s2.INIT=8'h20;
  LUT3 n633_s2 (
    .F(n633_7),
    .I0(i_minus_i_pivot[8]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n633_s2.INIT=8'h20;
  LUT3 n634_s2 (
    .F(n634_7),
    .I0(i_minus_i_pivot[7]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n634_s2.INIT=8'h20;
  LUT3 n635_s2 (
    .F(n635_7),
    .I0(i_minus_i_pivot[6]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n635_s2.INIT=8'h20;
  LUT3 n636_s2 (
    .F(n636_7),
    .I0(i_minus_i_pivot[5]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n636_s2.INIT=8'h20;
  LUT3 n637_s2 (
    .F(n637_7),
    .I0(i_minus_i_pivot[4]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n637_s2.INIT=8'h20;
  LUT3 n638_s2 (
    .F(n638_7),
    .I0(i_minus_i_pivot[3]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n638_s2.INIT=8'h20;
  LUT3 n639_s2 (
    .F(n639_7),
    .I0(i_minus_i_pivot[2]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n639_s2.INIT=8'h20;
  LUT3 n640_s2 (
    .F(n640_7),
    .I0(i_minus_i_pivot[1]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n640_s2.INIT=8'h20;
  LUT3 n641_s2 (
    .F(n641_7),
    .I0(i_minus_i_pivot[0]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n641_s2.INIT=8'h20;
  LUT3 n642_s2 (
    .F(n642_7),
    .I0(n588_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n642_s2.INIT=8'h20;
  LUT3 n643_s2 (
    .F(n643_7),
    .I0(n589_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n643_s2.INIT=8'h20;
  LUT3 n644_s2 (
    .F(n644_7),
    .I0(n590_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n644_s2.INIT=8'h20;
  LUT3 n645_s2 (
    .F(n645_7),
    .I0(n591_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n645_s2.INIT=8'h20;
  LUT3 n646_s2 (
    .F(n646_7),
    .I0(n592_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n646_s2.INIT=8'h20;
  LUT3 n647_s2 (
    .F(n647_7),
    .I0(n593_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n647_s2.INIT=8'h20;
  LUT3 n648_s2 (
    .F(n648_7),
    .I0(n594_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n648_s2.INIT=8'h20;
  LUT3 n649_s2 (
    .F(n649_7),
    .I0(n595_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n649_s2.INIT=8'h20;
  LUT3 n650_s2 (
    .F(n650_7),
    .I0(n596_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n650_s2.INIT=8'h20;
  LUT3 n651_s2 (
    .F(n651_7),
    .I0(n597_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n651_s2.INIT=8'h20;
  LUT3 n652_s2 (
    .F(n652_7),
    .I0(n598_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n652_s2.INIT=8'h20;
  LUT3 n653_s2 (
    .F(n653_7),
    .I0(n599_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n653_s2.INIT=8'h20;
  LUT3 n654_s2 (
    .F(n654_7),
    .I0(n600_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n654_s2.INIT=8'h20;
  LUT3 n655_s2 (
    .F(n655_7),
    .I0(n601_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n655_s2.INIT=8'h20;
  LUT3 n656_s2 (
    .F(n656_7),
    .I0(n602_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n656_s2.INIT=8'h20;
  LUT3 n657_s2 (
    .F(n657_7),
    .I0(n603_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n657_s2.INIT=8'h20;
  LUT3 n658_s2 (
    .F(n658_7),
    .I0(n604_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n658_s2.INIT=8'h20;
  LUT3 n659_s2 (
    .F(n659_7),
    .I0(n605_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n659_s2.INIT=8'h20;
  LUT3 n660_s2 (
    .F(n660_7),
    .I0(n606_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n660_s2.INIT=8'h20;
  LUT3 n661_s2 (
    .F(n661_7),
    .I0(n607_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n661_s2.INIT=8'h20;
  LUT3 n662_s2 (
    .F(n662_7),
    .I0(n608_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n662_s2.INIT=8'h20;
  LUT3 n663_s2 (
    .F(n663_7),
    .I0(n609_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n663_s2.INIT=8'h20;
  LUT4 n1148_s7 (
    .F(n1148_12),
    .I0(buttons_pressed[0]),
    .I1(buttonA_debounced),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n1148_s7.INIT=16'h0600;
  LUT3 adc_enable_s2 (
    .F(adc_enable),
    .I0(stop_acquisition),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam adc_enable_s2.INIT=8'h10;
  LUT4 n1350_s12 (
    .F(n1350_20),
    .I0(wait_uart),
    .I1(send_uart),
    .I2(wait_uart_8),
    .I3(wait_uart_9) 
);
defparam n1350_s12.INIT=16'hE0AA;
  LUT4 n2479_s1 (
    .F(n2479_5),
    .I0(delay),
    .I1(qpi_on_Z),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n2479_s1.INIT=16'h8000;
  LUT4 n1008_s5 (
    .F(n1008_10),
    .I0(write_read_4),
    .I1(qpi_on_Z),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n1008_s5.INIT=16'h4000;
  DFF d_com_start_s0 (
    .Q(d_com_start),
    .D(com_start),
    .CLK(clk_PSRAM) 
);
defparam d_com_start_s0.INIT=1'b0;
  DFFR start_acquisition_s0 (
    .Q(start_acquisition),
    .D(n311_5),
    .CLK(clk_PSRAM),
    .RESET(start_acquisition_7) 
);
defparam start_acquisition_s0.INIT=1'b0;
  DFF d_flag_acq_s0 (
    .Q(d_flag_acq),
    .D(flag_acq_Z),
    .CLK(clk_PSRAM) 
);
  DFFE i_21_s0 (
    .Q(i[21]),
    .D(n776_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_20_s0 (
    .Q(i[20]),
    .D(n777_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_19_s0 (
    .Q(i[19]),
    .D(n778_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_18_s0 (
    .Q(i[18]),
    .D(n779_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_17_s0 (
    .Q(i[17]),
    .D(n780_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_16_s0 (
    .Q(i[16]),
    .D(n781_11),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_15_s0 (
    .Q(i[15]),
    .D(n782_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_14_s0 (
    .Q(i[14]),
    .D(n783_13),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_13_s0 (
    .Q(i[13]),
    .D(n784_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_12_s0 (
    .Q(i[12]),
    .D(n785_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_11_s0 (
    .Q(i[11]),
    .D(n786_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_10_s0 (
    .Q(i[10]),
    .D(n787_13),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_9_s0 (
    .Q(i[9]),
    .D(n788_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_8_s0 (
    .Q(i[8]),
    .D(n789_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_7_s0 (
    .Q(i[7]),
    .D(n790_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_6_s0 (
    .Q(i[6]),
    .D(n791_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_5_s0 (
    .Q(i[5]),
    .D(n792_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_4_s0 (
    .Q(i[4]),
    .D(n793_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_3_s0 (
    .Q(i[3]),
    .D(n794_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_2_s0 (
    .Q(i[2]),
    .D(n817_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_1_s0 (
    .Q(i[1]),
    .D(n818_7),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_0_s0 (
    .Q(i[0]),
    .D(n1142_10),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE address_acq_22_s0 (
    .Q(address_acq[22]),
    .D(n798_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_22_s0.INIT=1'b0;
  DFFE address_acq_21_s0 (
    .Q(address_acq[21]),
    .D(n799_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_21_s0.INIT=1'b0;
  DFFE address_acq_20_s0 (
    .Q(address_acq[20]),
    .D(n800_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_20_s0.INIT=1'b0;
  DFFE address_acq_19_s0 (
    .Q(address_acq[19]),
    .D(n801_11),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_19_s0.INIT=1'b0;
  DFFE address_acq_18_s0 (
    .Q(address_acq[18]),
    .D(n802_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_18_s0.INIT=1'b0;
  DFFE address_acq_17_s0 (
    .Q(address_acq[17]),
    .D(n803_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_17_s0.INIT=1'b0;
  DFFE address_acq_16_s0 (
    .Q(address_acq[16]),
    .D(n804_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_16_s0.INIT=1'b0;
  DFFE address_acq_15_s0 (
    .Q(address_acq[15]),
    .D(n805_9),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_15_s0.INIT=1'b0;
  DFFE address_acq_14_s0 (
    .Q(address_acq[14]),
    .D(n806_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_14_s0.INIT=1'b0;
  DFFE address_acq_13_s0 (
    .Q(address_acq[13]),
    .D(n807_9),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_13_s0.INIT=1'b0;
  DFFE address_acq_12_s0 (
    .Q(address_acq[12]),
    .D(n808_9),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_12_s0.INIT=1'b0;
  DFFE address_acq_11_s0 (
    .Q(address_acq[11]),
    .D(n809_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_11_s0.INIT=1'b0;
  DFFE address_acq_10_s0 (
    .Q(address_acq[10]),
    .D(n810_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_10_s0.INIT=1'b0;
  DFFE address_acq_9_s0 (
    .Q(address_acq[9]),
    .D(n811_9),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_9_s0.INIT=1'b0;
  DFFE address_acq_8_s0 (
    .Q(address_acq[8]),
    .D(n812_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_8_s0.INIT=1'b0;
  DFFE address_acq_7_s0 (
    .Q(address_acq[7]),
    .D(n813_11),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_7_s0.INIT=1'b0;
  DFFE address_acq_6_s0 (
    .Q(address_acq[6]),
    .D(n814_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_6_s0.INIT=1'b0;
  DFFE address_acq_5_s0 (
    .Q(address_acq[5]),
    .D(n815_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_5_s0.INIT=1'b0;
  DFFE address_acq_4_s0 (
    .Q(address_acq[4]),
    .D(n816_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_4_s0.INIT=1'b0;
  DFFE buttons_pressed_1_s0 (
    .Q(buttons_pressed[1]),
    .D(n350_7),
    .CLK(clk_PSRAM),
    .CE(buttons_pressed_1_10) 
);
defparam buttons_pressed_1_s0.INIT=1'b0;
  DFFE buttons_pressed_0_s0 (
    .Q(buttons_pressed[0]),
    .D(n1148_12),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam buttons_pressed_0_s0.INIT=1'b0;
  DFFE i_pivot_21_s0 (
    .Q(i_pivot[21]),
    .D(n451_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_21_s0.INIT=1'b0;
  DFFE i_pivot_20_s0 (
    .Q(i_pivot[20]),
    .D(n452_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_20_s0.INIT=1'b0;
  DFFE i_pivot_19_s0 (
    .Q(i_pivot[19]),
    .D(n453_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_19_s0.INIT=1'b0;
  DFFE i_pivot_18_s0 (
    .Q(i_pivot[18]),
    .D(n454_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_18_s0.INIT=1'b0;
  DFFE i_pivot_17_s0 (
    .Q(i_pivot[17]),
    .D(n455_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_17_s0.INIT=1'b0;
  DFFE i_pivot_16_s0 (
    .Q(i_pivot[16]),
    .D(n456_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_16_s0.INIT=1'b0;
  DFFE i_pivot_15_s0 (
    .Q(i_pivot[15]),
    .D(n457_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_15_s0.INIT=1'b0;
  DFFE i_pivot_14_s0 (
    .Q(i_pivot[14]),
    .D(n458_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_14_s0.INIT=1'b0;
  DFFE i_pivot_13_s0 (
    .Q(i_pivot[13]),
    .D(n459_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_13_s0.INIT=1'b0;
  DFFE i_pivot_12_s0 (
    .Q(i_pivot[12]),
    .D(n460_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_12_s0.INIT=1'b0;
  DFFE i_pivot_11_s0 (
    .Q(i_pivot[11]),
    .D(n461_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_11_s0.INIT=1'b0;
  DFFE i_pivot_10_s0 (
    .Q(i_pivot[10]),
    .D(n462_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_10_s0.INIT=1'b0;
  DFFE i_pivot_9_s0 (
    .Q(i_pivot[9]),
    .D(n463_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_9_s0.INIT=1'b0;
  DFFE i_pivot_8_s0 (
    .Q(i_pivot[8]),
    .D(n464_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_8_s0.INIT=1'b0;
  DFFE i_pivot_7_s0 (
    .Q(i_pivot[7]),
    .D(n465_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_7_s0.INIT=1'b0;
  DFFE i_pivot_6_s0 (
    .Q(i_pivot[6]),
    .D(n466_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_6_s0.INIT=1'b0;
  DFFE i_pivot_5_s0 (
    .Q(i_pivot[5]),
    .D(n467_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_5_s0.INIT=1'b0;
  DFFE i_pivot_4_s0 (
    .Q(i_pivot[4]),
    .D(n468_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_4_s0.INIT=1'b0;
  DFFE i_pivot_3_s0 (
    .Q(i_pivot[3]),
    .D(n469_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_3_s0.INIT=1'b0;
  DFFE i_pivot_2_s0 (
    .Q(i_pivot[2]),
    .D(n470_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_2_s0.INIT=1'b0;
  DFFE i_pivot_1_s0 (
    .Q(i_pivot[1]),
    .D(n471_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_1_s0.INIT=1'b0;
  DFFE i_pivot_0_s0 (
    .Q(i_pivot[0]),
    .D(n472_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_0_s0.INIT=1'b0;
  DFFE i_pivot_valid_s0 (
    .Q(i_pivot_valid),
    .D(n1047_186),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_valid_s0.INIT=1'b0;
  DFFE stop_acquisition_s0 (
    .Q(stop_acquisition),
    .D(n667_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam stop_acquisition_s0.INIT=1'b0;
  DFFE condition1_reg_s0 (
    .Q(condition1_reg),
    .D(n664_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
  DFFE condition2_reg_s0 (
    .Q(condition2_reg),
    .D(n665_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
  DFFE condition3_reg_s0 (
    .Q(condition3_reg),
    .D(n666_8),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
  DFFE i_minus_i_pivot_reg_21_s0 (
    .Q(i_minus_i_pivot_reg[21]),
    .D(n620_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_21_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_20_s0 (
    .Q(i_minus_i_pivot_reg[20]),
    .D(n621_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_20_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_19_s0 (
    .Q(i_minus_i_pivot_reg[19]),
    .D(n622_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_19_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_18_s0 (
    .Q(i_minus_i_pivot_reg[18]),
    .D(n623_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_18_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_17_s0 (
    .Q(i_minus_i_pivot_reg[17]),
    .D(n624_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_17_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_16_s0 (
    .Q(i_minus_i_pivot_reg[16]),
    .D(n625_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_16_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_15_s0 (
    .Q(i_minus_i_pivot_reg[15]),
    .D(n626_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_15_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_14_s0 (
    .Q(i_minus_i_pivot_reg[14]),
    .D(n627_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_14_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_13_s0 (
    .Q(i_minus_i_pivot_reg[13]),
    .D(n628_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_13_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_12_s0 (
    .Q(i_minus_i_pivot_reg[12]),
    .D(n629_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_12_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_11_s0 (
    .Q(i_minus_i_pivot_reg[11]),
    .D(n630_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_11_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_10_s0 (
    .Q(i_minus_i_pivot_reg[10]),
    .D(n631_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_10_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_9_s0 (
    .Q(i_minus_i_pivot_reg[9]),
    .D(n632_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_9_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_8_s0 (
    .Q(i_minus_i_pivot_reg[8]),
    .D(n633_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_8_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_7_s0 (
    .Q(i_minus_i_pivot_reg[7]),
    .D(n634_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_7_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_6_s0 (
    .Q(i_minus_i_pivot_reg[6]),
    .D(n635_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_6_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_5_s0 (
    .Q(i_minus_i_pivot_reg[5]),
    .D(n636_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_5_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_4_s0 (
    .Q(i_minus_i_pivot_reg[4]),
    .D(n637_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_4_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_3_s0 (
    .Q(i_minus_i_pivot_reg[3]),
    .D(n638_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_3_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_2_s0 (
    .Q(i_minus_i_pivot_reg[2]),
    .D(n639_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_2_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_1_s0 (
    .Q(i_minus_i_pivot_reg[1]),
    .D(n640_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_1_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_0_s0 (
    .Q(i_minus_i_pivot_reg[0]),
    .D(n641_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_0_s0.INIT=1'b0;
  DFFE samples_after_adjusted_21_s0 (
    .Q(samples_after_adjusted[21]),
    .D(n642_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_21_s0.INIT=1'b0;
  DFFE samples_after_adjusted_20_s0 (
    .Q(samples_after_adjusted[20]),
    .D(n643_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_20_s0.INIT=1'b0;
  DFFE samples_after_adjusted_19_s0 (
    .Q(samples_after_adjusted[19]),
    .D(n644_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_19_s0.INIT=1'b0;
  DFFE samples_after_adjusted_18_s0 (
    .Q(samples_after_adjusted[18]),
    .D(n645_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_18_s0.INIT=1'b0;
  DFFE samples_after_adjusted_17_s0 (
    .Q(samples_after_adjusted[17]),
    .D(n646_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_17_s0.INIT=1'b0;
  DFFE samples_after_adjusted_16_s0 (
    .Q(samples_after_adjusted[16]),
    .D(n647_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_16_s0.INIT=1'b0;
  DFFE samples_after_adjusted_15_s0 (
    .Q(samples_after_adjusted[15]),
    .D(n648_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_15_s0.INIT=1'b0;
  DFFE samples_after_adjusted_14_s0 (
    .Q(samples_after_adjusted[14]),
    .D(n649_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_14_s0.INIT=1'b0;
  DFFE samples_after_adjusted_13_s0 (
    .Q(samples_after_adjusted[13]),
    .D(n650_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_13_s0.INIT=1'b0;
  DFFE samples_after_adjusted_12_s0 (
    .Q(samples_after_adjusted[12]),
    .D(n651_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_12_s0.INIT=1'b0;
  DFFE samples_after_adjusted_11_s0 (
    .Q(samples_after_adjusted[11]),
    .D(n652_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_11_s0.INIT=1'b0;
  DFFE samples_after_adjusted_10_s0 (
    .Q(samples_after_adjusted[10]),
    .D(n653_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_10_s0.INIT=1'b0;
  DFFE samples_after_adjusted_9_s0 (
    .Q(samples_after_adjusted[9]),
    .D(n654_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_9_s0.INIT=1'b0;
  DFFE samples_after_adjusted_8_s0 (
    .Q(samples_after_adjusted[8]),
    .D(n655_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_8_s0.INIT=1'b0;
  DFFE samples_after_adjusted_7_s0 (
    .Q(samples_after_adjusted[7]),
    .D(n656_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_7_s0.INIT=1'b0;
  DFFE samples_after_adjusted_6_s0 (
    .Q(samples_after_adjusted[6]),
    .D(n657_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_6_s0.INIT=1'b0;
  DFFE samples_after_adjusted_5_s0 (
    .Q(samples_after_adjusted[5]),
    .D(n658_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_5_s0.INIT=1'b0;
  DFFE samples_after_adjusted_4_s0 (
    .Q(samples_after_adjusted[4]),
    .D(n659_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_4_s0.INIT=1'b0;
  DFFE samples_after_adjusted_3_s0 (
    .Q(samples_after_adjusted[3]),
    .D(n660_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_3_s0.INIT=1'b0;
  DFFE samples_after_adjusted_2_s0 (
    .Q(samples_after_adjusted[2]),
    .D(n661_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_2_s0.INIT=1'b0;
  DFFE samples_after_adjusted_1_s0 (
    .Q(samples_after_adjusted[1]),
    .D(n662_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_1_s0.INIT=1'b0;
  DFFE samples_after_adjusted_0_s0 (
    .Q(samples_after_adjusted[0]),
    .D(n663_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_0_s0.INIT=1'b0;
  DFFE bypass_s0 (
    .Q(bypass),
    .D(n1292_12),
    .CLK(clk_PSRAM),
    .CE(bypass_9) 
);
defparam bypass_s0.INIT=1'b0;
  DFFE process_1_s0 (
    .Q(process[1]),
    .D(n1294_15),
    .CLK(clk_PSRAM),
    .CE(process_2_9) 
);
defparam process_1_s0.INIT=1'b0;
  DFFE process_0_s0 (
    .Q(process[0]),
    .D(n1295_16),
    .CLK(clk_PSRAM),
    .CE(process_2_9) 
);
defparam process_0_s0.INIT=1'b0;
  DFFE burst_mode_s0 (
    .Q(burst_mode),
    .D(n1045_12),
    .CLK(clk_PSRAM),
    .CE(burst_mode_10) 
);
defparam burst_mode_s0.INIT=1'b0;
  DFFE address_PP_22_s0 (
    .Q(address_PP[22]),
    .D(n1299_15),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_21_s0 (
    .Q(address_PP[21]),
    .D(n1301_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_20_s0 (
    .Q(address_PP[20]),
    .D(n1303_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_19_s0 (
    .Q(address_PP[19]),
    .D(n1305_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_18_s0 (
    .Q(address_PP[18]),
    .D(n1307_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_17_s0 (
    .Q(address_PP[17]),
    .D(n1309_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_16_s0 (
    .Q(address_PP[16]),
    .D(n1311_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_15_s0 (
    .Q(address_PP[15]),
    .D(n1313_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_14_s0 (
    .Q(address_PP[14]),
    .D(n1315_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_13_s0 (
    .Q(address_PP[13]),
    .D(n1317_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_12_s0 (
    .Q(address_PP[12]),
    .D(n1319_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_11_s0 (
    .Q(address_PP[11]),
    .D(n1321_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_10_s0 (
    .Q(address_PP[10]),
    .D(n1323_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_9_s0 (
    .Q(address_PP[9]),
    .D(n1325_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_8_s0 (
    .Q(address_PP[8]),
    .D(n1327_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_7_s0 (
    .Q(address_PP[7]),
    .D(n1329_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_6_s0 (
    .Q(address_PP[6]),
    .D(n1331_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_5_s0 (
    .Q(address_PP[5]),
    .D(n1333_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_4_s0 (
    .Q(address_PP[4]),
    .D(n1335_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_3_s0 (
    .Q(address_PP[3]),
    .D(n1337_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_2_s0 (
    .Q(address_PP[2]),
    .D(n1339_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_1_s0 (
    .Q(address_PP[1]),
    .D(n1341_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE com_start_s0 (
    .Q(com_start),
    .D(n1344_23),
    .CLK(clk_PSRAM),
    .CE(com_start_7) 
);
defparam com_start_s0.INIT=1'b0;
  DFFE end_PP_s0 (
    .Q(end_PP),
    .D(n1346_13),
    .CLK(clk_PSRAM),
    .CE(end_PP_8) 
);
  DFFE begin_PP_s0 (
    .Q(begin_PP),
    .D(n1348_13),
    .CLK(clk_PSRAM),
    .CE(begin_PP_12) 
);
defparam begin_PP_s0.INIT=1'b0;
  DFFE send_uart_s0 (
    .Q(send_uart),
    .D(delay),
    .CLK(clk_PSRAM),
    .CE(n2411_5) 
);
defparam send_uart_s0.INIT=1'b0;
  DFFE BRAM_wr_s0 (
    .Q(BRAM_wr),
    .D(n839_3),
    .CLK(clk_PSRAM),
    .CE(n2411_5) 
);
  DFFRE BRAM_rd_s0 (
    .Q(BRAM_rd),
    .D(n1008_11),
    .CLK(clk_PSRAM),
    .CE(n2411_5),
    .RESET(n1008_10) 
);
  DFFRE delay_s0 (
    .Q(delay),
    .D(BRAM_rd),
    .CLK(clk_PSRAM),
    .CE(n2411_5),
    .RESET(n1008_10) 
);
  DFFE data_in_59_s0 (
    .Q(data_in[59]),
    .D(data_out_1[15]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_58_s0 (
    .Q(data_in[58]),
    .D(data_out_1[14]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_57_s0 (
    .Q(data_in[57]),
    .D(data_out_1[13]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_56_s0 (
    .Q(data_in[56]),
    .D(data_out_1[12]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_55_s0 (
    .Q(data_in[55]),
    .D(data_out_2[15]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_54_s0 (
    .Q(data_in[54]),
    .D(data_out_2[14]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_53_s0 (
    .Q(data_in[53]),
    .D(data_out_2[13]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_52_s0 (
    .Q(data_in[52]),
    .D(data_out_2[12]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_51_s0 (
    .Q(data_in[51]),
    .D(data_out_3[15]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_50_s0 (
    .Q(data_in[50]),
    .D(data_out_3[14]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_49_s0 (
    .Q(data_in[49]),
    .D(data_out_3[13]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_48_s0 (
    .Q(data_in[48]),
    .D(data_out_3[12]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_43_s0 (
    .Q(data_in[43]),
    .D(data_out_1[11]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_42_s0 (
    .Q(data_in[42]),
    .D(data_out_1[10]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_41_s0 (
    .Q(data_in[41]),
    .D(data_out_1[9]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_40_s0 (
    .Q(data_in[40]),
    .D(data_out_1[8]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_39_s0 (
    .Q(data_in[39]),
    .D(data_out_2[11]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_38_s0 (
    .Q(data_in[38]),
    .D(data_out_2[10]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_37_s0 (
    .Q(data_in[37]),
    .D(data_out_2[9]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_36_s0 (
    .Q(data_in[36]),
    .D(data_out_2[8]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_35_s0 (
    .Q(data_in[35]),
    .D(data_out_3[11]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_34_s0 (
    .Q(data_in[34]),
    .D(data_out_3[10]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_33_s0 (
    .Q(data_in[33]),
    .D(data_out_3[9]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_32_s0 (
    .Q(data_in[32]),
    .D(data_out_3[8]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_27_s0 (
    .Q(data_in[27]),
    .D(data_out_1[7]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_26_s0 (
    .Q(data_in[26]),
    .D(data_out_1[6]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_25_s0 (
    .Q(data_in[25]),
    .D(data_out_1[5]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_24_s0 (
    .Q(data_in[24]),
    .D(data_out_1[4]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_23_s0 (
    .Q(data_in[23]),
    .D(data_out_2[7]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_22_s0 (
    .Q(data_in[22]),
    .D(data_out_2[6]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_21_s0 (
    .Q(data_in[21]),
    .D(data_out_2[5]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_20_s0 (
    .Q(data_in[20]),
    .D(data_out_2[4]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_19_s0 (
    .Q(data_in[19]),
    .D(data_out_3[7]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_18_s0 (
    .Q(data_in[18]),
    .D(data_out_3[6]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_17_s0 (
    .Q(data_in[17]),
    .D(data_out_3[5]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_16_s0 (
    .Q(data_in[16]),
    .D(data_out_3[4]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_11_s0 (
    .Q(data_in[11]),
    .D(data_out_1[3]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_10_s0 (
    .Q(data_in[10]),
    .D(data_out_1[2]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_9_s0 (
    .Q(data_in[9]),
    .D(data_out_1[1]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_8_s0 (
    .Q(data_in[8]),
    .D(data_out_1[0]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_7_s0 (
    .Q(data_in[7]),
    .D(data_out_2[3]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_6_s0 (
    .Q(data_in[6]),
    .D(data_out_2[2]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_5_s0 (
    .Q(data_in[5]),
    .D(data_out_2[1]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_4_s0 (
    .Q(data_in[4]),
    .D(data_out_2[0]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_3_s0 (
    .Q(data_in[3]),
    .D(data_out_3[3]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_2_s0 (
    .Q(data_in[2]),
    .D(data_out_3[2]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_1_s0 (
    .Q(data_in[1]),
    .D(data_out_3[1]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE data_in_0_s0 (
    .Q(data_in[0]),
    .D(data_out_3[0]),
    .CLK(clk_PSRAM),
    .CE(n2415_3) 
);
  DFFE read_15_s0 (
    .Q(read[15]),
    .D(data_uart_Z[15]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_15_s0.INIT=1'b0;
  DFFE read_14_s0 (
    .Q(read[14]),
    .D(data_uart_Z[14]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_14_s0.INIT=1'b0;
  DFFE read_13_s0 (
    .Q(read[13]),
    .D(data_uart_Z[13]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_13_s0.INIT=1'b0;
  DFFE read_12_s0 (
    .Q(read[12]),
    .D(data_uart_Z[12]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_12_s0.INIT=1'b0;
  DFFE read_11_s0 (
    .Q(read[11]),
    .D(data_uart_Z[11]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_11_s0.INIT=1'b0;
  DFFE read_10_s0 (
    .Q(read[10]),
    .D(data_uart_Z[10]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_10_s0.INIT=1'b0;
  DFFE read_9_s0 (
    .Q(read[9]),
    .D(data_uart_Z[9]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_9_s0.INIT=1'b0;
  DFFE read_8_s0 (
    .Q(read[8]),
    .D(data_uart_Z[8]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_8_s0.INIT=1'b0;
  DFFE read_7_s0 (
    .Q(read[7]),
    .D(data_uart_Z[7]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_7_s0.INIT=1'b0;
  DFFE read_6_s0 (
    .Q(read[6]),
    .D(data_uart_Z[6]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_6_s0.INIT=1'b0;
  DFFE read_5_s0 (
    .Q(read[5]),
    .D(data_uart_Z[5]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_5_s0.INIT=1'b0;
  DFFE read_4_s0 (
    .Q(read[4]),
    .D(data_uart_Z[4]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_4_s0.INIT=1'b0;
  DFFE read_3_s0 (
    .Q(read[3]),
    .D(data_uart_Z[3]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_3_s0.INIT=1'b0;
  DFFE read_2_s0 (
    .Q(read[2]),
    .D(data_uart_Z[2]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_2_s0.INIT=1'b0;
  DFFE read_1_s0 (
    .Q(read[1]),
    .D(data_uart_Z[1]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_1_s0.INIT=1'b0;
  DFFE read_0_s0 (
    .Q(read[0]),
    .D(data_uart_Z[0]),
    .CLK(clk_PSRAM),
    .CE(n2479_5) 
);
defparam read_0_s0.INIT=1'b0;
  DFFR quad_start_mcu_s0 (
    .Q(quad_start_mcu),
    .D(n309_5),
    .CLK(clk_PSRAM),
    .RESET(quad_start_mcu_7) 
);
defparam quad_start_mcu_s0.INIT=1'b0;
  DFFSE led_rgb_0_s2 (
    .Q(led_rgb_d[0]),
    .D(n1054_13),
    .CLK(clk_PSRAM),
    .CE(process_2_9),
    .SET(GND) 
);
defparam led_rgb_0_s2.INIT=1'b1;
  DFFSE led_rgb_1_s2 (
    .Q(led_rgb_d[1]),
    .D(n1053_17),
    .CLK(clk_PSRAM),
    .CE(process_2_9),
    .SET(GND) 
);
defparam led_rgb_1_s2.INIT=1'b1;
  DFFSE led_rgb_2_s3 (
    .Q(led_rgb_d[2]),
    .D(n1052_13),
    .CLK(clk_PSRAM),
    .CE(process_2_9),
    .SET(GND) 
);
defparam led_rgb_2_s3.INIT=1'b1;
  DFFE read_write_1_s1 (
    .Q(read_write[1]),
    .D(n1050_70),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam read_write_1_s1.INIT=1'b0;
  DFFE read_write_0_s1 (
    .Q(read_write[0]),
    .D(n1047_186),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam read_write_0_s1.INIT=1'b0;
  DFFE address_22_s1 (
    .Q(address[22]),
    .D(n320_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_22_s1.INIT=1'b0;
  DFFE address_21_s1 (
    .Q(address[21]),
    .D(n321_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_21_s1.INIT=1'b0;
  DFFE address_20_s1 (
    .Q(address[20]),
    .D(n322_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_20_s1.INIT=1'b0;
  DFFE address_19_s1 (
    .Q(address[19]),
    .D(n323_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_19_s1.INIT=1'b0;
  DFFE address_18_s1 (
    .Q(address[18]),
    .D(n324_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_18_s1.INIT=1'b0;
  DFFE address_17_s1 (
    .Q(address[17]),
    .D(n325_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_17_s1.INIT=1'b0;
  DFFE address_16_s1 (
    .Q(address[16]),
    .D(n326_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_16_s1.INIT=1'b0;
  DFFE address_15_s1 (
    .Q(address[15]),
    .D(n327_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_15_s1.INIT=1'b0;
  DFFE address_14_s1 (
    .Q(address[14]),
    .D(n328_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_14_s1.INIT=1'b0;
  DFFE address_13_s1 (
    .Q(address[13]),
    .D(n329_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_13_s1.INIT=1'b0;
  DFFE address_12_s1 (
    .Q(address[12]),
    .D(n330_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_12_s1.INIT=1'b0;
  DFFE address_11_s1 (
    .Q(address[11]),
    .D(n331_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_11_s1.INIT=1'b0;
  DFFE address_10_s1 (
    .Q(address[10]),
    .D(n332_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_10_s1.INIT=1'b0;
  DFFE address_9_s1 (
    .Q(address[9]),
    .D(n333_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_9_s1.INIT=1'b0;
  DFFE address_8_s1 (
    .Q(address[8]),
    .D(n334_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_8_s1.INIT=1'b0;
  DFFE address_7_s1 (
    .Q(address[7]),
    .D(n335_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_7_s1.INIT=1'b0;
  DFFE address_6_s1 (
    .Q(address[6]),
    .D(n336_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_6_s1.INIT=1'b0;
  DFFE address_5_s1 (
    .Q(address[5]),
    .D(n337_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_5_s1.INIT=1'b0;
  DFFE address_4_s1 (
    .Q(address[4]),
    .D(n338_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_4_s1.INIT=1'b0;
  DFFE address_3_s1 (
    .Q(address[3]),
    .D(n339_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_3_s1.INIT=1'b0;
  DFFE address_2_s1 (
    .Q(address[2]),
    .D(n340_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_2_s1.INIT=1'b0;
  DFFE address_1_s1 (
    .Q(address[1]),
    .D(n341_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_1_s1.INIT=1'b0;
  DFFR next_step_s1 (
    .Q(next_step),
    .D(ended),
    .CLK(clk_PSRAM),
    .RESET(prev_ended) 
);
  DFF wait_uart_s6 (
    .Q(wait_uart),
    .D(n1350_20),
    .CLK(clk_PSRAM) 
);
defparam wait_uart_s6.INIT=1'b0;
  ALU n612_s44 (
    .SUM(n612_45_SUM),
    .COUT(n612_48),
    .I0(VCC),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n612_s44.ALU_MODE=1;
  ALU n612_s45 (
    .SUM(n612_46_SUM),
    .COUT(n612_50),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n612_48) 
);
defparam n612_s45.ALU_MODE=1;
  ALU n612_s46 (
    .SUM(n612_47_SUM),
    .COUT(n612_52),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n612_50) 
);
defparam n612_s46.ALU_MODE=1;
  ALU n612_s47 (
    .SUM(n612_48_SUM),
    .COUT(n612_54),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n612_52) 
);
defparam n612_s47.ALU_MODE=1;
  ALU n612_s48 (
    .SUM(n612_49_SUM),
    .COUT(n612_56),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n612_54) 
);
defparam n612_s48.ALU_MODE=1;
  ALU n612_s49 (
    .SUM(n612_50_SUM),
    .COUT(n612_58),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n612_56) 
);
defparam n612_s49.ALU_MODE=1;
  ALU n612_s50 (
    .SUM(n612_51_SUM),
    .COUT(n612_60),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n612_58) 
);
defparam n612_s50.ALU_MODE=1;
  ALU n612_s51 (
    .SUM(n612_52_SUM),
    .COUT(n612_62),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n612_60) 
);
defparam n612_s51.ALU_MODE=1;
  ALU n612_s52 (
    .SUM(n612_53_SUM),
    .COUT(n612_64),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n612_62) 
);
defparam n612_s52.ALU_MODE=1;
  ALU n612_s53 (
    .SUM(n612_54_SUM),
    .COUT(n612_66),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n612_64) 
);
defparam n612_s53.ALU_MODE=1;
  ALU n612_s54 (
    .SUM(n612_55_SUM),
    .COUT(n612_68),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n612_66) 
);
defparam n612_s54.ALU_MODE=1;
  ALU n612_s55 (
    .SUM(n612_56_SUM),
    .COUT(n612_70),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n612_68) 
);
defparam n612_s55.ALU_MODE=1;
  ALU n612_s56 (
    .SUM(n612_57_SUM),
    .COUT(n612_72),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n612_70) 
);
defparam n612_s56.ALU_MODE=1;
  ALU n612_s57 (
    .SUM(n612_58_SUM),
    .COUT(n612_74),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n612_72) 
);
defparam n612_s57.ALU_MODE=1;
  ALU n612_s58 (
    .SUM(n612_59_SUM),
    .COUT(n612_76),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n612_74) 
);
defparam n612_s58.ALU_MODE=1;
  ALU n612_s59 (
    .SUM(n612_60_SUM),
    .COUT(n612_78),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n612_76) 
);
defparam n612_s59.ALU_MODE=1;
  ALU n612_s60 (
    .SUM(n612_61_SUM),
    .COUT(n612_80),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n612_78) 
);
defparam n612_s60.ALU_MODE=1;
  ALU n612_s61 (
    .SUM(n612_62_SUM),
    .COUT(n612_82),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n612_80) 
);
defparam n612_s61.ALU_MODE=1;
  ALU n612_s62 (
    .SUM(n612_63_SUM),
    .COUT(n612_84),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n612_82) 
);
defparam n612_s62.ALU_MODE=1;
  ALU n612_s63 (
    .SUM(n612_64_SUM),
    .COUT(n612_86),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n612_84) 
);
defparam n612_s63.ALU_MODE=1;
  ALU n612_s64 (
    .SUM(n612_65_SUM),
    .COUT(n612_88),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n612_86) 
);
defparam n612_s64.ALU_MODE=1;
  ALU n613_s44 (
    .SUM(n613_45_SUM),
    .COUT(n613_48),
    .I0(VCC),
    .I1(samples_after_Z[0]),
    .I3(GND),
    .CIN(i_minus_i_pivot_reg[0]) 
);
defparam n613_s44.ALU_MODE=1;
  ALU n613_s45 (
    .SUM(n613_46_SUM),
    .COUT(n613_50),
    .I0(i_minus_i_pivot_reg[1]),
    .I1(samples_after_Z[1]),
    .I3(GND),
    .CIN(n613_48) 
);
defparam n613_s45.ALU_MODE=1;
  ALU n613_s46 (
    .SUM(n613_47_SUM),
    .COUT(n613_52),
    .I0(i_minus_i_pivot_reg[2]),
    .I1(samples_after_Z[2]),
    .I3(GND),
    .CIN(n613_50) 
);
defparam n613_s46.ALU_MODE=1;
  ALU n613_s47 (
    .SUM(n613_48_SUM),
    .COUT(n613_54),
    .I0(i_minus_i_pivot_reg[3]),
    .I1(samples_after_Z[3]),
    .I3(GND),
    .CIN(n613_52) 
);
defparam n613_s47.ALU_MODE=1;
  ALU n613_s48 (
    .SUM(n613_49_SUM),
    .COUT(n613_56),
    .I0(i_minus_i_pivot_reg[4]),
    .I1(samples_after_Z[4]),
    .I3(GND),
    .CIN(n613_54) 
);
defparam n613_s48.ALU_MODE=1;
  ALU n613_s49 (
    .SUM(n613_50_SUM),
    .COUT(n613_58),
    .I0(i_minus_i_pivot_reg[5]),
    .I1(samples_after_Z[5]),
    .I3(GND),
    .CIN(n613_56) 
);
defparam n613_s49.ALU_MODE=1;
  ALU n613_s50 (
    .SUM(n613_51_SUM),
    .COUT(n613_60),
    .I0(i_minus_i_pivot_reg[6]),
    .I1(samples_after_Z[6]),
    .I3(GND),
    .CIN(n613_58) 
);
defparam n613_s50.ALU_MODE=1;
  ALU n613_s51 (
    .SUM(n613_52_SUM),
    .COUT(n613_62),
    .I0(i_minus_i_pivot_reg[7]),
    .I1(samples_after_Z[7]),
    .I3(GND),
    .CIN(n613_60) 
);
defparam n613_s51.ALU_MODE=1;
  ALU n613_s52 (
    .SUM(n613_53_SUM),
    .COUT(n613_64),
    .I0(i_minus_i_pivot_reg[8]),
    .I1(samples_after_Z[8]),
    .I3(GND),
    .CIN(n613_62) 
);
defparam n613_s52.ALU_MODE=1;
  ALU n613_s53 (
    .SUM(n613_54_SUM),
    .COUT(n613_66),
    .I0(i_minus_i_pivot_reg[9]),
    .I1(samples_after_Z[9]),
    .I3(GND),
    .CIN(n613_64) 
);
defparam n613_s53.ALU_MODE=1;
  ALU n613_s54 (
    .SUM(n613_55_SUM),
    .COUT(n613_68),
    .I0(i_minus_i_pivot_reg[10]),
    .I1(samples_after_Z[10]),
    .I3(GND),
    .CIN(n613_66) 
);
defparam n613_s54.ALU_MODE=1;
  ALU n613_s55 (
    .SUM(n613_56_SUM),
    .COUT(n613_70),
    .I0(i_minus_i_pivot_reg[11]),
    .I1(samples_after_Z[11]),
    .I3(GND),
    .CIN(n613_68) 
);
defparam n613_s55.ALU_MODE=1;
  ALU n613_s56 (
    .SUM(n613_57_SUM),
    .COUT(n613_72),
    .I0(i_minus_i_pivot_reg[12]),
    .I1(samples_after_Z[12]),
    .I3(GND),
    .CIN(n613_70) 
);
defparam n613_s56.ALU_MODE=1;
  ALU n613_s57 (
    .SUM(n613_58_SUM),
    .COUT(n613_74),
    .I0(i_minus_i_pivot_reg[13]),
    .I1(samples_after_Z[13]),
    .I3(GND),
    .CIN(n613_72) 
);
defparam n613_s57.ALU_MODE=1;
  ALU n613_s58 (
    .SUM(n613_59_SUM),
    .COUT(n613_76),
    .I0(i_minus_i_pivot_reg[14]),
    .I1(samples_after_Z[14]),
    .I3(GND),
    .CIN(n613_74) 
);
defparam n613_s58.ALU_MODE=1;
  ALU n613_s59 (
    .SUM(n613_60_SUM),
    .COUT(n613_78),
    .I0(i_minus_i_pivot_reg[15]),
    .I1(samples_after_Z[15]),
    .I3(GND),
    .CIN(n613_76) 
);
defparam n613_s59.ALU_MODE=1;
  ALU n613_s60 (
    .SUM(n613_61_SUM),
    .COUT(n613_80),
    .I0(i_minus_i_pivot_reg[16]),
    .I1(samples_after_Z[16]),
    .I3(GND),
    .CIN(n613_78) 
);
defparam n613_s60.ALU_MODE=1;
  ALU n613_s61 (
    .SUM(n613_62_SUM),
    .COUT(n613_82),
    .I0(i_minus_i_pivot_reg[17]),
    .I1(samples_after_Z[17]),
    .I3(GND),
    .CIN(n613_80) 
);
defparam n613_s61.ALU_MODE=1;
  ALU n613_s62 (
    .SUM(n613_63_SUM),
    .COUT(n613_84),
    .I0(i_minus_i_pivot_reg[18]),
    .I1(samples_after_Z[18]),
    .I3(GND),
    .CIN(n613_82) 
);
defparam n613_s62.ALU_MODE=1;
  ALU n613_s63 (
    .SUM(n613_64_SUM),
    .COUT(n613_86),
    .I0(i_minus_i_pivot_reg[19]),
    .I1(samples_after_Z[19]),
    .I3(GND),
    .CIN(n613_84) 
);
defparam n613_s63.ALU_MODE=1;
  ALU n613_s64 (
    .SUM(n613_65_SUM),
    .COUT(n613_88),
    .I0(i_minus_i_pivot_reg[20]),
    .I1(samples_after_Z[20]),
    .I3(GND),
    .CIN(n613_86) 
);
defparam n613_s64.ALU_MODE=1;
  ALU n613_s65 (
    .SUM(n613_66_SUM),
    .COUT(n613_90),
    .I0(i_minus_i_pivot_reg[21]),
    .I1(samples_after_Z[21]),
    .I3(GND),
    .CIN(n613_88) 
);
defparam n613_s65.ALU_MODE=1;
  ALU n615_s44 (
    .SUM(n615_45_SUM),
    .COUT(n615_48),
    .I0(VCC),
    .I1(samples_after_adjusted[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n615_s44.ALU_MODE=1;
  ALU n615_s45 (
    .SUM(n615_46_SUM),
    .COUT(n615_50),
    .I0(i[1]),
    .I1(samples_after_adjusted[1]),
    .I3(GND),
    .CIN(n615_48) 
);
defparam n615_s45.ALU_MODE=1;
  ALU n615_s46 (
    .SUM(n615_47_SUM),
    .COUT(n615_52),
    .I0(i[2]),
    .I1(samples_after_adjusted[2]),
    .I3(GND),
    .CIN(n615_50) 
);
defparam n615_s46.ALU_MODE=1;
  ALU n615_s47 (
    .SUM(n615_48_SUM),
    .COUT(n615_54),
    .I0(i[3]),
    .I1(samples_after_adjusted[3]),
    .I3(GND),
    .CIN(n615_52) 
);
defparam n615_s47.ALU_MODE=1;
  ALU n615_s48 (
    .SUM(n615_49_SUM),
    .COUT(n615_56),
    .I0(i[4]),
    .I1(samples_after_adjusted[4]),
    .I3(GND),
    .CIN(n615_54) 
);
defparam n615_s48.ALU_MODE=1;
  ALU n615_s49 (
    .SUM(n615_50_SUM),
    .COUT(n615_58),
    .I0(i[5]),
    .I1(samples_after_adjusted[5]),
    .I3(GND),
    .CIN(n615_56) 
);
defparam n615_s49.ALU_MODE=1;
  ALU n615_s50 (
    .SUM(n615_51_SUM),
    .COUT(n615_60),
    .I0(i[6]),
    .I1(samples_after_adjusted[6]),
    .I3(GND),
    .CIN(n615_58) 
);
defparam n615_s50.ALU_MODE=1;
  ALU n615_s51 (
    .SUM(n615_52_SUM),
    .COUT(n615_62),
    .I0(i[7]),
    .I1(samples_after_adjusted[7]),
    .I3(GND),
    .CIN(n615_60) 
);
defparam n615_s51.ALU_MODE=1;
  ALU n615_s52 (
    .SUM(n615_53_SUM),
    .COUT(n615_64),
    .I0(i[8]),
    .I1(samples_after_adjusted[8]),
    .I3(GND),
    .CIN(n615_62) 
);
defparam n615_s52.ALU_MODE=1;
  ALU n615_s53 (
    .SUM(n615_54_SUM),
    .COUT(n615_66),
    .I0(i[9]),
    .I1(samples_after_adjusted[9]),
    .I3(GND),
    .CIN(n615_64) 
);
defparam n615_s53.ALU_MODE=1;
  ALU n615_s54 (
    .SUM(n615_55_SUM),
    .COUT(n615_68),
    .I0(i[10]),
    .I1(samples_after_adjusted[10]),
    .I3(GND),
    .CIN(n615_66) 
);
defparam n615_s54.ALU_MODE=1;
  ALU n615_s55 (
    .SUM(n615_56_SUM),
    .COUT(n615_70),
    .I0(i[11]),
    .I1(samples_after_adjusted[11]),
    .I3(GND),
    .CIN(n615_68) 
);
defparam n615_s55.ALU_MODE=1;
  ALU n615_s56 (
    .SUM(n615_57_SUM),
    .COUT(n615_72),
    .I0(i[12]),
    .I1(samples_after_adjusted[12]),
    .I3(GND),
    .CIN(n615_70) 
);
defparam n615_s56.ALU_MODE=1;
  ALU n615_s57 (
    .SUM(n615_58_SUM),
    .COUT(n615_74),
    .I0(i[13]),
    .I1(samples_after_adjusted[13]),
    .I3(GND),
    .CIN(n615_72) 
);
defparam n615_s57.ALU_MODE=1;
  ALU n615_s58 (
    .SUM(n615_59_SUM),
    .COUT(n615_76),
    .I0(i[14]),
    .I1(samples_after_adjusted[14]),
    .I3(GND),
    .CIN(n615_74) 
);
defparam n615_s58.ALU_MODE=1;
  ALU n615_s59 (
    .SUM(n615_60_SUM),
    .COUT(n615_78),
    .I0(i[15]),
    .I1(samples_after_adjusted[15]),
    .I3(GND),
    .CIN(n615_76) 
);
defparam n615_s59.ALU_MODE=1;
  ALU n615_s60 (
    .SUM(n615_61_SUM),
    .COUT(n615_80),
    .I0(i[16]),
    .I1(samples_after_adjusted[16]),
    .I3(GND),
    .CIN(n615_78) 
);
defparam n615_s60.ALU_MODE=1;
  ALU n615_s61 (
    .SUM(n615_62_SUM),
    .COUT(n615_82),
    .I0(i[17]),
    .I1(samples_after_adjusted[17]),
    .I3(GND),
    .CIN(n615_80) 
);
defparam n615_s61.ALU_MODE=1;
  ALU n615_s62 (
    .SUM(n615_63_SUM),
    .COUT(n615_84),
    .I0(i[18]),
    .I1(samples_after_adjusted[18]),
    .I3(GND),
    .CIN(n615_82) 
);
defparam n615_s62.ALU_MODE=1;
  ALU n615_s63 (
    .SUM(n615_64_SUM),
    .COUT(n615_86),
    .I0(i[19]),
    .I1(samples_after_adjusted[19]),
    .I3(GND),
    .CIN(n615_84) 
);
defparam n615_s63.ALU_MODE=1;
  ALU n615_s64 (
    .SUM(n615_65_SUM),
    .COUT(n615_88),
    .I0(i[20]),
    .I1(samples_after_adjusted[20]),
    .I3(GND),
    .CIN(n615_86) 
);
defparam n615_s64.ALU_MODE=1;
  ALU n615_s65 (
    .SUM(n615_66_SUM),
    .COUT(n615_90),
    .I0(i[21]),
    .I1(samples_after_adjusted[21]),
    .I3(GND),
    .CIN(n615_88) 
);
defparam n615_s65.ALU_MODE=1;
  ALU i_minus_i_pivot_0_s (
    .SUM(i_minus_i_pivot[0]),
    .COUT(i_minus_i_pivot_0_3),
    .I0(i[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam i_minus_i_pivot_0_s.ALU_MODE=1;
  ALU i_minus_i_pivot_1_s (
    .SUM(i_minus_i_pivot[1]),
    .COUT(i_minus_i_pivot_1_3),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(i_minus_i_pivot_0_3) 
);
defparam i_minus_i_pivot_1_s.ALU_MODE=1;
  ALU i_minus_i_pivot_2_s (
    .SUM(i_minus_i_pivot[2]),
    .COUT(i_minus_i_pivot_2_3),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(i_minus_i_pivot_1_3) 
);
defparam i_minus_i_pivot_2_s.ALU_MODE=1;
  ALU i_minus_i_pivot_3_s (
    .SUM(i_minus_i_pivot[3]),
    .COUT(i_minus_i_pivot_3_3),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(i_minus_i_pivot_2_3) 
);
defparam i_minus_i_pivot_3_s.ALU_MODE=1;
  ALU i_minus_i_pivot_4_s (
    .SUM(i_minus_i_pivot[4]),
    .COUT(i_minus_i_pivot_4_3),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(i_minus_i_pivot_3_3) 
);
defparam i_minus_i_pivot_4_s.ALU_MODE=1;
  ALU i_minus_i_pivot_5_s (
    .SUM(i_minus_i_pivot[5]),
    .COUT(i_minus_i_pivot_5_3),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(i_minus_i_pivot_4_3) 
);
defparam i_minus_i_pivot_5_s.ALU_MODE=1;
  ALU i_minus_i_pivot_6_s (
    .SUM(i_minus_i_pivot[6]),
    .COUT(i_minus_i_pivot_6_3),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(i_minus_i_pivot_5_3) 
);
defparam i_minus_i_pivot_6_s.ALU_MODE=1;
  ALU i_minus_i_pivot_7_s (
    .SUM(i_minus_i_pivot[7]),
    .COUT(i_minus_i_pivot_7_3),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(i_minus_i_pivot_6_3) 
);
defparam i_minus_i_pivot_7_s.ALU_MODE=1;
  ALU i_minus_i_pivot_8_s (
    .SUM(i_minus_i_pivot[8]),
    .COUT(i_minus_i_pivot_8_3),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(i_minus_i_pivot_7_3) 
);
defparam i_minus_i_pivot_8_s.ALU_MODE=1;
  ALU i_minus_i_pivot_9_s (
    .SUM(i_minus_i_pivot[9]),
    .COUT(i_minus_i_pivot_9_3),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(i_minus_i_pivot_8_3) 
);
defparam i_minus_i_pivot_9_s.ALU_MODE=1;
  ALU i_minus_i_pivot_10_s (
    .SUM(i_minus_i_pivot[10]),
    .COUT(i_minus_i_pivot_10_3),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(i_minus_i_pivot_9_3) 
);
defparam i_minus_i_pivot_10_s.ALU_MODE=1;
  ALU i_minus_i_pivot_11_s (
    .SUM(i_minus_i_pivot[11]),
    .COUT(i_minus_i_pivot_11_3),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(i_minus_i_pivot_10_3) 
);
defparam i_minus_i_pivot_11_s.ALU_MODE=1;
  ALU i_minus_i_pivot_12_s (
    .SUM(i_minus_i_pivot[12]),
    .COUT(i_minus_i_pivot_12_3),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(i_minus_i_pivot_11_3) 
);
defparam i_minus_i_pivot_12_s.ALU_MODE=1;
  ALU i_minus_i_pivot_13_s (
    .SUM(i_minus_i_pivot[13]),
    .COUT(i_minus_i_pivot_13_3),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(i_minus_i_pivot_12_3) 
);
defparam i_minus_i_pivot_13_s.ALU_MODE=1;
  ALU i_minus_i_pivot_14_s (
    .SUM(i_minus_i_pivot[14]),
    .COUT(i_minus_i_pivot_14_3),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(i_minus_i_pivot_13_3) 
);
defparam i_minus_i_pivot_14_s.ALU_MODE=1;
  ALU i_minus_i_pivot_15_s (
    .SUM(i_minus_i_pivot[15]),
    .COUT(i_minus_i_pivot_15_3),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(i_minus_i_pivot_14_3) 
);
defparam i_minus_i_pivot_15_s.ALU_MODE=1;
  ALU i_minus_i_pivot_16_s (
    .SUM(i_minus_i_pivot[16]),
    .COUT(i_minus_i_pivot_16_3),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(i_minus_i_pivot_15_3) 
);
defparam i_minus_i_pivot_16_s.ALU_MODE=1;
  ALU i_minus_i_pivot_17_s (
    .SUM(i_minus_i_pivot[17]),
    .COUT(i_minus_i_pivot_17_3),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(i_minus_i_pivot_16_3) 
);
defparam i_minus_i_pivot_17_s.ALU_MODE=1;
  ALU i_minus_i_pivot_18_s (
    .SUM(i_minus_i_pivot[18]),
    .COUT(i_minus_i_pivot_18_3),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(i_minus_i_pivot_17_3) 
);
defparam i_minus_i_pivot_18_s.ALU_MODE=1;
  ALU i_minus_i_pivot_19_s (
    .SUM(i_minus_i_pivot[19]),
    .COUT(i_minus_i_pivot_19_3),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(i_minus_i_pivot_18_3) 
);
defparam i_minus_i_pivot_19_s.ALU_MODE=1;
  ALU i_minus_i_pivot_20_s (
    .SUM(i_minus_i_pivot[20]),
    .COUT(i_minus_i_pivot_20_3),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(i_minus_i_pivot_19_3) 
);
defparam i_minus_i_pivot_20_s.ALU_MODE=1;
  ALU i_minus_i_pivot_21_s (
    .SUM(i_minus_i_pivot[21]),
    .COUT(i_minus_i_pivot_21_0_COUT),
    .I0(i[21]),
    .I1(i_pivot[21]),
    .I3(GND),
    .CIN(i_minus_i_pivot_20_3) 
);
defparam i_minus_i_pivot_21_s.ALU_MODE=1;
  ALU n404_s (
    .SUM(n404_2),
    .COUT(n404_3),
    .I0(i[0]),
    .I1(samples_before_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n404_s.ALU_MODE=1;
  ALU n403_s (
    .SUM(n403_2),
    .COUT(n403_3),
    .I0(i[1]),
    .I1(samples_before_Z[1]),
    .I3(GND),
    .CIN(n404_3) 
);
defparam n403_s.ALU_MODE=1;
  ALU n402_s (
    .SUM(n402_2),
    .COUT(n402_3),
    .I0(i[2]),
    .I1(samples_before_Z[2]),
    .I3(GND),
    .CIN(n403_3) 
);
defparam n402_s.ALU_MODE=1;
  ALU n401_s (
    .SUM(n401_2),
    .COUT(n401_3),
    .I0(i[3]),
    .I1(samples_before_Z[3]),
    .I3(GND),
    .CIN(n402_3) 
);
defparam n401_s.ALU_MODE=1;
  ALU n400_s (
    .SUM(n400_2),
    .COUT(n400_3),
    .I0(i[4]),
    .I1(samples_before_Z[4]),
    .I3(GND),
    .CIN(n401_3) 
);
defparam n400_s.ALU_MODE=1;
  ALU n399_s (
    .SUM(n399_2),
    .COUT(n399_3),
    .I0(i[5]),
    .I1(samples_before_Z[5]),
    .I3(GND),
    .CIN(n400_3) 
);
defparam n399_s.ALU_MODE=1;
  ALU n398_s (
    .SUM(n398_2),
    .COUT(n398_3),
    .I0(i[6]),
    .I1(samples_before_Z[6]),
    .I3(GND),
    .CIN(n399_3) 
);
defparam n398_s.ALU_MODE=1;
  ALU n397_s (
    .SUM(n397_2),
    .COUT(n397_3),
    .I0(i[7]),
    .I1(samples_before_Z[7]),
    .I3(GND),
    .CIN(n398_3) 
);
defparam n397_s.ALU_MODE=1;
  ALU n396_s (
    .SUM(n396_2),
    .COUT(n396_3),
    .I0(i[8]),
    .I1(samples_before_Z[8]),
    .I3(GND),
    .CIN(n397_3) 
);
defparam n396_s.ALU_MODE=1;
  ALU n395_s (
    .SUM(n395_2),
    .COUT(n395_3),
    .I0(i[9]),
    .I1(samples_before_Z[9]),
    .I3(GND),
    .CIN(n396_3) 
);
defparam n395_s.ALU_MODE=1;
  ALU n394_s (
    .SUM(n394_2),
    .COUT(n394_3),
    .I0(i[10]),
    .I1(samples_before_Z[10]),
    .I3(GND),
    .CIN(n395_3) 
);
defparam n394_s.ALU_MODE=1;
  ALU n393_s (
    .SUM(n393_2),
    .COUT(n393_3),
    .I0(i[11]),
    .I1(samples_before_Z[11]),
    .I3(GND),
    .CIN(n394_3) 
);
defparam n393_s.ALU_MODE=1;
  ALU n392_s (
    .SUM(n392_2),
    .COUT(n392_3),
    .I0(i[12]),
    .I1(samples_before_Z[12]),
    .I3(GND),
    .CIN(n393_3) 
);
defparam n392_s.ALU_MODE=1;
  ALU n391_s (
    .SUM(n391_2),
    .COUT(n391_3),
    .I0(i[13]),
    .I1(samples_before_Z[13]),
    .I3(GND),
    .CIN(n392_3) 
);
defparam n391_s.ALU_MODE=1;
  ALU n390_s (
    .SUM(n390_2),
    .COUT(n390_3),
    .I0(i[14]),
    .I1(samples_before_Z[14]),
    .I3(GND),
    .CIN(n391_3) 
);
defparam n390_s.ALU_MODE=1;
  ALU n389_s (
    .SUM(n389_2),
    .COUT(n389_3),
    .I0(i[15]),
    .I1(samples_before_Z[15]),
    .I3(GND),
    .CIN(n390_3) 
);
defparam n389_s.ALU_MODE=1;
  ALU n388_s (
    .SUM(n388_2),
    .COUT(n388_3),
    .I0(i[16]),
    .I1(samples_before_Z[16]),
    .I3(GND),
    .CIN(n389_3) 
);
defparam n388_s.ALU_MODE=1;
  ALU n387_s (
    .SUM(n387_2),
    .COUT(n387_3),
    .I0(i[17]),
    .I1(samples_before_Z[17]),
    .I3(GND),
    .CIN(n388_3) 
);
defparam n387_s.ALU_MODE=1;
  ALU n386_s (
    .SUM(n386_2),
    .COUT(n386_3),
    .I0(i[18]),
    .I1(samples_before_Z[18]),
    .I3(GND),
    .CIN(n387_3) 
);
defparam n386_s.ALU_MODE=1;
  ALU n385_s (
    .SUM(n385_2),
    .COUT(n385_3),
    .I0(i[19]),
    .I1(samples_before_Z[19]),
    .I3(GND),
    .CIN(n386_3) 
);
defparam n385_s.ALU_MODE=1;
  ALU n384_s (
    .SUM(n384_2),
    .COUT(n384_3),
    .I0(i[20]),
    .I1(samples_before_Z[20]),
    .I3(GND),
    .CIN(n385_3) 
);
defparam n384_s.ALU_MODE=1;
  ALU n383_s (
    .SUM(n383_2),
    .COUT(n383_0_COUT),
    .I0(i[21]),
    .I1(samples_before_Z[21]),
    .I3(GND),
    .CIN(n384_3) 
);
defparam n383_s.ALU_MODE=1;
  ALU n609_s (
    .SUM(n609_2),
    .COUT(n609_3),
    .I0(samples_after_Z[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n609_s.ALU_MODE=0;
  ALU n608_s (
    .SUM(n608_2),
    .COUT(n608_3),
    .I0(samples_after_Z[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n609_3) 
);
defparam n608_s.ALU_MODE=0;
  ALU n607_s (
    .SUM(n607_2),
    .COUT(n607_3),
    .I0(samples_after_Z[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n608_3) 
);
defparam n607_s.ALU_MODE=0;
  ALU n606_s (
    .SUM(n606_2),
    .COUT(n606_3),
    .I0(samples_after_Z[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n607_3) 
);
defparam n606_s.ALU_MODE=0;
  ALU n605_s (
    .SUM(n605_2),
    .COUT(n605_3),
    .I0(samples_after_Z[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n606_3) 
);
defparam n605_s.ALU_MODE=0;
  ALU n604_s (
    .SUM(n604_2),
    .COUT(n604_3),
    .I0(samples_after_Z[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n605_3) 
);
defparam n604_s.ALU_MODE=0;
  ALU n603_s (
    .SUM(n603_2),
    .COUT(n603_3),
    .I0(samples_after_Z[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n604_3) 
);
defparam n603_s.ALU_MODE=0;
  ALU n602_s (
    .SUM(n602_2),
    .COUT(n602_3),
    .I0(samples_after_Z[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n603_3) 
);
defparam n602_s.ALU_MODE=0;
  ALU n601_s (
    .SUM(n601_2),
    .COUT(n601_3),
    .I0(samples_after_Z[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n602_3) 
);
defparam n601_s.ALU_MODE=0;
  ALU n600_s (
    .SUM(n600_2),
    .COUT(n600_3),
    .I0(samples_after_Z[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n601_3) 
);
defparam n600_s.ALU_MODE=0;
  ALU n599_s (
    .SUM(n599_2),
    .COUT(n599_3),
    .I0(samples_after_Z[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n600_3) 
);
defparam n599_s.ALU_MODE=0;
  ALU n598_s (
    .SUM(n598_2),
    .COUT(n598_3),
    .I0(samples_after_Z[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n599_3) 
);
defparam n598_s.ALU_MODE=0;
  ALU n597_s (
    .SUM(n597_2),
    .COUT(n597_3),
    .I0(samples_after_Z[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n598_3) 
);
defparam n597_s.ALU_MODE=0;
  ALU n596_s (
    .SUM(n596_2),
    .COUT(n596_3),
    .I0(samples_after_Z[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n597_3) 
);
defparam n596_s.ALU_MODE=0;
  ALU n595_s (
    .SUM(n595_2),
    .COUT(n595_3),
    .I0(samples_after_Z[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n596_3) 
);
defparam n595_s.ALU_MODE=0;
  ALU n594_s (
    .SUM(n594_2),
    .COUT(n594_3),
    .I0(samples_after_Z[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n595_3) 
);
defparam n594_s.ALU_MODE=0;
  ALU n593_s (
    .SUM(n593_2),
    .COUT(n593_3),
    .I0(samples_after_Z[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n594_3) 
);
defparam n593_s.ALU_MODE=0;
  ALU n592_s (
    .SUM(n592_2),
    .COUT(n592_3),
    .I0(samples_after_Z[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n593_3) 
);
defparam n592_s.ALU_MODE=0;
  ALU n591_s (
    .SUM(n591_2),
    .COUT(n591_3),
    .I0(samples_after_Z[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n592_3) 
);
defparam n591_s.ALU_MODE=0;
  ALU n590_s (
    .SUM(n590_2),
    .COUT(n590_3),
    .I0(samples_after_Z[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n591_3) 
);
defparam n590_s.ALU_MODE=0;
  ALU n589_s (
    .SUM(n589_2),
    .COUT(n589_3),
    .I0(samples_after_Z[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n590_3) 
);
defparam n589_s.ALU_MODE=0;
  ALU n588_s (
    .SUM(n588_2),
    .COUT(n588_0_COUT),
    .I0(samples_after_Z[21]),
    .I1(i_pivot[21]),
    .I3(GND),
    .CIN(n589_3) 
);
defparam n588_s.ALU_MODE=0;
  INV n311_s2 (
    .O(n311_5),
    .I(d_flag_acq) 
);
  INV start_acquisition_s3 (
    .O(start_acquisition_7),
    .I(flag_acq_Z) 
);
  INV n1008_s6 (
    .O(n1008_11),
    .I(wait_uart) 
);
  INV n309_s2 (
    .O(n309_5),
    .I(d_com_start) 
);
  INV quad_start_mcu_s3 (
    .O(quad_start_mcu_7),
    .I(com_start) 
);
  gowin_rpll clk2 (
    .sys_clk_d(sys_clk_d),
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d)
);
  psram initialize (
    .clk_PSRAM(clk_PSRAM),
    .quad_start_mcu(quad_start_mcu),
    .burst_mode(burst_mode),
    .stop_acquisition(stop_acquisition),
    .BRAM_empty_Z(BRAM_empty_Z),
    .address(address[22:1]),
    .data_in_1(data_in_1[15:0]),
    .mem_sio_1_in(mem_sio_1_in[3:0]),
    .read_write(read_write[1:0]),
    .data_in_2(data_in_2[15:0]),
    .mem_sio_2_in(mem_sio_2_in[3:0]),
    .data_in_3(data_in_3[15:0]),
    .mem_sio_3_in(mem_sio_3_in[3:0]),
    .qpi_on_Z(qpi_on_Z),
    .mem_clk_enabled_d(mem_clk_enabled_d),
    .acq_rd_Z(acq_rd_Z),
    .next_write_Z(next_write_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .mem_sio_0_5(mem_sio_0_5),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .n29_8(n29_8),
    .mem_sio_0_5_6(mem_sio_0_5_16),
    .n28_6_7(n28_6_17),
    .n27_6_8(n27_6_18),
    .n26_6_9(n26_6_19),
    .n29_8_10(n29_8_20),
    .mem_sio_0_5_11(mem_sio_0_5_21),
    .n28_6_12(n28_6_22),
    .n27_6_13(n27_6_23),
    .n26_6_14(n26_6_24),
    .n29_8_15(n29_8_25),
    .data_out_1(data_out_1[15:0]),
    .data_out_2(data_out_2[15:0]),
    .data_out_3(data_out_3[15:0])
);
  uart UART1 (
    .uart_rx_d(uart_rx_d),
    .clk_PSRAM(clk_PSRAM),
    .send_uart(send_uart),
    .read(read[15:0]),
    .flag_acq_Z(flag_acq_Z),
    .UART_finished(UART_finished),
    .uart_tx_d(uart_tx_d),
    .trigger_Z(trigger_Z[7:0]),
    .samples_after_Z(samples_after_Z[21:0]),
    .samples_before_Z(samples_before_Z[21:0])
);
  Post_Process BRAM_pp (
    .BRAM_wr(BRAM_wr),
    .clk_PSRAM(clk_PSRAM),
    .BRAM_rd(BRAM_rd),
    .begin_PP(begin_PP),
    .end_PP(end_PP),
    .data_in_0(data_in[0]),
    .data_in_1(data_in[1]),
    .data_in_2(data_in[2]),
    .data_in_3(data_in[3]),
    .data_in_4(data_in[4]),
    .data_in_5(data_in[5]),
    .data_in_6(data_in[6]),
    .data_in_7(data_in[7]),
    .data_in_8(data_in[8]),
    .data_in_9(data_in[9]),
    .data_in_10(data_in[10]),
    .data_in_11(data_in[11]),
    .data_in_16(data_in[16]),
    .data_in_17(data_in[17]),
    .data_in_18(data_in[18]),
    .data_in_19(data_in[19]),
    .data_in_20(data_in[20]),
    .data_in_21(data_in[21]),
    .data_in_22(data_in[22]),
    .data_in_23(data_in[23]),
    .data_in_24(data_in[24]),
    .data_in_25(data_in[25]),
    .data_in_26(data_in[26]),
    .data_in_27(data_in[27]),
    .data_in_32(data_in[32]),
    .data_in_33(data_in[33]),
    .data_in_34(data_in[34]),
    .data_in_35(data_in[35]),
    .data_in_36(data_in[36]),
    .data_in_37(data_in[37]),
    .data_in_38(data_in[38]),
    .data_in_39(data_in[39]),
    .data_in_40(data_in[40]),
    .data_in_41(data_in[41]),
    .data_in_42(data_in[42]),
    .data_in_43(data_in[43]),
    .data_in_48(data_in[48]),
    .data_in_49(data_in[49]),
    .data_in_50(data_in[50]),
    .data_in_51(data_in[51]),
    .data_in_52(data_in[52]),
    .data_in_53(data_in[53]),
    .data_in_54(data_in[54]),
    .data_in_55(data_in[55]),
    .data_in_56(data_in[56]),
    .data_in_57(data_in[57]),
    .data_in_58(data_in[58]),
    .data_in_59(data_in[59]),
    .ended_Z(ended_Z),
    .write_read_4(write_read_4),
    .data_uart_Z(data_uart_Z[15:0])
);
  adc_module ADC_submodule (
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d),
    .adc_enable(adc_enable),
    .stop_acquisition(stop_acquisition),
    .process(process[1:0]),
    .acq_wr(acq_wr),
    .n68_6(n68_6)
);
  acquisition BRAM_acq (
    .acq_rd_Z(acq_rd_Z),
    .clk_PSRAM(clk_PSRAM),
    .adc_enable(adc_enable),
    .n68_6(n68_6),
    .acq_wr(acq_wr),
    .n1047_186(n1047_186),
    .stop_acquisition(stop_acquisition),
    .BRAM_empty_Z(BRAM_empty_Z),
    .data_in_1(data_in_1[15:0]),
    .data_in_2(data_in_2[15:0]),
    .data_in_3(data_in_3[15:0])
);
  sync_debouncer debuttonA (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
