HASH_FLAGS_CPU	,	V_58
DIV_ROUND_UP	,	F_20
"Couldn't acquire a slave DMA channel.\n"	,	L_8
of_match_device	,	F_98
HASH_FLAGS_SHA1	,	V_31
writel_relaxed	,	F_4
HASH_FLAGS_MD5	,	V_29
"Algo %d : %d failed\n"	,	L_16
preg	,	V_139
dev	,	V_46
len	,	V_101
stm32_hash_register_algs	,	F_93
DMA_MEM_TO_DEV	,	V_69
"Init HASH done HW ver %x DMA mode %u\n"	,	L_24
"Cannot get IRQ resource\n"	,	L_19
dma_map_sg	,	F_37
ahash_request	,	V_112
for_each_sg	,	F_46
HASH_DCIE	,	V_44
ctx	,	V_17
sg_pcopy_to_buffer	,	F_47
HASH_FLAGS_OUTPUT_READY	,	V_124
wait_for_completion_interruptible_timeout	,	F_29
"in"	,	L_7
stm32_hash_update_req	,	F_57
"DMA Error %i\n"	,	L_5
crypto_engine	,	V_129
DMA_COMPLETE	,	V_80
HASH_LONG_KEY	,	V_41
HASH_FLAGS_DMA_ACTIVE	,	V_77
HASH_DMA_THRESHOLD	,	V_83
size	,	V_159
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_94
HASH_DIN	,	V_20
stm32_hash_final_req	,	F_58
stm32_hash_hw_init	,	F_65
reset_control_deassert	,	F_114
stm32_hash	,	V_110
HASH_OP_FINAL	,	V_133
tfm	,	V_14
dma_submit_error	,	F_27
of_node	,	V_166
HASH_SR_BUSY	,	V_8
ahash_request_ctx	,	F_12
GFP_KERNEL	,	V_143
phys_base	,	V_92
dst_maxburst	,	V_97
device	,	V_162
EINPROGRESS	,	V_22
crypto_ahash	,	V_13
rctx	,	V_24
stm32_hash_get_of_match	,	F_97
"sha256"	,	L_15
IRQ_NONE	,	V_154
pdata	,	V_156
HASH_BUFLEN	,	V_118
dma_async_is_tx_complete	,	F_31
result	,	V_123
stm32_hash_prepare_req	,	F_68
"sha1"	,	L_13
of_property_read_u32	,	F_99
rst	,	V_176
min	,	F_15
stm32_hash_final	,	F_73
sg	,	V_51
EBUSY	,	V_99
stm32_hash_set_nblw	,	F_7
key	,	V_19
stm32_hash_dma_aligned_data	,	F_54
HASH_SR_OUTPUT_READY	,	V_152
scatterlist	,	V_63
"dma_map_sg error\n"	,	L_6
devm_ioremap_resource	,	F_103
u8	,	T_3
err_engine_start	,	V_182
HASH_FLAGS_SHA224	,	V_33
stm32_hash_dma_send	,	F_44
i	,	V_103
irq	,	V_148
HASH_CR_ALGO_SHA1	,	V_32
j	,	V_155
nents	,	V_106
HASH_FLAGS_FINUP	,	V_62
buf	,	V_53
dst_addr_width	,	V_93
HASH_MAX_KEY_SIZE	,	V_145
IRQ_WAKE_THREAD	,	V_153
stm32_hash_irq_handler	,	F_92
HASH_CR_MODE	,	V_40
stm32_hash_xmit_dma	,	F_22
stm32_hash_request_ctx	,	V_23
dma_release_channel	,	F_42
stm32_hash_dma_callback	,	V_75
dma_mode	,	V_84
IRQF_ONESHOT	,	V_174
HASH_FLAGS_INIT	,	V_27
platform_device	,	V_168
crypto_engine_start	,	F_120
HASH_FLAGS_SHA256	,	V_35
stm32_hash_cra_init	,	F_86
scatterwalk_map_and_copy	,	F_18
stm32_hash_cra_sha224_init	,	F_89
dev_dbg	,	F_13
HASH_FLAGS_DMA_READY	,	V_82
reinit_completion	,	F_25
stm32_hash_update	,	F_72
SHA1_DIGEST_SIZE	,	V_115
sg_is_last	,	F_16
SHA256_DIGEST_SIZE	,	V_117
stm32_hash_probe	,	F_100
crypto_tfm_ctx	,	F_71
stm32_hash_cra_sha1_init	,	F_88
hw_context	,	V_141
reg	,	V_10
dst_addr	,	V_91
dmaengine_submit	,	F_26
finish	,	V_150
crypto_transfer_hash_request_to_engine	,	F_67
hdev	,	V_2
platform_get_irq	,	F_106
reset_control_assert	,	F_112
req	,	V_15
ret	,	V_135
res	,	V_171
dmaengine_prep_slave_sg	,	F_23
HASH_OP_UPDATE	,	V_132
count	,	V_47
dma_slave_config	,	V_88
list	,	V_177
algs_info	,	V_158
ETIMEDOUT	,	V_59
dma_async_tx_descriptor	,	V_65
readl_relaxed	,	F_2
callback_param	,	V_76
stm32_hash_setkey	,	F_82
final	,	V_54
platform_get_resource	,	F_102
HASH_CSR	,	F_79
algs_list	,	V_160
err_algs	,	V_161
"sha224"	,	L_14
stm32_hash_finup	,	F_74
stm32_hash_finish	,	F_62
device_fc	,	V_98
crypto_ahash_reqtfm	,	F_9
HASH_CR_DATATYPE_POS	,	V_38
dev_err	,	F_24
list_del	,	F_123
HASH_CR_ALGO_MD5	,	V_30
param	,	V_81
engine	,	V_128
kmalloc	,	F_78
src_maxburst	,	V_95
dma_completion	,	V_73
of_device_id	,	V_163
HASH_CR_ALGO_SHA256	,	V_36
stm32_hash_append_sg	,	F_14
devm_clk_get	,	F_109
in_desc	,	V_66
stm32_hash_digest	,	F_75
dma_conf	,	V_89
length	,	V_9
start	,	V_173
crypto_unregister_ahash	,	F_95
spin_unlock	,	F_118
clk_disable_unprepare	,	F_124
spin_unlock_bh	,	F_53
hashsize	,	V_122
stm32_hash_cra_init_algs	,	F_83
stm32_hash_read	,	F_1
HASH_STR	,	V_11
stm32_hash_copy_hash	,	F_59
stm32_hash_dma_init	,	F_39
algs_hmac_name	,	V_147
data_type	,	V_37
stm32_hash_write_ctrl	,	F_11
crypto_tfm	,	V_146
base	,	V_134
ENOMEM	,	V_72
keylen	,	V_18
io_base	,	V_4
dev_info	,	F_121
stm32_hash_import	,	F_80
devm_request_threaded_irq	,	F_107
"failed to enable hash clock (%d)\n"	,	L_22
stm32_hash_remove	,	F_125
len32	,	V_55
tmp	,	V_109
HASH_STR_NBLW_MASK	,	V_12
buflen	,	V_49
lock	,	V_111
dev_list	,	V_178
DMA_TO_DEVICE	,	V_87
HASH_CR	,	V_45
dma_request_slave_channel	,	F_40
HASH_CR_LKEY	,	V_42
clk	,	V_175
cookie	,	V_67
in	,	V_144
algs_info_size	,	V_157
stm32_hash_update_cpu	,	F_21
HASH_SR_DATA_INPUT_READY	,	V_140
stm32_hash_xmit_cpu	,	F_19
be32_to_cpu	,	F_60
crypto_ahash_ctx	,	F_10
IRQ_HANDLED	,	V_151
HASH_FLAGS_HMAC_KEY	,	V_60
HASH_FLAGS_ERRORS	,	V_127
"failed to get clock for hash (%lu)\n"	,	L_21
"Write Control %x\n"	,	L_1
__func__	,	V_57
dma_unmap_sg	,	F_38
HASH_CR_DMAA	,	V_108
digcnt	,	V_113
HASH_CR_ALGO_SHA224	,	V_34
HASH_CR_DMAE	,	V_79
hash	,	V_120
crypto_ahash_set_reqsize	,	F_84
status	,	V_6
ENODEV	,	V_130
err2	,	V_137
stm32_hash_export	,	F_76
err1	,	V_136
"DMA mode not available\n"	,	L_23
kfree	,	F_81
flags	,	V_26
SHA224_DIGEST_SIZE	,	V_116
"no compatible OF match\n"	,	L_17
HASH_FLAGS_ALGO_MASK	,	V_28
list_add_tail	,	F_117
init_completion	,	F_43
out	,	V_138
HASH_FLAGS_HMAC	,	V_39
ALIGN	,	F_36
stm32_hash_dev	,	V_1
mdma	,	V_64
digest	,	V_121
"processing new req, op: %lu, nbytes %d\n"	,	L_11
ncp	,	V_102
HASH_VER	,	V_184
clk_prepare_enable	,	F_110
sg_next	,	F_17
stm32_hash_ctx	,	V_16
stm32_hash_enqueue	,	F_70
crypto_ahash_digestsize	,	F_56
err	,	V_61
crypto_register_ahash	,	F_94
HASH_SR	,	V_7
EINVAL	,	V_107
stm32_hash_cra_md5_init	,	F_87
HASH_IMR	,	V_43
stm32_hash_init	,	F_55
HASH_CSR_REGISTER_NUMBER	,	V_142
dma_lch	,	V_68
udelay	,	F_113
complete	,	F_33
data	,	V_167
"dmaengine_prep_slave error\n"	,	L_4
sg_nents	,	F_45
stm32_hash_irq_thread	,	F_91
size_t	,	T_2
pdev	,	V_169
"md5"	,	L_12
u32	,	T_1
HASH_STR_DCAL	,	V_21
"%s Flags %lx\n"	,	L_10
buffer	,	V_52
HASH_CR_INIT	,	V_25
err_engine	,	V_179
HASH_FLAGS_FINAL	,	V_56
stm32_hash_finish_req	,	F_63
stm32_hash_wait_busy	,	F_5
readl_relaxed_poll_timeout	,	F_6
stm32_hash_handle_queue	,	F_66
offset	,	V_3
dma_cookie_t	,	T_4
dma_async_issue_pending	,	F_28
resource	,	V_170
__crypto_ahash_cast	,	F_85
PTR_ERR	,	F_105
HASH_FLAGS_HMAC_FINAL	,	V_126
prepare_hash_request	,	V_180
DMA_PREP_INTERRUPT	,	V_70
"Cannot grab IRQ\n"	,	L_20
HASH_FLAGS_HMAC_INIT	,	V_125
list_for_each_entry	,	F_52
stm32_hash_one_request	,	F_69
platform_set_drvdata	,	F_115
devm_kzalloc	,	F_101
hash_one_request	,	V_181
stm32_hash_hmac_dma_send	,	F_34
platform_get_drvdata	,	F_126
crypto_engine_alloc_init	,	F_119
HASH_CR_MDMAT	,	V_78
tsg	,	V_100
dma_ct	,	V_86
bufcnt	,	V_48
devm_reset_control_get	,	F_111
msecs_to_jiffies	,	F_30
total	,	V_50
IS_ALIGNED	,	F_48
dmaengine_slave_config	,	F_41
stm32_hash_find_dev	,	F_50
dma_maxburst	,	V_96
spin_lock	,	F_116
"%s: length: %d, final: %x len32 %i\n"	,	L_2
DMA_CTRL_ACK	,	V_71
IORESOURCE_MEM	,	V_172
value	,	V_5
HASH_HWCFGR	,	V_183
"Couldn't configure DMA slave.\n"	,	L_9
direction	,	V_90
stm32_hash_unregister_algs	,	F_96
sg_key	,	V_85
op	,	V_131
dev_name	,	F_108
stm32_hash_of_match	,	V_165
crypto_engine_exit	,	F_122
src	,	V_104
irqreturn_t	,	T_5
match	,	V_164
stm32_hash_write_key	,	F_8
nbytes	,	V_105
stm32_hash_cra_sha256_init	,	F_90
dev_id	,	V_149
dmaengine_terminate_all	,	F_32
sg_init_one	,	F_35
writesl	,	F_49
MD5_DIGEST_SIZE	,	V_114
"dma-maxburst"	,	L_18
HASH_HREG	,	F_61
crypto_finalize_hash_request	,	F_64
callback	,	V_74
"%s flags %lx\n"	,	L_3
HASH_DATA_8_BITS	,	V_119
stm32_hash_write	,	F_3
spin_lock_bh	,	F_51
cpu_relax	,	F_77
IS_ERR	,	F_104
