#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar 22 14:40:14 2024
# Process ID: 36856
# Current directory: C:/Users/OmkarRPrabhu/Lab09
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48452 C:\Users\OmkarRPrabhu\Lab09\Lab09.xpr
# Log file: C:/Users/OmkarRPrabhu/Lab09/vivado.log
# Journal file: C:/Users/OmkarRPrabhu/Lab09\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/OmkarRPrabhu/Lab09/Lab09.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/OmkarRPrabhu/Downloads/Lab09' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'; using path 'C:/Users/OmkarRPrabhu/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1140.125 ; gain = 503.898
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dual_Port_Register_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dual_Port_Register_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmkarRPrabhu/Lab09/Lab09.srcs/sources_1/new/Dual_Port_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmkarRPrabhu/Lab09/Lab09.srcs/sim_1/new/Dual_Port_Register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
"xelab -wto 91710bd88a1445e8991333da7a4adc50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dual_Port_Register_tb_behav xil_defaultlib.Dual_Port_Register_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91710bd88a1445e8991333da7a4adc50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dual_Port_Register_tb_behav xil_defaultlib.Dual_Port_Register_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dual_Port_Register
Compiling module xil_defaultlib.Dual_Port_Register_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dual_Port_Register_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim/xsim.dir/Dual_Port_Register_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 22 14:43:15 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dual_Port_Register_tb_behav -key {Behavioral:sim_1:Functional:Dual_Port_Register_tb} -tclbatch {Dual_Port_Register_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Dual_Port_Register_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/OmkarRPrabhu/Lab09/Lab09.srcs/sim_1/new/Dual_Port_Register_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dual_Port_Register_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1200.621 ; gain = 38.660
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dual_Port_Register_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dual_Port_Register_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
"xelab -wto 91710bd88a1445e8991333da7a4adc50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dual_Port_Register_tb_behav xil_defaultlib.Dual_Port_Register_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91710bd88a1445e8991333da7a4adc50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dual_Port_Register_tb_behav xil_defaultlib.Dual_Port_Register_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 80 ns : File "C:/Users/OmkarRPrabhu/Lab09/Lab09.srcs/sim_1/new/Dual_Port_Register_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1201.277 ; gain = 0.656
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dual_Port_Register_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dual_Port_Register_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OmkarRPrabhu/Lab09/Lab09.sim/sim_1/behav/xsim'
"xelab -wto 91710bd88a1445e8991333da7a4adc50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dual_Port_Register_tb_behav xil_defaultlib.Dual_Port_Register_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91710bd88a1445e8991333da7a4adc50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dual_Port_Register_tb_behav xil_defaultlib.Dual_Port_Register_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 80 ns : File "C:/Users/OmkarRPrabhu/Lab09/Lab09.srcs/sim_1/new/Dual_Port_Register_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 14:48:52 2024...
