Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 26 20:37:24 2023
| Host         : LAPTOP-7DFI8QQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/an_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1081 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.133        0.000                      0                 3284        0.038        0.000                      0                 3284        2.633        0.000                       0                  1421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
cpu_clk_inst/inst/fpga_clk  {0.000 5.000}        10.000          100.000         
  clkfbout_cpu_clk          {0.000 25.000}       50.000          20.000          
  cpu_clk_cpu_clk           {0.000 25.000}       50.000          20.000          
  upg_clk_cpu_clk           {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpu_clk_inst/inst/fpga_clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpu_clk                                                                                                                                                            2.633        0.000                       0                     3  
  cpu_clk_cpu_clk                 1.133        0.000                      0                 2853        0.136        0.000                      0                 2853       24.500        0.000                       0                  1245  
  upg_clk_cpu_clk                94.652        0.000                      0                  301        0.038        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
upg_clk_cpu_clk  cpu_clk_cpu_clk       15.641        0.000                      0                  656        1.208        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  upg_clk_cpu_clk    cpu_clk_cpu_clk         45.110        0.000                      0                    2        1.087        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_inst/inst/fpga_clk
  To Clock:  cpu_clk_inst/inst/fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_inst/inst/fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_clk_inst/inst/fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5   cpu_clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 6.251ns (29.037%)  route 15.277ns (70.963%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 23.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.845    16.928    ProgramROM_inst/mWrite
    New           SLICE_X49Y20                                                      r  ProgramROM_inst/RAM_inst_i_79/I0
    New           SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.119    17.047 r  ProgramROM_inst/RAM_inst_i_79/O
                                       net (fo=1, routed)           1.040    18.087    ProgramROM_inst/RAM_inst_i_79_n_0
    Placement     SLICE_X43Y23                                                      r  ProgramROM_inst/RAM_inst_i_54/I0
    Routing       SLICE_X43Y23         LUT2 (Prop_lut2_I0_O)        0.357    18.444 r  ProgramROM_inst/RAM_inst_i_54/O
                                       net (fo=1, routed)           0.569    19.013    ProgramROM_inst/write_data[27]
    Routing       SLICE_X46Y24                                                      r  ProgramROM_inst/RAM_inst_i_21/I3
    Routing       SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.324    19.337 r  ProgramROM_inst/RAM_inst_i_21/O
                                       net (fo=4, routed)           0.825    20.161    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[4]
    Routing       RAMB36_X1Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          0.824    23.014    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    22.437    
                                       clock uncertainty           -0.202    22.235    
                  RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                                   -0.941    21.294    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.294    
                                       arrival time                         -20.161    
  ---------------------------------------------------------------------------------
                                       slack                                  1.133    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.506ns  (logic 6.250ns (29.062%)  route 15.256ns (70.938%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 23.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.860    16.944    ProgramROM_inst/mWrite
    New           SLICE_X42Y25                                                      r  ProgramROM_inst/RAM_inst_i_77/I0
    New           SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.117    17.061 r  ProgramROM_inst/RAM_inst_i_77/O
                                       net (fo=1, routed)           0.844    17.905    ProgramROM_inst/RAM_inst_i_77_n_0
    Placement     SLICE_X43Y23                                                      r  ProgramROM_inst/RAM_inst_i_52/I0
    Routing       SLICE_X43Y23         LUT2 (Prop_lut2_I0_O)        0.361    18.266 r  ProgramROM_inst/RAM_inst_i_52/O
                                       net (fo=1, routed)           0.565    18.830    ProgramROM_inst/write_data[29]
    Routing       SLICE_X45Y23                                                      r  ProgramROM_inst/RAM_inst_i_19/I3
    Routing       SLICE_X45Y23         LUT4 (Prop_lut4_I3_O)        0.321    19.151 r  ProgramROM_inst/RAM_inst_i_19/O
                                       net (fo=4, routed)           0.988    20.139    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[6]
    Routing       RAMB36_X1Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          0.824    23.014    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    22.437    
                                       clock uncertainty           -0.202    22.235    
                  RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                                   -0.939    21.296    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.296    
                                       arrival time                         -20.139    
  ---------------------------------------------------------------------------------
                                       slack                                  1.157    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.440ns  (logic 6.251ns (29.156%)  route 15.189ns (70.844%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 23.013 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.845    16.928    ProgramROM_inst/mWrite
    New           SLICE_X49Y20                                                      r  ProgramROM_inst/RAM_inst_i_79/I0
    New           SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.119    17.047 r  ProgramROM_inst/RAM_inst_i_79/O
                                       net (fo=1, routed)           1.040    18.087    ProgramROM_inst/RAM_inst_i_79_n_0
    Placement     SLICE_X43Y23                                                      r  ProgramROM_inst/RAM_inst_i_54/I0
    Routing       SLICE_X43Y23         LUT2 (Prop_lut2_I0_O)        0.357    18.444 r  ProgramROM_inst/RAM_inst_i_54/O
                                       net (fo=1, routed)           0.569    19.013    ProgramROM_inst/write_data[27]
    Routing       SLICE_X46Y24                                                      r  ProgramROM_inst/RAM_inst_i_21/I3
    Routing       SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.324    19.337 r  ProgramROM_inst/RAM_inst_i_21/O
                                       net (fo=4, routed)           0.736    20.073    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[4]
    Routing       RAMB36_X1Y4          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          0.823    23.013    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y4          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    22.437    
                                       clock uncertainty           -0.202    22.235    
                  RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                                   -0.941    21.294    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.294    
                                       arrival time                         -20.073    
  ---------------------------------------------------------------------------------
                                       slack                                  1.221    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 6.019ns (27.168%)  route 16.136ns (72.832%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 23.528 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.679    16.763    ProgramROM_inst/mWrite
    Moved         SLICE_X45Y23                                                      r  ProgramROM_inst/data[0]_i_3/I0
    Moved         SLICE_X45Y23         LUT2 (Prop_lut2_I0_O)        0.124    16.887 r  ProgramROM_inst/data[0]_i_3/O
                                       net (fo=32, routed)          1.138    18.025    decoder/register_reg[27][0]_1
    Moved         SLICE_X50Y31                                                      r  decoder/RAM_inst_i_67/I1
    Moved         SLICE_X50Y31         LUT2 (Prop_lut2_I1_O)        0.116    18.141 f  decoder/RAM_inst_i_67/O
                                       net (fo=6, routed)           0.732    18.873    decoder/data[15]_i_7_n_0
    Placement     SLICE_X41Y33                                                      f  decoder/RAM_inst_i_34/I3
    Routing       SLICE_X41Y33         LUT4 (Prop_lut4_I3_O)        0.328    19.201 r  decoder/RAM_inst_i_34/O
                                       net (fo=4, routed)           1.587    20.788    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    Routing       RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.338    23.528    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    22.952    
                                       clock uncertainty           -0.202    22.750    
                  RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                                   -0.737    22.013    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         22.013    
                                       arrival time                         -20.788    
  ---------------------------------------------------------------------------------
                                       slack                                  1.225    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        22.174ns  (logic 6.051ns (27.288%)  route 16.123ns (72.712%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 23.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.837    16.921    ProgramROM_inst/mWrite
    Routing       SLICE_X41Y22                                                      r  ProgramROM_inst/RAM_inst_i_86/I0
    Placement     SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.118    17.039 r  ProgramROM_inst/RAM_inst_i_86/O
                                       net (fo=1, routed)           1.095    18.134    ProgramROM_inst/RAM_inst_i_86_n_0
    Placement     SLICE_X34Y26                                                      r  ProgramROM_inst/RAM_inst_i_61/I0
    Routing       SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.326    18.460 r  ProgramROM_inst/RAM_inst_i_61/O
                                       net (fo=1, routed)           0.689    19.150    ProgramROM_inst/write_data[20]
    Routing       SLICE_X34Y26                                                      r  ProgramROM_inst/RAM_inst_i_28/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.156    19.306 r  ProgramROM_inst/RAM_inst_i_28/O
                                       net (fo=4, routed)           1.502    20.808    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[6]
    Routing       RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.600    23.790    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    23.214    
                                       clock uncertainty           -0.202    23.012    
                  RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                                   -0.968    22.044    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         22.044    
                                       arrival time                         -20.808    
  ---------------------------------------------------------------------------------
                                       slack                                  1.236    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.897ns  (logic 6.051ns (27.634%)  route 15.846ns (72.366%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 23.528 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.837    16.921    ProgramROM_inst/mWrite
    Routing       SLICE_X41Y22                                                      r  ProgramROM_inst/RAM_inst_i_86/I0
    Placement     SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.118    17.039 r  ProgramROM_inst/RAM_inst_i_86/O
                                       net (fo=1, routed)           1.095    18.134    ProgramROM_inst/RAM_inst_i_86_n_0
    Placement     SLICE_X34Y26                                                      r  ProgramROM_inst/RAM_inst_i_61/I0
    Routing       SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.326    18.460 r  ProgramROM_inst/RAM_inst_i_61/O
                                       net (fo=1, routed)           0.689    19.150    ProgramROM_inst/write_data[20]
    Routing       SLICE_X34Y26                                                      r  ProgramROM_inst/RAM_inst_i_28/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.156    19.306 r  ProgramROM_inst/RAM_inst_i_28/O
                                       net (fo=4, routed)           1.225    20.530    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[6]
    Routing       RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.338    23.528    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    22.952    
                                       clock uncertainty           -0.202    22.750    
                  RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                                   -0.968    21.782    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.782    
                                       arrival time                         -20.530    
  ---------------------------------------------------------------------------------
                                       slack                                  1.252    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.700ns  (logic 6.251ns (28.807%)  route 15.449ns (71.193%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 23.384 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.845    16.928    ProgramROM_inst/mWrite
    New           SLICE_X49Y20                                                      r  ProgramROM_inst/RAM_inst_i_79/I0
    New           SLICE_X49Y20         LUT2 (Prop_lut2_I0_O)        0.119    17.047 r  ProgramROM_inst/RAM_inst_i_79/O
                                       net (fo=1, routed)           1.040    18.087    ProgramROM_inst/RAM_inst_i_79_n_0
    Placement     SLICE_X43Y23                                                      r  ProgramROM_inst/RAM_inst_i_54/I0
    Routing       SLICE_X43Y23         LUT2 (Prop_lut2_I0_O)        0.357    18.444 r  ProgramROM_inst/RAM_inst_i_54/O
                                       net (fo=1, routed)           0.569    19.013    ProgramROM_inst/write_data[27]
    Routing       SLICE_X46Y24                                                      r  ProgramROM_inst/RAM_inst_i_21/I3
    Routing       SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.324    19.337 r  ProgramROM_inst/RAM_inst_i_21/O
                                       net (fo=4, routed)           0.996    20.333    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[4]
    Routing       RAMB36_X2Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.193    23.384    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    22.807    
                                       clock uncertainty           -0.202    22.605    
                  RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                                   -0.941    21.664    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.664    
                                       arrival time                         -20.333    
  ---------------------------------------------------------------------------------
                                       slack                                  1.331    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        21.913ns  (logic 6.051ns (27.613%)  route 15.862ns (72.387%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 23.625 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.837    16.921    ProgramROM_inst/mWrite
    Routing       SLICE_X41Y22                                                      r  ProgramROM_inst/RAM_inst_i_86/I0
    Placement     SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.118    17.039 r  ProgramROM_inst/RAM_inst_i_86/O
                                       net (fo=1, routed)           1.095    18.134    ProgramROM_inst/RAM_inst_i_86_n_0
    Placement     SLICE_X34Y26                                                      r  ProgramROM_inst/RAM_inst_i_61/I0
    Routing       SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.326    18.460 r  ProgramROM_inst/RAM_inst_i_61/O
                                       net (fo=1, routed)           0.689    19.150    ProgramROM_inst/write_data[20]
    Routing       SLICE_X34Y26                                                      r  ProgramROM_inst/RAM_inst_i_28/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.156    19.306 r  ProgramROM_inst/RAM_inst_i_28/O
                                       net (fo=4, routed)           1.241    20.547    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[6]
    Routing       RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.434    23.625    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    23.048    
                                       clock uncertainty           -0.202    22.846    
                  RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                                   -0.968    21.878    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.878    
                                       arrival time                         -20.547    
  ---------------------------------------------------------------------------------
                                       slack                                  1.331    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        22.133ns  (logic 6.051ns (27.339%)  route 16.082ns (72.661%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.139ns = ( 23.861 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.837    16.921    ProgramROM_inst/mWrite
    Routing       SLICE_X41Y22                                                      r  ProgramROM_inst/RAM_inst_i_86/I0
    Placement     SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.118    17.039 r  ProgramROM_inst/RAM_inst_i_86/O
                                       net (fo=1, routed)           1.095    18.134    ProgramROM_inst/RAM_inst_i_86_n_0
    Placement     SLICE_X34Y26                                                      r  ProgramROM_inst/RAM_inst_i_61/I0
    Routing       SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.326    18.460 r  ProgramROM_inst/RAM_inst_i_61/O
                                       net (fo=1, routed)           0.689    19.150    ProgramROM_inst/write_data[20]
    Routing       SLICE_X34Y26                                                      r  ProgramROM_inst/RAM_inst_i_28/I3
    Routing       SLICE_X34Y26         LUT4 (Prop_lut4_I3_O)        0.156    19.306 r  ProgramROM_inst/RAM_inst_i_28/O
                                       net (fo=4, routed)           1.461    20.767    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[6]
    Routing       RAMB36_X0Y7          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.671    23.861    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y7          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    23.284    
                                       clock uncertainty           -0.202    23.082    
                  RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                                   -0.968    22.114    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         22.114    
                                       arrival time                         -20.767    
  ---------------------------------------------------------------------------------
                                       slack                                  1.347    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        22.086ns  (logic 6.105ns (27.643%)  route 15.981ns (72.357%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 23.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.660    -5.572    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        2.225    -3.251    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    -3.099 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          1.733    -1.367    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y2          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                                    2.656     1.289 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                                       net (fo=1, routed)           1.283     2.573    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[3]
    Routing       SLICE_X8Y16                                                       r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/I0
    Routing       SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.697 r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                                       net (fo=258, routed)         2.417     5.114    decoder/douta[3]
    Moved         SLICE_X51Y23                                                      r  decoder/RAM_inst_i_226/I2
    Moved         SLICE_X51Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.238 f  decoder/RAM_inst_i_226/O
                                       net (fo=1, routed)           0.517     5.755    decoder/RAM_inst_i_226_n_0
    Moved         SLICE_X50Y23                                                      f  decoder/RAM_inst_i_122/I1
    Moved         SLICE_X50Y23         MUXF7 (Prop_muxf7_I1_O)      0.371     6.126 f  decoder/RAM_inst_i_122/O
                                       net (fo=2, routed)           0.473     6.599    decoder/RAM_inst_i_122_n_0
    Moved         SLICE_X50Y21                                                      f  decoder/register_reg[0][30]_i_30/I0
    Moved         SLICE_X50Y21         MUXF8 (Prop_muxf8_I0_O)      0.637     7.236 f  decoder/register_reg[0][30]_i_30/O
                                       net (fo=1, routed)           0.548     7.784    ProgramROM_inst/register_reg[3][14]
    Placement     SLICE_X51Y19                                                      f  ProgramROM_inst/register[0][30]_i_18/I4
    Routing       SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.319     8.103 f  ProgramROM_inst/register[0][30]_i_18/O
                                       net (fo=18, routed)          1.181     9.284    decoder/register_reg[19][14]_0
    Placement     SLICE_X42Y14                                                      f  decoder/register[0][14]_i_23/I0
    Placement     SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.148     9.432 f  decoder/register[0][14]_i_23/O
                                       net (fo=1, routed)           0.834    10.266    decoder/register[0][14]_i_23_n_0
    Moved         SLICE_X42Y13                                                      f  decoder/register[0][14]_i_22/I5
    Moved         SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.328    10.594 r  decoder/register[0][14]_i_22/O
                                       net (fo=1, routed)           0.591    11.186    decoder/register[0][14]_i_22_n_0
    Placement     SLICE_X42Y12                                                      r  decoder/register[0][14]_i_17/I3
    Routing       SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.310 f  decoder/register[0][14]_i_17/O
                                       net (fo=3, routed)           0.623    11.932    ProgramROM_inst/register_reg[27][3]
    Routing       SLICE_X46Y9                                                       f  ProgramROM_inst/register[0][14]_i_12/I5
    Routing       SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.056 f  ProgramROM_inst/register[0][14]_i_12/O
                                       net (fo=2, routed)           0.644    12.700    decoder/register_reg[27][1]_0
    Routing       SLICE_X47Y9                                                       f  decoder/register[0][13]_i_7/I5
    Routing       SLICE_X47Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.824 r  decoder/register[0][13]_i_7/O
                                       net (fo=1, routed)           0.899    13.723    ProgramROM_inst/register_reg[27][1]_0
    Routing       SLICE_X48Y9                                                       r  ProgramROM_inst/register[0][13]_i_4/I3
    Routing       SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.124    13.847 f  ProgramROM_inst/register[0][13]_i_4/O
                                       net (fo=3, routed)           0.717    14.565    ProgramROM_inst/ALU_result[13]
    New           SLICE_X48Y15                                                      f  ProgramROM_inst/register[0][31]_i_9/I2
    New           SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.689 f  ProgramROM_inst/register[0][31]_i_9/O
                                       net (fo=35, routed)          1.271    15.960    ProgramROM_inst/register[0][31]_i_9_n_0
    Placement     SLICE_X43Y18                                                      f  ProgramROM_inst/RAM_inst_i_49/I4
    Routing       SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.084 r  ProgramROM_inst/RAM_inst_i_49/O
                                       net (fo=18, routed)          0.679    16.763    ProgramROM_inst/mWrite
    Moved         SLICE_X45Y23                                                      r  ProgramROM_inst/data[0]_i_3/I0
    Moved         SLICE_X45Y23         LUT2 (Prop_lut2_I0_O)        0.124    16.887 r  ProgramROM_inst/data[0]_i_3/O
                                       net (fo=32, routed)          0.901    17.787    decoder/register_reg[27][0]_1
    Moved         SLICE_X42Y25                                                      r  decoder/RAM_inst_i_66/I1
    Moved         SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.149    17.936 f  decoder/RAM_inst_i_66/O
                                       net (fo=7, routed)           0.866    18.803    decoder/data[15]_i_6_n_0
    Moved         SLICE_X32Y25                                                      f  decoder/RAM_inst_i_33/I3
    Moved         SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.381    19.184 r  decoder/RAM_inst_i_33/O
                                       net (fo=4, routed)           1.535    20.719    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    Placement     RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.600    23.790    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.577    23.214    
                                       clock uncertainty           -0.202    23.012    
                  RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                                   -0.939    22.073    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         22.073    
                                       arrival time                         -20.719    
  ---------------------------------------------------------------------------------
                                       slack                                  1.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 segs_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            segs_inst/num0_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.660%)  route 0.318ns (60.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    -1.381    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.595    -0.761    segs_inst/cpu_clk
                  SLICE_X60Y48         FDRE                                         r  segs_inst/data_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.597 r  segs_inst/data_reg[1]/Q
                                       net (fo=19, routed)          0.318    -0.279    segs_inst/data_reg_n_0_[1]
    Moved         SLICE_X64Y52                                                      r  segs_inst/num0[1]_i_1/I3
    Moved         SLICE_X64Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  segs_inst/num0[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.234    segs_inst/num0[1]_i_1_n_0
    New           SLICE_X64Y52         FDPE                                         r  segs_inst/num0_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.864    -0.717    segs_inst/cpu_clk
                  SLICE_X64Y52         FDPE                                         r  segs_inst/num0_reg[1]/C
                                       clock pessimism              0.226    -0.491    
                  SLICE_X64Y52         FDPE (Hold_fdpe_C_D)         0.121    -0.370    segs_inst/num0_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.370    
                                       arrival time                          -0.234    
  ---------------------------------------------------------------------------------
                                       slack                                  0.136    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 segs_inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            segs_inst/num0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.653%)  route 0.371ns (69.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    -1.381    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.569    -0.787    segs_inst/cpu_clk
                  SLICE_X56Y48         FDRE                                         r  segs_inst/data_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.623 r  segs_inst/data_reg[0]/Q
                                       net (fo=16, routed)          0.371    -0.252    segs_inst/data_reg_n_0_[0]
    New           SLICE_X58Y52         FDCE                                         r  segs_inst/num0_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.863    -0.719    segs_inst/cpu_clk
                  SLICE_X58Y52         FDCE                                         r  segs_inst/num0_reg[0]/C
                                       clock pessimism              0.226    -0.493    
                  SLICE_X58Y52         FDCE (Hold_fdce_C_D)         0.070    -0.423    segs_inst/num0_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.423    
                                       arrival time                          -0.252    
  ---------------------------------------------------------------------------------
                                       slack                                  0.171    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 segs_inst/num7_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            segs_inst/num7_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.134%)  route 0.134ns (41.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.044ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    -1.381    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.593    -0.763    segs_inst/cpu_clk
                  SLICE_X58Y50         FDCE                                         r  segs_inst/num7_reg[1]_C/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.622 r  segs_inst/num7_reg[1]_C/Q
                                       net (fo=2, routed)           0.134    -0.488    ProgramROM_inst/num7_reg[1]_C_0
    New           SLICE_X58Y50                                                      r  ProgramROM_inst/num7[1]_C_i_1/I5
    New           SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.443 r  ProgramROM_inst/num7[1]_C_i_1/O
                                       net (fo=1, routed)           0.000    -0.443    segs_inst/num7_reg[1]_C_1
    New           SLICE_X58Y50         FDCE                                         r  segs_inst/num7_reg[1]_C/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.863    -0.719    segs_inst/cpu_clk
                  SLICE_X58Y50         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                                       clock pessimism             -0.044    -0.763    
                  SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.092    -0.671    segs_inst/num7_reg[1]_C
  ---------------------------------------------------------------------------------
                                       required time                          0.671    
                                       arrival time                          -0.443    
  ---------------------------------------------------------------------------------
                                       slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.351ns  (logic 0.257ns (73.184%)  route 0.094ns (26.817%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 24.240 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 24.198 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.554    24.198    ifetch/cpu_clk
                  SLICE_X45Y21         FDRE                                         r  ifetch/PC_reg[27]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.146    24.344 r  ifetch/PC_reg[27]/Q
                                       net (fo=1, routed)           0.094    24.438    ifetch/PC[27]
    Routing       SLICE_X47Y21                                                      r  ifetch/branch_base_addr_carry__5/S[2]
    Routing       SLICE_X47Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.111    24.549 r  ifetch/branch_base_addr_carry__5/O[2]
                                       net (fo=4, routed)           0.000    24.549    ifetch/D[27]
    Routing       SLICE_X47Y21         FDRE                                         r  ifetch/link_addr_reg[27]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.822    24.240    ifetch/cpu_clk
                  SLICE_X47Y21         FDRE                                         r  ifetch/link_addr_reg[27]/C  (IS_INVERTED)
                                       clock pessimism             -0.028    24.212    
                  SLICE_X47Y21         FDRE (Hold_fdre_C_D)         0.109    24.321    ifetch/link_addr_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                        -24.321    
                                       arrival time                          24.549    
  ---------------------------------------------------------------------------------
                                       slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.351ns  (logic 0.254ns (72.329%)  route 0.097ns (27.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 24.242 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 24.200 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.556    24.200    ifetch/cpu_clk
                  SLICE_X45Y19         FDRE                                         r  ifetch/PC_reg[20]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.146    24.346 r  ifetch/PC_reg[20]/Q
                                       net (fo=1, routed)           0.097    24.443    ifetch/PC[20]
    Routing       SLICE_X47Y19                                                      r  ifetch/branch_base_addr_carry__3/S[3]
    Routing       SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108    24.551 r  ifetch/branch_base_addr_carry__3/O[3]
                                       net (fo=4, routed)           0.000    24.551    ifetch/D[20]
    Routing       SLICE_X47Y19         FDRE                                         r  ifetch/link_addr_reg[20]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.824    24.242    ifetch/cpu_clk
                  SLICE_X47Y19         FDRE                                         r  ifetch/link_addr_reg[20]/C  (IS_INVERTED)
                                       clock pessimism             -0.028    24.214    
                  SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.109    24.323    ifetch/link_addr_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                        -24.323    
                                       arrival time                          24.551    
  ---------------------------------------------------------------------------------
                                       slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 segs_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            segs_inst/num1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.209ns (33.733%)  route 0.411ns (66.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    -1.381    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.595    -0.761    segs_inst/cpu_clk
                  SLICE_X60Y48         FDRE                                         r  segs_inst/data_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.597 r  segs_inst/data_reg[1]/Q
                                       net (fo=19, routed)          0.411    -0.186    segs_inst/data_reg_n_0_[1]
    Moved         SLICE_X64Y52                                                      r  segs_inst/num1[0]_i_1/I3
    Moved         SLICE_X64Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  segs_inst/num1[0]_i_1/O
                                       net (fo=1, routed)           0.000    -0.141    segs_inst/num1[0]_i_1_n_0
    New           SLICE_X64Y52         FDCE                                         r  segs_inst/num1_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.864    -0.717    segs_inst/cpu_clk
                  SLICE_X64Y52         FDCE                                         r  segs_inst/num1_reg[0]/C
                                       clock pessimism              0.226    -0.491    
                  SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.121    -0.370    segs_inst/num1_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.370    
                                       arrival time                          -0.141    
  ---------------------------------------------------------------------------------
                                       slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 segs_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            segs_inst/num0_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - cpu_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.559%)  route 0.414ns (66.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    -1.381    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.595    -0.761    segs_inst/cpu_clk
                  SLICE_X60Y48         FDRE                                         r  segs_inst/data_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.597 r  segs_inst/data_reg[1]/Q
                                       net (fo=19, routed)          0.414    -0.183    segs_inst/data_reg_n_0_[1]
    New           SLICE_X64Y54                                                      r  segs_inst/num0[3]_i_2/I3
    New           SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.138 r  segs_inst/num0[3]_i_2/O
                                       net (fo=1, routed)           0.000    -0.138    segs_inst/num0[3]_i_2_n_0
    New           SLICE_X64Y54         FDPE                                         r  segs_inst/num0_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.863    -0.718    segs_inst/cpu_clk
                  SLICE_X64Y54         FDPE                                         r  segs_inst/num0_reg[3]/C
                                       clock pessimism              0.226    -0.492    
                  SLICE_X64Y54         FDPE (Hold_fdpe_C_D)         0.120    -0.372    segs_inst/num0_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.372    
                                       arrival time                          -0.138    
  ---------------------------------------------------------------------------------
                                       slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.363ns  (logic 0.256ns (70.490%)  route 0.107ns (29.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 24.239 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 24.196 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.552    24.196    ifetch/cpu_clk
                  SLICE_X47Y23         FDRE                                         r  ifetch/PC_reg[30]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.146    24.342 r  ifetch/PC_reg[30]/Q
                                       net (fo=1, routed)           0.107    24.449    ifetch/PC[30]
    Routing       SLICE_X47Y22                                                      r  ifetch/branch_base_addr_carry__6/S[1]
    Routing       SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.110    24.559 r  ifetch/branch_base_addr_carry__6/O[1]
                                       net (fo=4, routed)           0.000    24.559    ifetch/branch_base_addr[30]
    Routing       SLICE_X47Y22         FDRE                                         r  ifetch/link_addr_reg[30]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.821    24.239    ifetch/cpu_clk
                  SLICE_X47Y22         FDRE                                         r  ifetch/link_addr_reg[30]/C  (IS_INVERTED)
                                       clock pessimism             -0.028    24.211    
                  SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.109    24.320    ifetch/link_addr_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                        -24.320    
                                       arrival time                          24.559    
  ---------------------------------------------------------------------------------
                                       slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.048%)  route 0.109ns (29.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 24.245 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.558    24.202    ifetch/cpu_clk
                  SLICE_X44Y17         FDRE                                         r  ifetch/PC_reg[6]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.146    24.348 r  ifetch/PC_reg[6]/Q
                                       net (fo=2, routed)           0.109    24.458    ifetch/fetch_addr[4]
    Routing       SLICE_X47Y16                                                      r  ifetch/branch_base_addr_carry__0/S[1]
    Routing       SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.110    24.568 r  ifetch/branch_base_addr_carry__0/O[1]
                                       net (fo=4, routed)           0.000    24.568    ifetch/D[6]
    Routing       SLICE_X47Y16         FDRE                                         r  ifetch/link_addr_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.827    24.245    ifetch/cpu_clk
                  SLICE_X47Y16         FDRE                                         r  ifetch/link_addr_reg[6]/C  (IS_INVERTED)
                                       clock pessimism             -0.028    24.217    
                  SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.109    24.326    ifetch/link_addr_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                        -24.326    
                                       arrival time                          24.568    
  ---------------------------------------------------------------------------------
                                       slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ifetch/link_addr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk fall@25.000ns - cpu_clk_cpu_clk fall@25.000ns)
  Data Path Delay:        0.370ns  (logic 0.257ns (69.438%)  route 0.113ns (30.562%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.028ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440    25.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.326    23.115 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.504    23.619    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.645 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.558    24.202    ifetch/cpu_clk
                  SLICE_X44Y17         FDRE                                         r  ifetch/PC_reg[11]/C  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.146    24.348 r  ifetch/PC_reg[11]/Q
                                       net (fo=2, routed)           0.113    24.461    ifetch/fetch_addr[9]
    Routing       SLICE_X47Y17                                                      r  ifetch/branch_base_addr_carry__1/S[2]
    Routing       SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.111    24.572 r  ifetch/branch_base_addr_carry__1/O[2]
                                       net (fo=4, routed)           0.000    24.572    ifetch/D[11]
    Routing       SLICE_X47Y17         FDRE                                         r  ifetch/link_addr_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481    25.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    22.840 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    23.390    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    23.419 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.826    24.244    ifetch/cpu_clk
                  SLICE_X47Y17         FDRE                                         r  ifetch/link_addr_reg[11]/C  (IS_INVERTED)
                                       clock pessimism             -0.028    24.216    
                  SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.109    24.325    ifetch/link_addr_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                        -24.325    
                                       arrival time                          24.572    
  ---------------------------------------------------------------------------------
                                       slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y0     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y0     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y1     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y3     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y3     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y2     ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y26    decoder/register_reg[30][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y26    decoder/register_reg[30][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y20    decoder/register_reg[30][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y26    decoder/register_reg[30][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y20    decoder/register_reg[31][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y23    decoder/register_reg[3][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X46Y21    decoder/register_reg[3][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X46Y21    decoder/register_reg[3][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y23    decoder/register_reg[3][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y14    decoder/register_reg[3][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y19    ifetch/PC_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y19    ifetch/PC_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y19    ifetch/PC_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y19    ifetch/PC_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y19    ifetch/PC_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y19    ifetch/PC_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y21    ifetch/PC_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y21    ifetch/PC_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y21    ifetch/PC_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X47Y19    ifetch/link_addr_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  upg_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       94.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.652ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.320ns (26.984%)  route 3.572ns (73.016%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.419    -3.499 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                                       net (fo=12, routed)          1.048    -2.451    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    Routing       SLICE_X41Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_3/I1
    Routing       SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.327    -2.124 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                                       net (fo=1, routed)           0.661    -1.463    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    Routing       SLICE_X40Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_2/I5
    Routing       SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.326    -1.137 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                                       net (fo=4, routed)           0.594    -0.542    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    Routing       SLICE_X38Y32                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/I0
    Routing       SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.418 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                                       net (fo=4, routed)           0.707     0.288    uart_inst/inst/upg_inst/uart_wen5_out
    Routing       SLICE_X38Y32                                                      r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/I0
    Routing       SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.412 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                                       net (fo=8, routed)           0.561     0.974    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    Routing       SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                                       clock pessimism             -0.483    96.057    
                                       clock uncertainty           -0.226    95.831    
                  SLICE_X40Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.626    uart_inst/inst/upg_inst/msg_indx_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         95.626    
                                       arrival time                          -0.974    
  ---------------------------------------------------------------------------------
                                       slack                                 94.652    

Slack (MET) :             94.652ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.320ns (26.984%)  route 3.572ns (73.016%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.419    -3.499 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                                       net (fo=12, routed)          1.048    -2.451    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    Routing       SLICE_X41Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_3/I1
    Routing       SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.327    -2.124 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                                       net (fo=1, routed)           0.661    -1.463    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    Routing       SLICE_X40Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_2/I5
    Routing       SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.326    -1.137 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                                       net (fo=4, routed)           0.594    -0.542    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    Routing       SLICE_X38Y32                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/I0
    Routing       SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.418 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                                       net (fo=4, routed)           0.707     0.288    uart_inst/inst/upg_inst/uart_wen5_out
    Routing       SLICE_X38Y32                                                      r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/I0
    Routing       SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.412 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                                       net (fo=8, routed)           0.561     0.974    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    Routing       SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                                       clock pessimism             -0.483    96.057    
                                       clock uncertainty           -0.226    95.831    
                  SLICE_X40Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.626    uart_inst/inst/upg_inst/msg_indx_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         95.626    
                                       arrival time                          -0.974    
  ---------------------------------------------------------------------------------
                                       slack                                 94.652    

Slack (MET) :             94.652ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.320ns (26.984%)  route 3.572ns (73.016%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.419    -3.499 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                                       net (fo=12, routed)          1.048    -2.451    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    Routing       SLICE_X41Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_3/I1
    Routing       SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.327    -2.124 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                                       net (fo=1, routed)           0.661    -1.463    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    Routing       SLICE_X40Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_2/I5
    Routing       SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.326    -1.137 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                                       net (fo=4, routed)           0.594    -0.542    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    Routing       SLICE_X38Y32                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/I0
    Routing       SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.418 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                                       net (fo=4, routed)           0.707     0.288    uart_inst/inst/upg_inst/uart_wen5_out
    Routing       SLICE_X38Y32                                                      r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/I0
    Routing       SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.412 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                                       net (fo=8, routed)           0.561     0.974    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    Routing       SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[6]/C
                                       clock pessimism             -0.483    96.057    
                                       clock uncertainty           -0.226    95.831    
                  SLICE_X40Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.626    uart_inst/inst/upg_inst/msg_indx_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         95.626    
                                       arrival time                          -0.974    
  ---------------------------------------------------------------------------------
                                       slack                                 94.652    

Slack (MET) :             94.652ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.320ns (26.984%)  route 3.572ns (73.016%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 96.540 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.419    -3.499 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                                       net (fo=12, routed)          1.048    -2.451    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    Routing       SLICE_X41Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_3/I1
    Routing       SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.327    -2.124 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                                       net (fo=1, routed)           0.661    -1.463    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    Routing       SLICE_X40Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_2/I5
    Routing       SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.326    -1.137 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                                       net (fo=4, routed)           0.594    -0.542    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    Routing       SLICE_X38Y32                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/I0
    Routing       SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.418 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                                       net (fo=4, routed)           0.707     0.288    uart_inst/inst/upg_inst/uart_wen5_out
    Routing       SLICE_X38Y32                                                      r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/I0
    Routing       SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.412 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                                       net (fo=8, routed)           0.561     0.974    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    Routing       SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.439    96.540    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y32         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[7]/C
                                       clock pessimism             -0.483    96.057    
                                       clock uncertainty           -0.226    95.831    
                  SLICE_X40Y32         FDCE (Setup_fdce_C_CE)      -0.205    95.626    uart_inst/inst/upg_inst/msg_indx_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         95.626    
                                       arrival time                          -0.974    
  ---------------------------------------------------------------------------------
                                       slack                                 94.652    

Slack (MET) :             94.659ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.320ns (27.122%)  route 3.547ns (72.878%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.419    -3.499 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                                       net (fo=12, routed)          1.048    -2.451    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    Routing       SLICE_X41Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_3/I1
    Routing       SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.327    -2.124 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                                       net (fo=1, routed)           0.661    -1.463    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    Routing       SLICE_X40Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_2/I5
    Routing       SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.326    -1.137 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                                       net (fo=4, routed)           0.594    -0.542    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    Routing       SLICE_X38Y32                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/I0
    Routing       SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.418 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                                       net (fo=4, routed)           0.698     0.280    uart_inst/inst/upg_inst/uart_wen5_out
    Routing       SLICE_X38Y31                                                      r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/I3
    Routing       SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     0.404 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                                       net (fo=7, routed)           0.545     0.949    uart_inst/inst/upg_inst/s_axi_wdata
    Routing       SLICE_X39Y31         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y31         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                                       clock pessimism             -0.497    96.039    
                                       clock uncertainty           -0.226    95.813    
                  SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    95.608    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         95.608    
                                       arrival time                          -0.949    
  ---------------------------------------------------------------------------------
                                       slack                                 94.659    

Slack (MET) :             94.659ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.320ns (27.122%)  route 3.547ns (72.878%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.419    -3.499 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                                       net (fo=12, routed)          1.048    -2.451    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    Routing       SLICE_X41Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_3/I1
    Routing       SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.327    -2.124 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                                       net (fo=1, routed)           0.661    -1.463    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    Routing       SLICE_X40Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_2/I5
    Routing       SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.326    -1.137 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                                       net (fo=4, routed)           0.594    -0.542    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    Routing       SLICE_X38Y32                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/I0
    Routing       SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.418 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                                       net (fo=4, routed)           0.698     0.280    uart_inst/inst/upg_inst/uart_wen5_out
    Routing       SLICE_X38Y31                                                      r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/I3
    Routing       SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     0.404 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                                       net (fo=7, routed)           0.545     0.949    uart_inst/inst/upg_inst/s_axi_wdata
    Routing       SLICE_X39Y31         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y31         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                                       clock pessimism             -0.497    96.039    
                                       clock uncertainty           -0.226    95.813    
                  SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    95.608    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         95.608    
                                       arrival time                          -0.949    
  ---------------------------------------------------------------------------------
                                       slack                                 94.659    

Slack (MET) :             94.703ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.320ns (27.282%)  route 3.518ns (72.718%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.419    -3.499 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                                       net (fo=12, routed)          1.048    -2.451    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    Routing       SLICE_X41Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_3/I1
    Routing       SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.327    -2.124 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                                       net (fo=1, routed)           0.661    -1.463    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    Routing       SLICE_X40Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_2/I5
    Routing       SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.326    -1.137 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                                       net (fo=4, routed)           0.594    -0.542    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    Routing       SLICE_X38Y32                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/I0
    Routing       SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.418 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                                       net (fo=4, routed)           0.698     0.280    uart_inst/inst/upg_inst/uart_wen5_out
    Routing       SLICE_X38Y31                                                      r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/I3
    Routing       SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     0.404 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                                       net (fo=7, routed)           0.517     0.920    uart_inst/inst/upg_inst/s_axi_wdata
    Routing       SLICE_X41Y30         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X41Y30         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[5]/C
                                       clock pessimism             -0.483    96.054    
                                       clock uncertainty           -0.226    95.828    
                  SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.205    95.623    uart_inst/inst/upg_inst/s_axi_wdata_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         95.623    
                                       arrival time                          -0.920    
  ---------------------------------------------------------------------------------
                                       slack                                 94.703    

Slack (MET) :             94.703ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.320ns (27.282%)  route 3.518ns (72.718%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.419    -3.499 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                                       net (fo=12, routed)          1.048    -2.451    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    Routing       SLICE_X41Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_3/I1
    Routing       SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.327    -2.124 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                                       net (fo=1, routed)           0.661    -1.463    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    Routing       SLICE_X40Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_2/I5
    Routing       SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.326    -1.137 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                                       net (fo=4, routed)           0.594    -0.542    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    Routing       SLICE_X38Y32                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/I0
    Routing       SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.418 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                                       net (fo=4, routed)           0.698     0.280    uart_inst/inst/upg_inst/uart_wen5_out
    Routing       SLICE_X38Y31                                                      r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/I3
    Routing       SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     0.404 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                                       net (fo=7, routed)           0.517     0.920    uart_inst/inst/upg_inst/s_axi_wdata
    Routing       SLICE_X41Y30         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.436    96.537    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X41Y30         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[6]/C
                                       clock pessimism             -0.483    96.054    
                                       clock uncertainty           -0.226    95.828    
                  SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.205    95.623    uart_inst/inst/upg_inst/s_axi_wdata_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         95.623    
                                       arrival time                          -0.920    
  ---------------------------------------------------------------------------------
                                       slack                                 94.703    

Slack (MET) :             94.722ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.952ns (18.899%)  route 4.085ns (81.101%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456    -3.462 r  uart_inst/inst/upg_inst/msg_indx_reg[0]/Q
                                       net (fo=32, routed)          1.491    -1.971    uart_inst/inst/upg_inst/msg_indx_reg__0[0]
    Routing       SLICE_X46Y31                                                      r  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_6/I4
    Routing       SLICE_X46Y31         LUT6 (Prop_lut6_I4_O)        0.124    -1.847 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_6/O
                                       net (fo=1, routed)           0.934    -0.912    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_6_n_0
    Routing       SLICE_X42Y31                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_5/I4
    Routing       SLICE_X42Y31         LUT6 (Prop_lut6_I4_O)        0.124    -0.788 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_5/O
                                       net (fo=1, routed)           0.853     0.065    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_5_n_0
    Routing       SLICE_X40Y31                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_3/I4
    Routing       SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.124     0.189 f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_3/O
                                       net (fo=1, routed)           0.807     0.996    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    Routing       SLICE_X39Y31                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_1/I3
    Routing       SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124     1.120 r  uart_inst/inst/upg_inst/s_axi_wdata[1]_i_1/O
                                       net (fo=1, routed)           0.000     1.120    uart_inst/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    Routing       SLICE_X39Y31         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.435    96.536    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y31         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                                       clock pessimism             -0.497    96.039    
                                       clock uncertainty           -0.226    95.813    
                  SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.029    95.842    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         95.842    
                                       arrival time                          -1.120    
  ---------------------------------------------------------------------------------
                                       slack                                 94.722    

Slack (MET) :             94.843ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_cpu_clk rise@100.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.320ns (28.094%)  route 3.378ns (71.906%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 96.538 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.918ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.558    -3.918    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X40Y33         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.419    -3.499 f  uart_inst/inst/upg_inst/msg_indx_reg[4]/Q
                                       net (fo=12, routed)          1.048    -2.451    uart_inst/inst/upg_inst/msg_indx_reg__0[4]
    Routing       SLICE_X41Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_3/I1
    Routing       SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.327    -2.124 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                                       net (fo=1, routed)           0.661    -1.463    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    Routing       SLICE_X40Y32                                                      f  uart_inst/inst/upg_inst/upg_done_o_i_2/I5
    Routing       SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.326    -1.137 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                                       net (fo=4, routed)           0.594    -0.542    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    Routing       SLICE_X38Y32                                                      f  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/I0
    Routing       SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    -0.418 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                                       net (fo=4, routed)           0.698     0.280    uart_inst/inst/upg_inst/uart_wen5_out
    Routing       SLICE_X38Y31                                                      r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/I3
    Routing       SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     0.404 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                                       net (fo=7, routed)           0.377     0.781    uart_inst/inst/upg_inst/s_axi_wdata
    Routing       SLICE_X41Y31         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                  100.000   100.000 r  
                  P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181   101.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -7.753    93.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.437    96.538    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X41Y31         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                                       clock pessimism             -0.483    96.055    
                                       clock uncertainty           -0.226    95.829    
                  SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205    95.624    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         95.624    
                                       arrival time                          -0.781    
  ---------------------------------------------------------------------------------
                                       slack                                 94.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.466%)  route 0.206ns (52.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.553    -0.803    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X35Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                                       net (fo=2, routed)           0.206    -0.456    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i
    Routing       SLICE_X36Y29                                                      r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/I0
    Routing       SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.045    -0.411 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                                       net (fo=1, routed)           0.000    -0.411    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    Routing       SLICE_X36Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
                  SLICE_X36Y29         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                                       clock pessimism              0.221    -0.540    
                  SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091    -0.449    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.449    
                                       arrival time                          -0.411    
  ---------------------------------------------------------------------------------
                                       slack                                  0.038    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/WCS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/WCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.199%)  route 0.216ns (50.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X34Y32         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.636 r  uart_inst/inst/upg_inst/WCS_reg[0]/Q
                                       net (fo=18, routed)          0.216    -0.420    uart_inst/inst/upg_inst/WCS_reg_n_0_[0]
    Routing       SLICE_X36Y32                                                      r  uart_inst/inst/upg_inst/WCS[1]_i_1/I3
    Routing       SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.375 r  uart_inst/inst/upg_inst/WCS[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.375    uart_inst/inst/upg_inst/WCS[1]_i_1_n_0
    Routing       SLICE_X36Y32         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.824    -0.758    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X36Y32         FDCE                                         r  uart_inst/inst/upg_inst/WCS_reg[1]/C
                                       clock pessimism              0.221    -0.537    
                  SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.091    -0.446    uart_inst/inst/upg_inst/WCS_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.446    
                                       arrival time                          -0.375    
  ---------------------------------------------------------------------------------
                                       slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.027ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X35Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                                       net (fo=3, routed)           0.135    -0.530    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    Routing       SLICE_X34Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.818    -0.764    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
                  SLICE_X34Y27         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                                       clock pessimism             -0.027    -0.791    
                  SLICE_X34Y27         SRL16E (Hold_srl16e_CLK_D)
                                                                    0.183    -0.608    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  ---------------------------------------------------------------------------------
                                       required time                          0.608    
                                       arrival time                          -0.530    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.552    -0.804    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X35Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                                       net (fo=16, routed)          0.185    -0.478    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    Routing       SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                                       clock pessimism              0.221    -0.541    
                  SLICE_X36Y28         FDRE (Hold_fdre_C_R)        -0.018    -0.559    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          0.559    
                                       arrival time                          -0.478    
  ---------------------------------------------------------------------------------
                                       slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.552    -0.804    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X35Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                                       net (fo=16, routed)          0.185    -0.478    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    Routing       SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                                       clock pessimism              0.221    -0.541    
                  SLICE_X36Y28         FDRE (Hold_fdre_C_R)        -0.018    -0.559    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.559    
                                       arrival time                          -0.478    
  ---------------------------------------------------------------------------------
                                       slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.552    -0.804    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X35Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                                       net (fo=16, routed)          0.185    -0.478    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    Routing       SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                                       clock pessimism              0.221    -0.541    
                  SLICE_X36Y28         FDRE (Hold_fdre_C_R)        -0.018    -0.559    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.559    
                                       arrival time                          -0.478    
  ---------------------------------------------------------------------------------
                                       slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.552    -0.804    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X35Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                                       net (fo=16, routed)          0.185    -0.478    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    Routing       SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                                       clock pessimism              0.221    -0.541    
                  SLICE_X36Y28         FDRE (Hold_fdre_C_R)        -0.018    -0.559    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.559    
                                       arrival time                          -0.478    
  ---------------------------------------------------------------------------------
                                       slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.552    -0.804    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X35Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                                       net (fo=16, routed)          0.185    -0.478    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    Routing       SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                                       clock pessimism              0.221    -0.541    
                  SLICE_X36Y28         FDRE (Hold_fdre_C_R)        -0.018    -0.559    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.559    
                                       arrival time                          -0.478    
  ---------------------------------------------------------------------------------
                                       slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.552    -0.804    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X35Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                                       net (fo=16, routed)          0.185    -0.478    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    Routing       SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.820    -0.762    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X36Y28         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                                       clock pessimism              0.221    -0.541    
                  SLICE_X36Y28         FDRE (Hold_fdre_C_R)        -0.018    -0.559    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          0.559    
                                       arrival time                          -0.478    
  ---------------------------------------------------------------------------------
                                       slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.564%)  route 0.273ns (59.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                  SLICE_X36Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                                       net (fo=5, routed)           0.273    -0.391    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/scndry_out
    Routing       SLICE_X32Y26                                                      f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/frame_err_ocrd_i_1/I3
    Routing       SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.346 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/frame_err_ocrd_i_1/O
                                       net (fo=1, routed)           0.000    -0.346    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I_n_11
    Routing       SLICE_X32Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.817    -0.765    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
                  SLICE_X32Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/C
                                       clock pessimism              0.221    -0.544    
                  SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.107    -0.437    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.437    
                                       arrival time                          -0.346    
  ---------------------------------------------------------------------------------
                                       slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_cpu_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X35Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X35Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X35Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X35Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X35Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X33Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X34Y28    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X33Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y30    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y30    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y30    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y30    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y30    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y30    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y30    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y27    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.641ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 0.580ns (5.667%)  route 9.655ns (94.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 23.528 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         6.878     3.414    ProgramROM_inst/upg_done_o
    Routing       SLICE_X51Y23                                                      r  ProgramROM_inst/RAM_inst_i_15/I2
    Routing       SLICE_X51Y23         LUT4 (Prop_lut4_I2_O)        0.124     3.538 r  ProgramROM_inst/RAM_inst_i_15/O
                                       net (fo=15, routed)          2.778     6.315    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[1]
    Routing       RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.338    23.528    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    22.868    
                                       clock uncertainty           -0.346    22.522    
                  RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                                   -0.566    21.956    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.956    
                                       arrival time                          -6.315    
  ---------------------------------------------------------------------------------
                                       slack                                 15.641    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.166ns  (logic 0.580ns (5.705%)  route 9.586ns (94.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 23.625 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         6.878     3.414    ProgramROM_inst/upg_done_o
    Routing       SLICE_X51Y23                                                      r  ProgramROM_inst/RAM_inst_i_15/I2
    Routing       SLICE_X51Y23         LUT4 (Prop_lut4_I2_O)        0.124     3.538 r  ProgramROM_inst/RAM_inst_i_15/O
                                       net (fo=15, routed)          2.708     6.246    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[1]
    Routing       RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.434    23.625    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    22.965    
                                       clock uncertainty           -0.346    22.618    
                  RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                                   -0.566    22.052    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         22.052    
                                       arrival time                          -6.246    
  ---------------------------------------------------------------------------------
                                       slack                                 15.807    

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        10.166ns  (logic 0.580ns (5.705%)  route 9.586ns (94.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 23.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         6.878     3.414    ProgramROM_inst/upg_done_o
    Routing       SLICE_X51Y23                                                      r  ProgramROM_inst/RAM_inst_i_15/I2
    Routing       SLICE_X51Y23         LUT4 (Prop_lut4_I2_O)        0.124     3.538 r  ProgramROM_inst/RAM_inst_i_15/O
                                       net (fo=15, routed)          2.708     6.246    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[1]
    Routing       RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.600    23.790    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    23.130    
                                       clock uncertainty           -0.346    22.784    
                  RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                                   -0.566    22.218    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         22.218    
                                       arrival time                          -6.246    
  ---------------------------------------------------------------------------------
                                       slack                                 15.972    

Slack (MET) :             16.197ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 0.580ns (5.992%)  route 9.099ns (94.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 23.528 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         5.961     2.498    ProgramROM_inst/upg_done_o
    Routing       SLICE_X51Y25                                                      r  ProgramROM_inst/RAM_inst_i_7/I2
    Routing       SLICE_X51Y25         LUT4 (Prop_lut4_I2_O)        0.124     2.622 r  ProgramROM_inst/RAM_inst_i_7/O
                                       net (fo=15, routed)          3.138     5.760    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[9]
    Routing       RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.338    23.528    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    22.868    
                                       clock uncertainty           -0.346    22.522    
                  RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                                   -0.566    21.956    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.956    
                                       arrival time                          -5.760    
  ---------------------------------------------------------------------------------
                                       slack                                 16.197    

Slack (MET) :             16.226ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.605ns (6.346%)  route 8.928ns (93.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 23.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         7.425     3.961    ProgramROM_inst/upg_done_o
    Routing       SLICE_X33Y26                                                      r  ProgramROM_inst/RAM_inst_i_31/I2
    Routing       SLICE_X33Y26         LUT4 (Prop_lut4_I2_O)        0.149     4.110 r  ProgramROM_inst/RAM_inst_i_31/O
                                       net (fo=4, routed)           1.503     5.614    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[3]
    Routing       RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.600    23.790    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y8          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    23.130    
                                       clock uncertainty           -0.346    22.784    
                  RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                                   -0.945    21.839    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.839    
                                       arrival time                          -5.614    
  ---------------------------------------------------------------------------------
                                       slack                                 16.226    

Slack (MET) :             16.241ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 0.580ns (5.960%)  route 9.152ns (94.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 23.625 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         6.176     2.712    ProgramROM_inst/upg_done_o
    Routing       SLICE_X52Y24                                                      r  ProgramROM_inst/RAM_inst_i_6/I2
    Routing       SLICE_X52Y24         LUT4 (Prop_lut4_I2_O)        0.124     2.836 r  ProgramROM_inst/RAM_inst_i_6/O
                                       net (fo=15, routed)          2.976     5.812    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[10]
    Routing       RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.434    23.625    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    22.965    
                                       clock uncertainty           -0.346    22.618    
                  RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                                   -0.566    22.052    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         22.052    
                                       arrival time                          -5.812    
  ---------------------------------------------------------------------------------
                                       slack                                 16.241    

Slack (MET) :             16.251ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 0.580ns (5.934%)  route 9.195ns (94.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 23.678 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         6.675     3.211    ProgramROM_inst/upg_done_o
    Routing       SLICE_X41Y24                                                      r  ProgramROM_inst/RAM_inst_i_8/I2
    Routing       SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.124     3.335 r  ProgramROM_inst/RAM_inst_i_8/O
                                       net (fo=15, routed)          2.520     5.855    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    Routing       RAMB36_X2Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.487    23.678    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y9          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    23.018    
                                       clock uncertainty           -0.346    22.672    
                  RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                                   -0.566    22.106    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         22.106    
                                       arrival time                          -5.855    
  ---------------------------------------------------------------------------------
                                       slack                                 16.251    

Slack (MET) :             16.283ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 0.605ns (6.566%)  route 8.609ns (93.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 23.528 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         7.425     3.961    ProgramROM_inst/upg_done_o
    Routing       SLICE_X33Y26                                                      r  ProgramROM_inst/RAM_inst_i_31/I2
    Routing       SLICE_X33Y26         LUT4 (Prop_lut4_I2_O)        0.149     4.110 r  ProgramROM_inst/RAM_inst_i_31/O
                                       net (fo=4, routed)           1.184     5.294    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[3]
    Routing       RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.338    23.528    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    22.868    
                                       clock uncertainty           -0.346    22.522    
                  RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                                   -0.945    21.577    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.577    
                                       arrival time                          -5.294    
  ---------------------------------------------------------------------------------
                                       slack                                 16.283    

Slack (MET) :             16.292ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.584ns  (logic 0.580ns (6.051%)  route 9.004ns (93.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 23.528 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         6.674     3.210    decoder/upg_done_o
    New           SLICE_X50Y23                                                      r  decoder/RAM_inst_i_10/I2
    New           SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.124     3.334 r  decoder/RAM_inst_i_10/O
                                       net (fo=15, routed)          2.331     5.665    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[6]
    Placement     RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.338    23.528    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y5          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    22.868    
                                       clock uncertainty           -0.346    22.522    
                  RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                                   -0.566    21.956    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.956    
                                       arrival time                          -5.665    
  ---------------------------------------------------------------------------------
                                       slack                                 16.292    

Slack (MET) :             16.305ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (cpu_clk_cpu_clk fall@25.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 0.605ns (6.513%)  route 8.684ns (93.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 23.625 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         7.425     3.961    ProgramROM_inst/upg_done_o
    Routing       SLICE_X33Y26                                                      r  ProgramROM_inst/RAM_inst_i_31/I2
    Routing       SLICE_X33Y26         LUT4 (Prop_lut4_I2_O)        0.149     4.110 r  ProgramROM_inst/RAM_inst_i_31/O
                                       net (fo=4, routed)           1.258     5.369    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[3]
    Routing       RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk fall edge)
                                                                   25.000    25.000 f  
                  P17                  IBUF                         0.000    25.000 f  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    26.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    f  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    18.427 f  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    20.010    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     f  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.101 f  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.990    22.090    dmemory/cpu_clk
                  SLICE_X46Y27                                                      f  dmemory/RAM_inst_i_1/I0
                  SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.100    22.190 r  dmemory/RAM_inst_i_1/O
                                       net (fo=32, routed)          1.434    23.625    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y6          RAMB36E1                                     r  dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism             -0.660    22.965    
                                       clock uncertainty           -0.346    22.618    
                  RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                                   -0.945    21.673    dmemory/RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         21.673    
                                       arrival time                          -5.369    
  ---------------------------------------------------------------------------------
                                       slack                                 16.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.186ns (5.817%)  route 3.012ns (94.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.309ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.651     1.993    ifetch/upg_done_o
    Routing       SLICE_X50Y27                                                      r  ifetch/rom_i_5/I2
    Routing       SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  ifetch/rom_i_5/O
                                       net (fo=15, routed)          0.361     2.399    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    Routing       RAMB36_X1Y7          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.728     0.309    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y7          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism              0.275     0.584    
                                       clock uncertainty            0.346     0.930    
                  RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                                    0.261     1.191    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.191    
                                       arrival time                           2.399    
  ---------------------------------------------------------------------------------
                                       slack                                  1.208    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.186ns (5.878%)  route 2.978ns (94.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.651     1.993    ifetch/upg_done_o
    Routing       SLICE_X50Y27                                                      r  ifetch/rom_i_5/I2
    Routing       SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  ifetch/rom_i_5/O
                                       net (fo=15, routed)          0.328     2.366    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    Routing       RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.683     0.264    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y5          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism              0.275     0.539    
                                       clock uncertainty            0.346     0.885    
                  RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                                    0.261     1.146    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.146    
                                       arrival time                           2.366    
  ---------------------------------------------------------------------------------
                                       slack                                  1.219    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.186ns (5.509%)  route 3.190ns (94.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.445ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.651     1.993    ifetch/upg_done_o
    Routing       SLICE_X50Y27                                                      r  ifetch/rom_i_5/I2
    Routing       SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  ifetch/rom_i_5/O
                                       net (fo=15, routed)          0.540     2.578    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    Routing       RAMB36_X2Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.863     0.445    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism              0.275     0.720    
                                       clock uncertainty            0.346     1.066    
                  RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                                    0.261     1.327    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.327    
                                       arrival time                           2.578    
  ---------------------------------------------------------------------------------
                                       slack                                  1.251    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.186ns (5.687%)  route 3.084ns (94.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.651     1.993    ifetch/upg_done_o
    Routing       SLICE_X50Y27                                                      r  ifetch/rom_i_5/I2
    Routing       SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  ifetch/rom_i_5/O
                                       net (fo=15, routed)          0.434     2.472    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    Routing       RAMB36_X2Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.746     0.327    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
                  RAMB36_X2Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism              0.275     0.602    
                                       clock uncertainty            0.346     0.948    
                  RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                                    0.261     1.209    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.209    
                                       arrival time                           2.472    
  ---------------------------------------------------------------------------------
                                       slack                                  1.262    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.186ns (5.496%)  route 3.198ns (94.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.410ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.651     1.993    ifetch/upg_done_o
    Routing       SLICE_X50Y27                                                      r  ifetch/rom_i_5/I2
    Routing       SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  ifetch/rom_i_5/O
                                       net (fo=15, routed)          0.548     2.586    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    Routing       RAMB18_X1Y4          RAMB18E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.829     0.410    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
                  RAMB18_X1Y4          RAMB18E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                                       clock pessimism              0.275     0.685    
                                       clock uncertainty            0.346     1.031    
                  RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                                    0.261     1.292    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.292    
                                       arrival time                           2.586    
  ---------------------------------------------------------------------------------
                                       slack                                  1.293    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.186ns (5.676%)  route 3.091ns (94.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.651     1.993    ifetch/upg_done_o
    Routing       SLICE_X50Y27                                                      r  ifetch/rom_i_5/I2
    Routing       SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  ifetch/rom_i_5/O
                                       net (fo=15, routed)          0.440     2.478    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    Routing       RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.716     0.297    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism              0.275     0.572    
                                       clock uncertainty            0.346     0.918    
                  RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                                    0.261     1.179    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.179    
                                       arrival time                           2.478    
  ---------------------------------------------------------------------------------
                                       slack                                  1.299    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.186ns (5.162%)  route 3.417ns (94.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.651     1.993    ifetch/upg_done_o
    Routing       SLICE_X50Y27                                                      r  ifetch/rom_i_5/I2
    Routing       SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  ifetch/rom_i_5/O
                                       net (fo=15, routed)          0.766     2.804    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[11]
    Routing       RAMB36_X0Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.890     0.471    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
                  RAMB36_X0Y4          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism              0.275     0.746    
                                       clock uncertainty            0.346     1.092    
                  RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                                    0.261     1.353    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.353    
                                       arrival time                           2.804    
  ---------------------------------------------------------------------------------
                                       slack                                  1.451    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.186ns (5.216%)  route 3.380ns (94.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.415ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.651     1.993    ifetch/upg_done_o
    Routing       SLICE_X50Y27                                                      r  ifetch/rom_i_5/I2
    Routing       SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  ifetch/rom_i_5/O
                                       net (fo=15, routed)          0.729     2.767    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[11]
    Routing       RAMB36_X1Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.834     0.415    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y1          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism              0.275     0.690    
                                       clock uncertainty            0.346     1.036    
                  RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                                    0.261     1.297    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.297    
                                       arrival time                           2.767    
  ---------------------------------------------------------------------------------
                                       slack                                  1.470    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.186ns (5.386%)  route 3.268ns (94.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.920     2.262    ifetch/upg_done_o
    Routing       SLICE_X48Y24                                                      r  ifetch/rom_i_10/I2
    Routing       SLICE_X48Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.307 r  ifetch/rom_i_10/O
                                       net (fo=15, routed)          0.348     2.655    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[6]
    Routing       RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.716     0.297    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y3          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism              0.275     0.572    
                                       clock uncertainty            0.346     0.918    
                  RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                                    0.261     1.179    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.179    
                                       arrival time                           2.655    
  ---------------------------------------------------------------------------------
                                       slack                                  1.476    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             cpu_clk_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.186ns (5.065%)  route 3.486ns (94.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.495ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.651     1.993    ifetch/upg_done_o
    Routing       SLICE_X50Y27                                                      r  ifetch/rom_i_5/I2
    Routing       SLICE_X50Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.038 r  ifetch/rom_i_5/O
                                       net (fo=15, routed)          0.835     2.873    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[11]
    Routing       RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.108    -0.473    ProgramROM_inst/cpu_clk
                  SLICE_X47Y27                                                      r  ProgramROM_inst/rom_i_1/I0
                  SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.055    -0.418 r  ProgramROM_inst/rom_i_1/O
                                       net (fo=32, routed)          0.913     0.495    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
                  RAMB36_X1Y0          RAMB36E1                                     r  ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                                       clock pessimism              0.275     0.770    
                                       clock uncertainty            0.346     1.116    
                  RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                                    0.261     1.377    ProgramROM_inst/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  ---------------------------------------------------------------------------------
                                       required time                         -1.377    
                                       arrival time                           2.873    
  ---------------------------------------------------------------------------------
                                       slack                                  1.496    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  upg_clk_cpu_clk
  To Clock:  cpu_clk_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       45.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.110ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.580ns (14.471%)  route 3.428ns (85.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.391ns = ( 46.609 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.751    -0.713    segs_inst/upg_done_o
    New           SLICE_X58Y49                                                      r  segs_inst/num7_reg[1]_LDC_i_2/I2
    New           SLICE_X58Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.589 f  segs_inst/num7_reg[1]_LDC_i_2/O
                                       net (fo=4, routed)           0.678     0.088    segs_inst/num7_reg[1]_LDC_i_2_n_0
    New           SLICE_X58Y50         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                   50.000    50.000 r  
                  P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.509    46.609    segs_inst/cpu_clk
                  SLICE_X58Y50         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                                       clock pessimism             -0.660    45.949    
                                       clock uncertainty           -0.346    45.603    
                  SLICE_X58Y50         FDCE (Recov_fdce_C_CLR)     -0.405    45.198    segs_inst/num7_reg[1]_C
  ---------------------------------------------------------------------------------
                                       required time                         45.198    
                                       arrival time                          -0.088    
  ---------------------------------------------------------------------------------
                                       slack                                 45.110    

Slack (MET) :             45.156ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpu_clk rise@50.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.580ns (14.471%)  route 3.428ns (85.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.391ns = ( 46.609 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.253     1.253    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -8.486    -7.233 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         1.556    -3.920    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.456    -3.464 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         2.751    -0.713    segs_inst/upg_done_o
    New           SLICE_X58Y49                                                      r  segs_inst/num7_reg[1]_LDC_i_2/I2
    New           SLICE_X58Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.589 f  segs_inst/num7_reg[1]_LDC_i_2/O
                                       net (fo=4, routed)           0.678     0.088    segs_inst/num7_reg[1]_LDC_i_2_n_0
    New           SLICE_X58Y50         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                   50.000    50.000 r  
                  P17                  IBUF                         0.000    50.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           1.181    51.181    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.753    43.427 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.582    45.009    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        1.509    46.609    segs_inst/cpu_clk
                  SLICE_X58Y50         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                                       clock pessimism             -0.660    45.949    
                                       clock uncertainty           -0.346    45.603    
                  SLICE_X58Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    45.244    segs_inst/num7_reg[0]_P
  ---------------------------------------------------------------------------------
                                       required time                         45.244    
                                       arrival time                          -0.088    
  ---------------------------------------------------------------------------------
                                       slack                                 45.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.186ns (10.966%)  route 1.510ns (89.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         1.167     0.509    segs_inst/upg_done_o
    New           SLICE_X58Y49                                                      r  segs_inst/num7_reg[1]_LDC_i_2/I2
    New           SLICE_X58Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.554 f  segs_inst/num7_reg[1]_LDC_i_2/O
                                       net (fo=4, routed)           0.344     0.897    segs_inst/num7_reg[1]_LDC_i_2_n_0
    New           SLICE_X58Y50         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.863    -0.719    segs_inst/cpu_clk
                  SLICE_X58Y50         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                                       clock pessimism              0.275    -0.444    
                                       clock uncertainty            0.346    -0.098    
                  SLICE_X58Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.190    segs_inst/num7_reg[1]_C
  ---------------------------------------------------------------------------------
                                       required time                          0.190    
                                       arrival time                           0.897    
  ---------------------------------------------------------------------------------
                                       slack                                  1.087    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpu_clk rise@0.000ns - upg_clk_cpu_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.186ns (10.966%)  route 1.510ns (89.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock upg_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.440     0.440    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                   -2.326    -1.885 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
                  BUFGCTRL_X0Y3                                                     r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                                       net (fo=170, routed)         0.557    -0.799    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
                  SLICE_X39Y32         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                                       net (fo=100, routed)         1.167     0.509    segs_inst/upg_done_o
    New           SLICE_X58Y49                                                      r  segs_inst/num7_reg[1]_LDC_i_2/I2
    New           SLICE_X58Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.554 f  segs_inst/num7_reg[1]_LDC_i_2/O
                                       net (fo=4, routed)           0.344     0.897    segs_inst/num7_reg[1]_LDC_i_2_n_0
    New           SLICE_X58Y50         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock cpu_clk_cpu_clk rise edge)
                                                                    0.000     0.000 r  
                  P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                                       net (fo=4, routed)           0.481     0.481    cpu_clk_inst/inst/fpga_clk
                  PLLE2_ADV_X0Y0                                                    r  cpu_clk_inst/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.641    -2.160 r  cpu_clk_inst/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.550    -1.610    cpu_clk_inst/inst/cpu_clk_cpu_clk
                  BUFGCTRL_X0Y0                                                     r  cpu_clk_inst/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  cpu_clk_inst/inst/clkout1_buf/O
                                       net (fo=1181, routed)        0.863    -0.719    segs_inst/cpu_clk
                  SLICE_X58Y50         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                                       clock pessimism              0.275    -0.444    
                                       clock uncertainty            0.346    -0.098    
                  SLICE_X58Y50         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.193    segs_inst/num7_reg[0]_P
  ---------------------------------------------------------------------------------
                                       required time                          0.193    
                                       arrival time                           0.897    
  ---------------------------------------------------------------------------------
                                       slack                                  1.090    





